
*** Running vivado
    with args -log mst_fifo_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mst_fifo_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mst_fifo_top.tcl -notrace
Command: open_checkpoint {C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top.dcp}
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1555.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1622.148 ; gain = 0.035
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.812 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1885.812 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1885.812 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.812 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1885.812 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1885.812 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1885.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2257.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 2257.539 ; gain = 1952.484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2294.449 ; gain = 35.945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1de5488e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2362.566 ; gain = 68.117

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1de5488e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2754.980 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1de5488e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2754.980 ; gain = 0.000
Phase 1 Initialization | Checksum: 1de5488e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2754.980 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1de5488e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2754.980 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1de5488e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2754.980 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1de5488e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2754.980 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 41 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 10c45e22f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2754.980 ; gain = 0.000
Retarget | Checksum: 10c45e22f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 10c45e22f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 2754.980 ; gain = 0.000
Constant propagation | Checksum: 10c45e22f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 11eedcc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2754.980 ; gain = 0.000
Sweep | Checksum: 11eedcc10
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 639 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 11eedcc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 2754.980 ; gain = 0.000
BUFG optimization | Checksum: 11eedcc10
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11eedcc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 2754.980 ; gain = 0.000
Shift Register Optimization | Checksum: 11eedcc10
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11eedcc10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2754.980 ; gain = 0.000
Post Processing Netlist | Checksum: 11eedcc10
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 2754.980 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2754.980 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.514 . Memory (MB): peak = 2754.980 ; gain = 0.000
Phase 9 Finalization | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.515 . Memory (MB): peak = 2754.980 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             639  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.519 . Memory (MB): peak = 2754.980 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.980 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2754.980 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2754.980 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2754.980 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12c33d620

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2754.980 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2754.980 ; gain = 497.441
INFO: [runtcl-4] Executing : report_drc -file mst_fifo_top_drc_opted.rpt -pb mst_fifo_top_drc_opted.pb -rpx mst_fifo_top_drc_opted.rpx
Command: report_drc -file mst_fifo_top_drc_opted.rpt -pb mst_fifo_top_drc_opted.pb -rpx mst_fifo_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2754.980 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2754.980 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2754.980 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2754.980 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 2754.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2768.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a3cc8c49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2768.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e7e7319

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c723f4c0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c723f4c0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 1 Placer Initialization | Checksum: 1c723f4c0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 19c494e56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 19c494e56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 19c494e56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 178d52376

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 178d52376

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 2.1.1 Partition Driven Placement | Checksum: 178d52376

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 2.1 Floorplanning | Checksum: 21ae0ec31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21ae0ec31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21ae0ec31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1909800d2

Time (s): cpu = 00:00:39 ; elapsed = 00:01:17 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3776.320 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d03206ba

Time (s): cpu = 00:00:39 ; elapsed = 00:01:17 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 2.4 Global Placement Core | Checksum: 1e51a45bf

Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 2 Global Placement | Checksum: 1e51a45bf

Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16eaf5a66

Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be078620

Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17e832849

Time (s): cpu = 00:01:11 ; elapsed = 00:02:00 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 16ba74f33

Time (s): cpu = 00:01:19 ; elapsed = 00:02:11 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 3.3.2 Slice Area Swap | Checksum: 16ba74f33

Time (s): cpu = 00:01:19 ; elapsed = 00:02:12 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 3.3 Small Shape DP | Checksum: 20c98eaf3

Time (s): cpu = 00:01:35 ; elapsed = 00:02:33 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 21e28252c

Time (s): cpu = 00:01:35 ; elapsed = 00:02:33 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 217e9bbe7

Time (s): cpu = 00:01:35 ; elapsed = 00:02:33 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 3 Detail Placement | Checksum: 217e9bbe7

Time (s): cpu = 00:01:35 ; elapsed = 00:02:33 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a5d83ef8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.946 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c674ee0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3776.320 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c674ee0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3776.320 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a5d83ef8

Time (s): cpu = 00:01:46 ; elapsed = 00:02:49 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.946. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d183cadc

Time (s): cpu = 00:01:46 ; elapsed = 00:02:49 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Time (s): cpu = 00:01:46 ; elapsed = 00:02:49 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 4.1 Post Commit Optimization | Checksum: 1d183cadc

Time (s): cpu = 00:01:46 ; elapsed = 00:02:49 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.320 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fbe9245e

Time (s): cpu = 00:01:54 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fbe9245e

Time (s): cpu = 00:01:54 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 4.3 Placer Reporting | Checksum: 1fbe9245e

Time (s): cpu = 00:01:54 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.320 ; gain = 1008.020

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.320 ; gain = 0.000

Time (s): cpu = 00:01:54 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22dfe31e6

Time (s): cpu = 00:01:54 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.320 ; gain = 1008.020
Ending Placer Task | Checksum: 19a880b3f

Time (s): cpu = 00:01:54 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.320 ; gain = 1008.020
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:03:09 . Memory (MB): peak = 3776.320 ; gain = 1021.340
INFO: [runtcl-4] Executing : report_io -file mst_fifo_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 3776.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mst_fifo_top_utilization_placed.rpt -pb mst_fifo_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mst_fifo_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3776.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.320 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3776.320 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 3776.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3776.320 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.320 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3776.320 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3776.320 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 3776.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 822a3e5d ConstDB: 0 ShapeSum: edf87360 RouteDB: 2a655982
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3776.320 ; gain = 0.000
Post Restoration Checksum: NetGraph: e5fefb32 | NumContArr: 5a2c8b58 | Constraints: a34ca691 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a62127b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3776.320 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a62127b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3776.320 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a62127b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3776.320 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2c645bc60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3859.883 ; gain = 83.562

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e59b5b7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3859.883 ; gain = 83.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.025  | TNS=0.000  | WHS=0.014  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 929
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 711
  Number of Partially Routed Nets     = 218
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 238b6719f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 238b6719f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: b36acacb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3872.484 ; gain = 96.164
Phase 3 Initial Routing | Checksum: 1133674e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.269  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 17bce3b80

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 209a8afa7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164
Phase 4 Rip-up And Reroute | Checksum: 209a8afa7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 209a8afa7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 209a8afa7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164
Phase 5 Delay and Skew Optimization | Checksum: 209a8afa7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ee1270a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.269  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ee1270a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164
Phase 6 Post Hold Fix | Checksum: 1ee1270a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0334427 %
  Global Horizontal Routing Utilization  = 0.0428115 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ee1270a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ee1270a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ee1270a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ee1270a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.269  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ee1270a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 123ff37ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164
Ending Routing Task | Checksum: 123ff37ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.484 ; gain = 96.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3872.484 ; gain = 96.164
INFO: [runtcl-4] Executing : report_drc -file mst_fifo_top_drc_routed.rpt -pb mst_fifo_top_drc_routed.pb -rpx mst_fifo_top_drc_routed.rpx
Command: report_drc -file mst_fifo_top_drc_routed.rpt -pb mst_fifo_top_drc_routed.pb -rpx mst_fifo_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mst_fifo_top_methodology_drc_routed.rpt -pb mst_fifo_top_methodology_drc_routed.pb -rpx mst_fifo_top_methodology_drc_routed.rpx
Command: report_methodology -file mst_fifo_top_methodology_drc_routed.rpt -pb mst_fifo_top_methodology_drc_routed.pb -rpx mst_fifo_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mst_fifo_top_power_routed.rpt -pb mst_fifo_top_power_summary_routed.pb -rpx mst_fifo_top_power_routed.rpx
Command: report_power -file mst_fifo_top_power_routed.rpt -pb mst_fifo_top_power_summary_routed.pb -rpx mst_fifo_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mst_fifo_top_route_status.rpt -pb mst_fifo_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mst_fifo_top_timing_summary_routed.rpt -pb mst_fifo_top_timing_summary_routed.pb -rpx mst_fifo_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mst_fifo_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mst_fifo_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mst_fifo_top_bus_skew_routed.rpt -pb mst_fifo_top_bus_skew_routed.pb -rpx mst_fifo_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3872.484 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 3872.484 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.484 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 3872.484 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3872.484 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3872.484 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 3872.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/impl_1/mst_fifo_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 19:06:42 2024...

*** Running vivado
    with args -log mst_fifo_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mst_fifo_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mst_fifo_top.tcl -notrace
Command: open_checkpoint mst_fifo_top_routed.dcp
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1554.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1618.410 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1981.957 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1981.957 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1981.957 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.957 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1981.957 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1981.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1981.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2354.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 2354.648 ; gain = 2051.297
Command: write_bitstream -force mst_fifo_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer BE_IOBUF[0]_inst/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer BE_IOBUF[1]_inst/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mst_fifo_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 2732.449 ; gain = 377.801
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 19:09:13 2024...
