[jtrace] - Set to turn undefined ops into NOPs.
[jtrace] - run error limit set to 1.

AS400 mode: tags inactive

+----- Cache Configs -----
|
| -- L1 Data Cache --
| Size:      65536 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L1 Instruction Cache --
| Size:      32768 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L2 Cache --
| Size:      524288 bytes
| Assoc:     8 way
| Latency:   10.5 cycles
| Line Size: 128 bytes
|
| -- L3 Cache --
| Size:      8388608 bytes
| Assoc:     8 way
| Latency:   27.5 cycles
| Line Size: 128 bytes
|
| -- L3.1 Cache --
| Size:      disabled
| Assoc:     disabled
| Latency:   disabled
| Line Size: disabled
|
| -- Memory --
| Size:    n/a
| Assoc:   n/a
| Latency: 339.5 cycles
|
| -- IERAT --
| Size:    64 entries
| Assoc:   64 way
| Latency (tlb hit): 18 cycles
|
| -- DERAT --
| Size:    48 entries
| Assoc:   48 way
| Latency (tlb hit): 19 cycles
|
| -- TLB --
| Size:    2048 entries
| Assoc:   4 way
|
| -- Core Frequency --
| Speed:   4.0 GHz
|
+--------------------------

|---- M1 VERSION = 2626 ----|
 trace 0 ended on read_inst returns false last arch inst 5000000 at time 11427710.000000
 arch inst 4999976  time 11427710.000000 
 trace 0 lpar 0 completed arch 4999976 int 5293955 
   cumulative total lines from mem  54822 core0 54822 
   cumulative total lines to   mem  9064 core0 9064 
   split CPI ------------------------------------          2.28555 
 CMPL: CPI---------------------------------------          2.28555 

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL



***********************************************************************************
*                    Timer Statistics Generated During Run                        *
***********************************************************************************


+---------------------------------------------------------------------------------+
|                          Branch Prediction Stats                                |
+---------------------------------------------------------------------------------+


BHT (Branch History Table) accuracy for completed branches 
---------------------------------------------------------- 
Probability the BHT guessed correctly for thread 0:
Non Taken Unconditional Branch Immediate =    nan
    Taken Unconditional Branch Immediate = 1.0000
Non Taken Conditional Branch Immediate   = 0.9543
    Taken Conditional Branch Immediate   = 0.8979
Non Taken Unconditional Branch to Link   =    nan
    Taken Unconditional Branch to Link   = 0.9764
Non Taken Conditional Branch to Link     = 0.8918
    Taken Conditional Branch to Link     = 0.7820
Non Taken Unconditional Branch to Count  =    nan
    Taken Unconditional Branch to Count  = 0.9993
Non Taken Conditional Branch to Count    =    nan
    Taken Conditional Branch to Count    =    nan


Summary of BHT accuracy for completed branches for all threads
---------------------------------------------------------------
Probability the BHT guessed taken and the branch was taken          = 0.8888 
Probability the BHT guessed NOT taken and the branch was NOT taken  = 0.9506 
Probability the Link Stack was correct                              = 0.9804 

Count Cache Stats: at prediction time for all threads 
------------------------------------------------------ 
Probability conditional branch to count hits in count cache         =    nan 
Probability conditional branch to count hits and cache is correct   =    nan 
Probability unconditional branch to count hits in count cache       = 2.0000
Probability unconditional branch to count hits and cache is correct = 0.4918 




 global/local count cache stats 
 winner 1 wr/lr wr/lw ww/lr ww/lw        30         2        47        25  
 winner 2 wr/lr wr/lw ww/lr ww/lw     62906     41324         0         0  
 both miss        0 
 global/local count cache stats w. branch_and_link
 winner 1 wr/lr wr/lw ww/lr ww/lw        30         2        47        25  
 winner 2 wr/lr wr/lw ww/lr ww/lw     62906     41324         0         0  
 both miss        0 



Number of branch mispredict flushes  =   100040


+---------------------------------------------------------------------------------+
|                                Ifetch Stats                                     |
+---------------------------------------------------------------------------------+

+--------------------------+ 
| Ifetch translation stats | 
+--------------------------+ 

Ifetches for thread 0
---------------------
Ifetch hits in the i-erat  =  1079961
Ifetch misses in the i-erat=       13
Ifetch hits in the TLB     =        6
Ifetch misses in the TLB   =        0


Ifetch translation summary for all threads
------------------------------------------
Probability ifetch request hits in i-erat                    = 1.0000
Probability ifetch request misses in i-erat but hits in TLB  = 1.0000


Upon TLB miss, location i-fetch translation data was sourced for thread 0
-------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                                 0    
L3.1                               0    
Memory                             0    



+--------------+ 
| Icache stats | 
+--------------+ 

Icache summary for all threads
-------------------------------
Probability ifetch request hits in L1                               = 0.0000
Probability ifetch request misses in L1 but hits in prefetch buffer =    nan
Probability ifetch request misses in L1 but hits in L2              = 0.9882
Average time an ifetch miss waits until data back                   = 40.1396


Upon icache miss, location i-fetch data was sourced for thread 0
----------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                               385    
L3.1                             330    
Memory                            20    

Upon i-prefetch generation, location i-prefetch data was sourced for thread 0
           (i-prefetches are installed in the prefetch buffer)
-----------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                               564    
L3.1                             491    
Memory                            30    

+---------------------------------------------------------------------------------+
|                                Dfetch Stats                                     |
+---------------------------------------------------------------------------------+

+-----------------------------+ 
| Data side translation stats | 
+-----------------------------+ 

Translation summary stats for thread 0
--------------------------------------
Probability a load  will hit in the erat on its first try    = 0.9178
Probability a store will hit in the erat on its first try    = 0.9760
Probability any LSU op will hit in the erat on its first try = 0.9249
Probability a load  will hit in the erat at any time         = 0.8592
Probability a store will hit in the erat at any time         = 0.9717
Probability any LSU op will hit in the erat at any time      = 0.8715
Probability of erat miss hitting in the TLB                  = 0.9984


Upon TLB miss, location translation data was sourced for thread 0
-----------------------------------------------------------------
Location                Loads              Stores            All   
--------              ---------           --------         --------
L2                         0                  0                0
L3                        43                  0               43
L3.1                       0                  0                0
Memory                     7                  0                7


+---------------------+ 
| Data prefetch stats | 
+---------------------+ 

Data prefetch stream summary stats
----------------------------------
Stream number    Average number of cycles L2 when out before L1     Average L2 distance ahead
-------------    ----------------------------------------------     -------------------------
 0                                nan                                        nan


Data prefetch behavior stats
----------------------------

STREAM ALLOCATION STATS - GOOD
------------------------------
a load miss, missed prefetch request queue (PRQ) and allocated a new load stream                      =         0
a load, hit on a load stream in the PRQ and advanced it                                               =         0
a store, missed prefetch request queue (PRQ) and allocated a new store stream                         =         0
a store, hit on a store stream in the PRQ and advanced it                                             =         0
allocated a stream going up                                                                           =         0
allocated a stream going up but ws convereted to a downward stream                                    =         0
a load miss, missed prefetch request queue (PRQ) and allocated a new stride N load steam              =         0
a load, hit on a stride N stream in the PRQ and advanced it                                           =         0
STREAM ALLOCATION STATS - BAD
-----------------------------
a load miss, matched in the PRQ, if it already has a steam why did it miss?                           =         0
a load that hit the PRQ found a duplicate load stream and cleared it                                  =         0
a store that hit the PRQ found a duplicate store stream and cleared it                                =         0
a stream that was in the process of being hit on was clear by another stream                          =         0
a stream crossed a page boundry and was cleared                                                       =         0
a stream being alocated crossed a page boundry and was halted                                         =         0

L1 PREFETCH STATS
-----------------
number of L1 touches created                                                                          =         0
number of L1 touches sent                                                                             =         0
number of L1 touches shifted in L1 touch table                                                        =         0
number of L1 touches overwritten in L1 touch table                                                    =         0
number of L1 touches killed due to crossing a page                                                    =         0
number of L1 touches rejected from LSU pipe due to congruence class conflict in LMQ                   =         0
number of L1 touches rejected from LSU pipe due to no LMQ entry                                       =         0

L2 PREFETCH STATS
-----------------
number of cycles the L2 touch scheduler was blocked from sending due to max L2 touch rate limit       =         0
number of cycles the L2 touch scheduler was blocked from sending due to translation request           =         0
number of cycles the L2 touch scheduler was blocked from sending due to hold off signal               =         0
number of cycles the L2 touch scheduler was blocked from sending due L2 touch table empty             =   5713854
number of L2 touches sent                                                                             =         0
average time in between L2 touches                                                                    =      0.00


+------------------+ 
| Data cache stats | 
+------------------+ 

L1 Data cache summary stats, Probability that:
----------------------------------------------
a load that has never been rejected will hit in L1                                  = 0.7376
any load will hit in L1 (includes rejected loads)                                   = 0.5670
a load that has never been rejected will hit on an LMQ entry                        = 0.6109
any load will hit on an LMQ entry (includes rejected loads)                         = 0.8533
a load that has never been rejected will hit on an LMQ entry and won't be rejected  = 0.0001
any load will hit on an LMQ entry and won't be rejected (includes rejected loads)   = 0.0000
a load that misses L1 will hit in L2                                                = 0.5662
Average time a load miss waits for its first sector back                            = 95.9517
Average time a load hit reload waits for its first sector to return form memory     = 232.62


Upon L1 dcache miss / L1 dcache prefetch, location data was sourced for thread 0
--------------------------------------------------------------------------------
Location                 Loads             L1 Touches          L2 Touches           Stores
--------               ---------           ----------          ----------           ------
L2                        52518                    0                 186                81357 
L3                        89556                    0                   0                 1572 
L3.1                      16105                    0                  22                    8 
Memory                    38511                    0                  28                   43 


    Cast Outs  
----------------

Level                    Clean               Dirty
--------               ---------           ----------
L2                       133117                10272
L3                            0                 9064
L3.1                          0                    0


+---------------------------------------------------------------------------------+
|                              Resource usage stats                               |
+---------------------------------------------------------------------------------+

+----------------------+ 
| Execution unit stats | 
+----------------------+ 

Execution unit issue summary
----------------------------


Execution_unit_issue_cycles_busy: 

                            number / fraction of cycles     number / fraction of cycles     number / fraction of cycles
    Unit                      an op was issued to unit       an op was finished in unit     an op was completed in unit
   ------                  ----------------------------    ----------------------------    ----------------------------

   fx0                         2357859 0.206328                 1125088 0.098453                  956430 0.083694 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 447941 0.039198                  355610 0.031118                  306085 0.026784 
      single cycle             1903043 0.166529                  763820 0.066839                  644836 0.056427 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                6875 0.000602                    5658 0.000495                    5509 0.000482 

   fx1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx2                         2341520 0.204898                 1123740 0.098335                  955262 0.083592 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 447815 0.039187                  355525 0.031111                  305728 0.026753 
      single cycle             1886836 0.165111                  762581 0.066731                  644053 0.056359 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                6869 0.000601                    5634 0.000493                    5481 0.000480 

   fx3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   ls0                          546719 0.047842                  258233 0.022597                  226869 0.019853 
   ------------------         -----------------                -----------------                -----------------
      store agen                201275 0.017613                  117517 0.010284                  102821 0.008998 
      load                      262420 0.022963                   76913 0.006730                   66333 0.005805 
      fxu op                     83024 0.007265                   63803 0.005583                   57715 0.005050 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls1                         2541475 0.222396                  968625 0.084761                  850994 0.074468 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                     1873233 0.163920                  768288 0.067230                  667380 0.058400 
      fxu op                    101433 0.008876                   85398 0.007473                   80791 0.007070 
      stdata                    566809 0.049600                  114939 0.010058                  102823 0.008998 

   ls2                          570253 0.049901                  265843 0.023263                  234502 0.020520 
   ------------------         -----------------                -----------------                -----------------
      store agen                199783 0.017482                  117041 0.010242                  102494 0.008969 
      load                      286787 0.025096                   84599 0.007403                   73967 0.006473 
      fxu op                     83683 0.007323                   64203 0.005618                   58041 0.005079 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls3                         2594777 0.227060                  961519 0.084139                  844220 0.073875 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                     1926407 0.168573                  761064 0.066598                  660548 0.057802 
      fxu op                    102005 0.008926                   85895 0.007516                   81180 0.007104 
      stdata                    566365 0.049561                  114560 0.010025                  102492 0.008969 

   ls4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   fp0                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp2                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   br0                         1910799 0.167208                 1399554 0.122470                 1202903 0.105262 
   br1                               0 0.000000                       0 0.000000                       0 0.000000 

   cr                             1800 0.000158                    1792 0.000157                    1644 0.000144 




+----------------------------+ 
| Queue resource usage stats | 
+----------------------------+ 

Information queue usage stats, Average number of:
-------------------------------------------------
EMQ (Erat Miss Queue) entries in use                                      = 0.0886
PRQ (Data Prefetch Request Queue) entries in use                          = 0.0000
CLB (Instruction Fetch Buffer) entries in use for thread 0 -              = 11.3171
GCT (Global Completion Table) entries in use for thread 0                 = 18.1518
LRQ (Load Reorder Queue) entries in use for thread 0                      = 25.4044
SRQ (Load Reorder Queue) entries in use for thread 0                      = 2.5117
Architected ops in the system (from dispatch to completion)               = 72.9685
Internal ops in the system (from dispatch to completion)                  = 78.2737


Issue queue usage stats, Average number of ops in the:
------------------------------------------------------
Branch Issue Queue                                                        = 9.5317
Unified Issue Queue                                                       = 15.6369


+-----------------------------+ 
| Rename Resource usage stats | 
+-----------------------------+ 

Rename Resource usage stats, Average number of:
-------------------------------------------------
GPR renames in use        = 74.9322
FPR/VMX renames in use    = 64.0000
CR renames in use         = 24.9200
Link/Count renames in use = 2.7828
XER renames in use        = 6.3860
FPSCR renames in use      = 0.0000

TOTAL FXU b2b (back to back): 0

header_ops
+---------------------------------------------------------------------------------+
|                             Instruction Frequency                               |
+---------------------------------------------------------------------------------+


This table counts architected instructions

+-------------------------------ARCH-OP-FREQUENCIES------------------------------+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+
|    arch op name | # of arch  | % of total |  # of iops | % of total | ratio of |
|                 |    ops     |   arch ops | created by |    iops    | iop/arch |
|                 |  executed  |  executed  |  these ops |  executed  | executed |
+-----------------+------------+------------+------------+------------+----------+

This table counts internal instructions

+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
| internal op name| # created| % of any  | # created| % of non  | # created|   % of    |
|                 | from any |  op total | from non | expanded  |    from  |  expanded |
|                 |    op    |           | expanded | op total  | expanded |  op total |
+-----------------+----------+-----------+----------+-----------+----------+-----------+




IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL


+-------------------------------ARCH-OP-FREQUENCIES------------------------------+-----+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+TYPE-+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+-----+
|              ld |    1211566 |    24.2314 |    1211566 |    22.9035 |    1.000 |  A  |
|              or |     455602 |     9.1121 |     455602 |     8.6127 |    1.000 |  A  |
|        bc.011zy |     455542 |     9.1109 |     455542 |     8.6116 |    1.000 |  A  |
|        bc.001zy |     447304 |     8.9461 |     447304 |     8.4558 |    1.000 |  A  |
|            addi |     216263 |     4.3253 |     216263 |     4.0882 |    1.000 |  A  |
|             std |     201952 |     4.0391 |     403904 |     7.6354 |    2.000 |  C  |
|             add |     195757 |     3.9152 |     195757 |     3.7006 |    1.000 |  A  |
|            cmpl |     195094 |     3.9019 |     195094 |     3.6881 |    1.000 |  A  |
|           cmpwi |     187619 |     3.7524 |     187619 |     3.5468 |    1.000 |  A  |
|          cmplwi |     154498 |     3.0900 |     154498 |     2.9206 |    1.000 |  A  |
|             lwz |     129539 |     2.5908 |     129539 |     2.4488 |    1.000 |  A  |
|            subf |     124997 |     2.5000 |     124997 |     2.3629 |    1.000 |  A  |
|            cmpd |     109151 |     2.1830 |     109151 |     2.0634 |    1.000 |  A  |
|       mtspr_CTR |     104203 |     2.0841 |     104203 |     1.9699 |    1.000 |  A  |
|            bctr |     104163 |     2.0833 |     104163 |     1.9691 |    1.000 |  A  |
|             blr |      80117 |     1.6023 |      80117 |     1.5145 |    1.000 |  A  |
|             lha |      79952 |     1.5990 |     159904 |     3.0228 |    2.000 |  C  |
|            add. |      78449 |     1.5690 |      78449 |     1.4830 |    1.000 |  A  |
|           cmpdi |      67209 |     1.3442 |      67209 |     1.2705 |    1.000 |  A  |
|      bclr.001zy |      63856 |     1.2771 |      63856 |     1.2071 |    1.000 |  A  |
|            cmpw |      63856 |     1.2771 |      63856 |     1.2071 |    1.000 |  A  |
|               b |      46614 |     0.9323 |      46614 |     0.8812 |    1.000 |  A  |
|          rldicr |      45884 |     0.9177 |      45884 |     0.8674 |    1.000 |  A  |
|             ldx |      42532 |     0.8506 |      42532 |     0.8040 |    1.000 |  A  |
|             neg |      21410 |     0.4282 |      21410 |     0.4047 |    1.000 |  A  |
|             ori |      15427 |     0.3085 |      15427 |     0.2916 |    1.000 |  A  |
|             xor |      10678 |     0.2136 |      10678 |     0.2019 |    1.000 |  A  |
|           sradi |      10638 |     0.2128 |      10638 |     0.2011 |    1.000 |  A  |
|          rldicl |      10595 |     0.2119 |      10595 |     0.2003 |    1.000 |  A  |
|           mulld |       7560 |     0.1512 |       7560 |     0.1429 |    1.000 |  A  |
|          cmpldi |       7018 |     0.1404 |       7018 |     0.1327 |    1.000 |  A  |
|           addic |       6602 |     0.1320 |       6602 |     0.1248 |    1.000 |  A  |
|            xori |       6602 |     0.1320 |       6602 |     0.1248 |    1.000 |  A  |
|           andi. |       6602 |     0.1320 |       6602 |     0.1248 |    1.000 |  A  |
|           subfe |       6602 |     0.1320 |       6602 |     0.1248 |    1.000 |  A  |
|             ldu |       4618 |     0.0924 |       9236 |     0.1746 |    2.000 |  C  |
|           extsw |       3336 |     0.0667 |       3336 |     0.0631 |    1.000 |  A  |
|           divdu |       3281 |     0.0656 |       3281 |     0.0620 |    1.000 |  A  |
|        bc.1z00y |       2371 |     0.0474 |       2371 |     0.0448 |    1.000 |  A  |
|          addic. |       1709 |     0.0342 |       1709 |     0.0323 |    1.000 |  A  |
|               b |       1707 |     0.0341 |       1707 |     0.0323 |    1.000 |  A  |
|             stw |       1656 |     0.0331 |       3312 |     0.0626 |    2.000 |  C  |
|        mtspr_LR |       1650 |     0.0330 |       1650 |     0.0312 |    1.000 |  A  |
|        mfspr_LR |       1647 |     0.0329 |       1647 |     0.0311 |    1.000 |  A  |
|            stdu |       1647 |     0.0329 |       3294 |     0.0623 |    2.000 |  C  |
|      mtocrf_cr4 |       1630 |     0.0326 |       1630 |     0.0308 |    1.000 |  A  |
|          mfocrf |       1627 |     0.0325 |       1627 |     0.0308 |    1.000 |  A  |
|      bclr.011zy |       1200 |     0.0240 |       1200 |     0.0227 |    1.000 |  A  |
|          subfic |        116 |     0.0023 |        116 |     0.0022 |    1.000 |  A  |
|           mulli |         60 |     0.0012 |         60 |     0.0011 |    1.000 |  A  |
|          cntlzd |         60 |     0.0012 |         60 |     0.0011 |    1.000 |  A  |
|             sth |         40 |     0.0008 |         80 |     0.0015 |    2.000 |  C  |
|        bc.1z01y |         29 |     0.0006 |         29 |     0.0005 |    1.000 |  A  |
|          rlwinm |         29 |     0.0006 |         29 |     0.0005 |    1.000 |  A  |
|          cntlzw |         29 |     0.0006 |         29 |     0.0005 |    1.000 |  A  |
|           addis |         20 |     0.0004 |         20 |     0.0004 |    1.000 |  A  |
|            stdx |         20 |     0.0004 |         40 |     0.0008 |    2.000 |  C  |
|             or. |         20 |     0.0004 |         20 |     0.0004 |    1.000 |  A  |
|             lwa |         20 |     0.0004 |         40 |     0.0008 |    2.000 |  C  |
+-----------------+------------+------------+------------+------------+----------+-----+
|          *Total |    4999975 |   100.0000 |    5289880 |   100.0000 |    1.058 |
+-----------------+------------+------------+------------+------------+----------+-----+
 * The Total includes 1 unconditional branches that were inserted to fix trace
   address discontinuities.


+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
|              ld |  1211566 |   22.9035 |  1211566 |   25.7229 |        0 |    0.0000 |
|              bc |   905246 |   17.1128 |   905246 |   19.2194 |        0 |    0.0000 |
|              or |   455602 |    8.6127 |   455602 |    9.6729 |        0 |    0.0000 |
|            addi |   220881 |    4.1755 |   216263 |    4.5915 |     4618 |    0.7965 |
|          STAGEN |   205295 |    3.8809 |        0 |    0.0000 |   205295 |   35.4073 |
|             std |   201952 |    3.8177 |        0 |    0.0000 |   201952 |   34.8307 |
|             add |   195757 |    3.7006 |   195757 |    4.1561 |        0 |    0.0000 |
|            cmpl |   195094 |    3.6881 |   195094 |    4.1421 |        0 |    0.0000 |
|           cmpwi |   187619 |    3.5468 |   187619 |    3.9834 |        0 |    0.0000 |
|          cmplwi |   154498 |    2.9206 |   154498 |    3.2802 |        0 |    0.0000 |
|            bclr |   145173 |    2.7444 |   145173 |    3.0822 |        0 |    0.0000 |
|             lwz |   129559 |    2.4492 |   129539 |    2.7503 |       20 |    0.0034 |
|            subf |   124997 |    2.3629 |   124997 |    2.6538 |        0 |    0.0000 |
|            cmpd |   109151 |    2.0634 |   109151 |    2.3174 |        0 |    0.0000 |
|       mtspr_CTR |   104203 |    1.9699 |   104203 |    2.2123 |        0 |    0.0000 |
|          bcctrl |   104163 |    1.9691 |   104163 |    2.2115 |        0 |    0.0000 |
|             lhz |    79952 |    1.5114 |        0 |    0.0000 |    79952 |   13.7893 |
|           extsh |    79952 |    1.5114 |        0 |    0.0000 |    79952 |   13.7893 |
|            add. |    78449 |    1.4830 |    78449 |    1.6656 |        0 |    0.0000 |
|           cmpdi |    67209 |    1.2705 |    67209 |    1.4269 |        0 |    0.0000 |
|            cmpw |    63856 |    1.2071 |    63856 |    1.3557 |        0 |    0.0000 |
|               b |    46614 |    0.8812 |    46614 |    0.9897 |        0 |    0.0000 |
|          rldicr |    45884 |    0.8674 |    45884 |    0.9742 |        0 |    0.0000 |
|             ldx |    42532 |    0.8040 |    42532 |    0.9030 |        0 |    0.0000 |
|             neg |    21410 |    0.4047 |    21410 |    0.4546 |        0 |    0.0000 |
|             ori |    15427 |    0.2916 |    15427 |    0.3275 |        0 |    0.0000 |
|             xor |    10678 |    0.2019 |    10678 |    0.2267 |        0 |    0.0000 |
|           sradi |    10638 |    0.2011 |    10638 |    0.2259 |        0 |    0.0000 |
|          rldicl |    10595 |    0.2003 |    10595 |    0.2249 |        0 |    0.0000 |
|           mulld |     7560 |    0.1429 |     7560 |    0.1605 |        0 |    0.0000 |
|          cmpldi |     7018 |    0.1327 |     7018 |    0.1490 |        0 |    0.0000 |
|           subfe |     6602 |    0.1248 |     6602 |    0.1402 |        0 |    0.0000 |
|            xori |     6602 |    0.1248 |     6602 |    0.1402 |        0 |    0.0000 |
|           addic |     6602 |    0.1248 |     6602 |    0.1402 |        0 |    0.0000 |
|           andi. |     6602 |    0.1248 |     6602 |    0.1402 |        0 |    0.0000 |
|             ldu |     4618 |    0.0873 |        0 |    0.0000 |     4618 |    0.7965 |
|           extsw |     3356 |    0.0634 |     3336 |    0.0708 |       20 |    0.0034 |
|           divdu |     3281 |    0.0620 |     3281 |    0.0697 |        0 |    0.0000 |
|          addic. |     1709 |    0.0323 |     1709 |    0.0363 |        0 |    0.0000 |
|              bl |     1707 |    0.0323 |     1707 |    0.0362 |        0 |    0.0000 |
|             stw |     1656 |    0.0313 |        0 |    0.0000 |     1656 |    0.2856 |
|        mtspr_LR |     1650 |    0.0312 |     1650 |    0.0350 |        0 |    0.0000 |
|            stdu |     1647 |    0.0311 |        0 |    0.0000 |     1647 |    0.2841 |
|        mfspr_LR |     1647 |    0.0311 |     1647 |    0.0350 |        0 |    0.0000 |
|      mtocrf_cr4 |     1630 |    0.0308 |     1630 |    0.0346 |        0 |    0.0000 |
|          mfocrf |     1627 |    0.0308 |     1627 |    0.0345 |        0 |    0.0000 |
|          subfic |      116 |    0.0022 |      116 |    0.0025 |        0 |    0.0000 |
|           mulli |       60 |    0.0011 |       60 |    0.0013 |        0 |    0.0000 |
|          cntlzd |       60 |    0.0011 |       60 |    0.0013 |        0 |    0.0000 |
|             sth |       40 |    0.0008 |        0 |    0.0000 |       40 |    0.0069 |
|          cntlzw |       29 |    0.0005 |       29 |    0.0006 |        0 |    0.0000 |
|          rlwinm |       29 |    0.0005 |       29 |    0.0006 |        0 |    0.0000 |
|             or. |       20 |    0.0004 |       20 |    0.0004 |        0 |    0.0000 |
|           addis |       20 |    0.0004 |       20 |    0.0004 |        0 |    0.0000 |
|        std_data |       20 |    0.0004 |        0 |    0.0000 |       20 |    0.0034 |
|       stdx_agen |       20 |    0.0004 |        0 |    0.0000 |       20 |    0.0034 |
+-----------------+----------+-----------+----------+-----------+----------+-----------+
|           Total |  5289880 |   100.0000|  4710070 |   100.0000|   579810 |   100.0000|
+-----------------+----------+-----------+----------+-----------+----------+-----------+


+---------------------------------------------------------------------------------+
|                                  CPI Stack                                      |
+---------------------------------------------------------------------------------+

   The CPI stack which follows breaks down the final CPI of the run into 
   various CPI components.  The view is from the front end of the machine back.
   In each cycle the machine either completes a group or does not, so for
   each cycle in which no group completed the timer will try and account for why.
   There are 3 modes of counting.  The first is when there are no groups waiting
   to complete (groups begin waiting as soon as they are dispatched).  During this
   time the pipeline is empty and the cycles will be counted in a bucket under 
   "pipeline_empty".  The second mode of counting occurs when a group has been
   dispatched and is waiting to complete but has experienced no stall events in the
   pipelines so the cycles are counted under "pipeline_refill".  The final and
   most common mode of counting is when there are groups waiting to complete and they
   experienced stall conditions during their lifetime. If the group cannot complete
   on the cycle in which it became eligible the timer will look back over the life of all
   instructions in the group that have not finished from dispatch and moving towards finish and it
   will find the instruction within that group that went the deepest into the machine
   before encountering a stall condition.  The timer will then begin examining the
   stall events that happened to that instruction beginning with dispatch and
   incrementing that reasons bucket and decrement that stall condition.  If that
   instruction's stalls are exhausted before the group completes the next instruction
   yet to finish will be chosen in a similar manner.  If there is a tie the older instruction is
   chosen.  If all instrucitons have finished then the timer looks at the last instruciton to finish   and pulls stall events off starting at the end of the instuctions life.On the cycle when a group    does completes it is counted in the "Complete_current_grp" bucket.

   In the end the timer has made a count for each cycle simulated in one of the many
   reason counts.  This allows the timer to figure the fraction of the CPI for various
   stalls.  This can be used to compare against similar runs to provide insight into the
   behavior of the machine.  Please note that not all stall reasons are valid for a given
   timer configuration.

   Here is a break down of the various reason counts:

............................ pipeline_contention......... = This mode of counting occurs 
                                                            when there is a group waiting
                                                            to complete
CMPL: Wait_for_dispatch_requirements                      = groups was held at dispatch 
                                                            waiting for dispatch requirements
CMPL: Wait_for_execution_unit                             = sum of waiting for one of the 
                                                            following type of execution units 
                                                            (pipelines) to be free
CMPL:      cr_unit/vmx_unit                               = conditional register logical unit or
                                                            a VMX unit (store,simple,complex,float,
                                                            permute)
CMPL:      br_unit                                        = branch unit
CMPL:      fpu_unit                                       = floating point unit
CMPL:      fxu_unit                                       = fixed point unit
CMPL:      lsu_unit                                       = load store unit
CMPL: Wait_for_sources                                    = waiting a source register to be written
                                                            by one of the following type of op
CMPL:      written_by_br                                  = branch
CMPL:      written_by_cr                                  = conditional logical
CMPL:      written_by_fp                                  = floating point
CMPL:      written_by_fp_store                            = floating point store
CMPL:      written_by_fp_load                             = floating point load
CMPL:      written_by_fx                                  = fixed point
CMPL:      written_by_fx_store_agen                       = fixed point store address generation
CMPL:      written_by_fx_store_data                       = fixed point store data
CMPL:      written_by_fx_load                             = fixed point load
CMPL:      written_by_vmx                                 = VMX
CMPL: Wait_for_serializer_to_be_next_group                = waiting for op to be next to complete (NTC)
CMPL: Wait_for_agen                                       = sum of ops waiting in the address generation
                                                            of the LSU pipe for the following reasons
CMPL:      result_bus_busy_store                          = store rejected due to the result bus being busy
CMPL:      result_bus_busy_load                           = load  rejected due to the result bus being busy
CMPL:      erat_dir_update_store                          = store rejected due to the erat directory being 
                                                            busy with an update
CMPL:      erat_dir_update_load                           = load  rejected due to the erat directory being
                                                            busy with an update
CMPL:      L1D_dir_update_store                           = store rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL:      L1D_dir_update_load                            = load  rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL: Wait_for_translation                                = sum of ops waiting due to various address
                                                            translation problems
CMPL:      erat_miss_store                                = store rejected due to missing the erat
CMPL:      tlb_miss_store                                 = store rejected due to missing the erat and TLB
CMPL:      erat_miss_load                                 = load  rejected due to missing the erat
CMPL:      tlb_miss_load                                  = load  rejected due to missing the erat and TLB
CMPL:      erat_miss_store_guarded                        = guarded store waits rejected to missing the erat
CMPL:      tlb_miss_store_guarded                         = guarded store waits rejected to missing the TLB
CMPL:      erat_miss_load_guarded                         = guarded load  waits rejected to missing the erat
CMPL:      tlb_miss_load_guarded                          = guarded load  waits rejected to missing the TLB
CMPL: Wait_load_rejected                                  = sum of load waiting rejected to being rejected 
                                                            because of one of the following reasons
CMPL:      load_hit_dcbz                                  = load hits a dcbz or if dcache is interleaved then
                                                            the bank is busy
CMPL:      load_hit_stwcx                                 = load hits a stwcx
CMPL:      load_hit_lwarx                                 = load hits a lwarx
CMPL:      lwarx_hit_earlier_lwarx                        = lwarx hits earlier lwarx
CMPL:      load_hit_store_diff_grp_contained_sdq_not_read = load hits a store in a different group and the
                                                            load's address is contained by the store's
                                                            but the store's data is not ready
CMPL:      load_hit_store_diff_grp_overlap_not_contained  = load hit store in a different group but the load's
                                                            address is not contained by the store's
CMPL:      load_defers_to_prefetch                        = load  defers to a L1 touch using memory interface 
CMPL:      store_defers_to_prefetch                       = store defers to a L1 touch using memory interface 
CMPL:      load_hit_reload_lmq_full                       = a load miss hits in the LMQ (Load Miss Queue) but
                                                            there are too many misses on that LMQ entry
CMPL:      load_hit_reload_both_from_same_side            = a load miss hits in the LMQ but the load miss already
                                                            there is from the same side
CMPL:      load_hit_reload_store_invalidated              = a load miss hits in the LMQ but a store has
                                                            invalidated the entry as is had newer data
CMPL:      load_hit_reload_sector_already_came            = a load miss hits in the LMQ but it's sectors have
                                                            already begun coming back form memory
CMPL:      load_hit_reload_on_same_cycle                  = a load miss hits in the LMQ but the entry was
                                                            allocated on the same cycle
CMPL:      load_miss_congruence_class_busy                = a load misses L1 but there are too many outstanding
                                                            misses for its congruence class
CMPL:      load_miss_with_addr_compare_other_side_cyc     = a load miss' address matches EA bits 52-56 with
                                                            another op in the other LSU
CMPL:      load_miss_all_lmqs_used                        = a load miss finds all the LMQ entries used
CMPL:      load_miss_2nd_gps_request_this_cycle_side      = a load miss tries to make a memory request but another
                                                            op has already made a request
CMPL:      load_issued_with_virtual_lrq                   = a load was issued with a virtual LRQ
                                                            (Load  Reorder Queue) entry
CMPL:      store_issued_with_virtual_srq                  = a load was issued with a virtual SRQ
                                                            (Store Reorder Queue) entry
CMPL:      load_miss_while_load_ntc_rejecting             = a load saw a NTC load rejecting
CMPL: Wait_reject_fp_results_bus_busy                     = fp/vsx op rejeted due to a conflict with another op's finish
CMPL: Wait_reject_fx_results_bus_busy                     = fx op rejeted due to a conflict with another op's finish
CMPL: Wait_no_real_lrq                                    = issue hold as a load  waits for virtual LRQ to become real
CMPL: Wait_no_real_srq                                    = issue hold as a store waits for virtual SRQ to become real
CMPL: Wait_lmq_reject_issue_hold                          = issue hold as a LSU op after LMQ reject while wait for wakeup
CMPL: Wait_emq_reject_issue_hold                          = issue hold as a LSU op after erat reject while wait for wakeup
CMPL: Wait_ntc_rejecting_issue_hold                       = issue hold since next to finish op has not issued recentlly
CMPL: Wait_load_miss                                      = waiting on a load miss
CMPL: Wait_load_hit_reload                                = waiting on a load miss for which this load merged in
                                                            the LMQ with (Load Hit Reload)
CMPL: Wait_load_for_hit_store_path                        = waiting for store forward
CMPL: Wait_lwarx_gps_complete                             = waiting for lwarx to complete
CMPL: Wait_stwcx_gps_complete                             = waiting for stwcx to complete
CMPL: Wait_sync_gps_complete                              = waiting for sync to complete
CMPL: Wait_completion_serializer                          = waiting to become next to complete (NTC)

............................ pipeline_empty  ............ = this mode of counting is when no groups are in the
                                                            system (between dispatch and completion)
CMPL: Wait_for_ifetch                                     = waiting for ifetch (cache or translation miss)
CMPL: Wait_for_dispatch_requirements                      = waiting for dispatch requirements to be satisfied
CMPL: Wait_for_re_ifetch_on_branch_mis_predict            = sum of waiting for a re-ifetch after a branch 
                                                            mispredict flush for one of these branch types
                                                            (can include subsequent cache or translation miss)
CMPL:    unconditional_immediate                          = unconditional immediate
CMPL:    conditional_immediate                            = conditional immediate
CMPL:    unconditional_link                               = unconditional link
CMPL:    conditional_link                                 = conditional link
CMPL:    unconditional_count                              = unconditional count
CMPL:    conditional_count                                = conditional count
CMPL: Wait_for_re_ifetch_on_other_flushes                 = sum of waiting for a re-ifetch after one of the
                                                            following types of flushes
                                                            (can include subsequent cache or translation miss)
CMPL:    load_hit_store_same_grp_overlap_or_no_sdq        = load hit store in the same group with address not
                                                            contained or store data was not ready
CMPL:    load_value_mispredict                            = misaligned store flush
CMPL:    store_hit_load_same_grp                          = store hit load in the same group
CMPL:    store_hit_load_diff_grp                          = store hit load different group
CMPL:    lwarx_hits_later_load_same_line                  = lwarx hits later load in the same line
CMPL:    lwarx_hits_later_lwarx                           = lwarx hits older lwarx
CMPL:    isync_on_context_switch                          = isync flushed due to seeing a context switch
CMPL:    flush_misalligned_load                           = misaligned load

............................ pipeline_refill ............ = this mode of counting is when there is a group waiting
                                                            to complete but there are no stall
                                                            reasons for the group so the delay is simply due to
                                                            refilling the pipeline
CMPL: No_wait_after_dispatch_grp                          = sum of the below reasons (basically the last reason
                                                            before this group became NTC)
CMPL:    trace_start                                      = initial startup (includes icache misses or i-translation
                                                            misses suffered by the first group)
CMPL:    ifetch_miss_and..                                = refilling after ifetch miss, translation miss or spr
                                                            scorebaording
CMPL:    br_wrong_guess_flushes                           = refilling after a mispredict branch flush
CMPL:    all_non_branch_flushes                           = refilling after all other flushes (LSU,sync...)
CMPL:    logjam                                           = refilling due to the decode pipe being held due to a
                                                            dispatch hold by another group
CMPL:    spr_reader_waits_for_writer_dispatched           = refilling due to a SPR reader who had to wait at dispatch
                                                            for a writer to finish
CMPL:    isync_dispatched                                 = refilling after dispatching an isync
CMPL:    sync_dispatched                                  = refilling after dispatching a sync
CMPL:    other_waits_at_dispatch_for_req                  = refilling due to another group being held at dispatch
                                                            waiting for requirements

CMPL: Complete_current_grp                                = every cycle in which a group completed is counted here
CMPL: CPI----------------------------------- X  inst Y    = X = CPI and Y = number of architected instructions completed
CMPL: Total_internal_inst                    W  time Z    = W = internal op count and Z = total number of cycles executed





IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 Completion_Unit_CPI_STACK___________________________________CPI________CYC 
 _________________________________________________________________________

............................. pipeline_contention..............................
 CMPL: Wait_for_dispatch_requirements                      0.12378     618911
 CMPL: Wait_for_execution_unit                             0.57062    2853074
 CMPL:      cr_unit/vmx_unit                                 0.00000          0
 CMPL:      br_unit                                          0.00826      41297
 CMPL:      fpu_unit                                         0.00000          0
 CMPL:      fxu_unit                                         0.12706     635277
 CMPL:      lsu_unit                                         0.43530    2176500
 CMPL: Wait_for_sources                                    0.34430    1721516
 CMPL:      cant_use_dispatch_bypass                         0.22573    1128666
 CMPL:      written_by_br                                    0.00000          0
 CMPL:      written_by_cr                                    0.00140       6985
 CMPL:      written_by_fp                                    0.00000          0
 CMPL:      written_by_fp_load                               0.00000          0
 CMPL:      written_by_fx                                    0.04683     234172
 CMPL:      written_by_fx_store_agen                         0.00008        419
 CMPL:      written_by_fx_store_data                         0.00000          0
 CMPL:      written_by_fx_load                               0.07026     351274
 CMPL:      written_by_vmx                                   0.00000          0
 CMPL: Wait_for_serializer_to_be_next_group                0.00000          0
 CMPL: Wait_for_next_to_finish_to_issue                    0.00000          0
 CMPL: Wait_store_data_wait_after_agen_issue               0.00000          0
 CMPL: Wait_for_agen                                       0.01020      50991
 CMPL:      result_bus_busy_store                            0.00006        275
 CMPL:      result_bus_busy_load                             0.00314      15714
 CMPL:      erat_dir_update_store                            0.00025       1235
 CMPL:      erat_dir_update_load                             0.00675      33767
 CMPL:      L1D_dir_update_load_store                        0.00000          0
 CMPL:      retry_issue_constraints                          0.00000          0
 CMPL: Wait_for_translation                                0.01817      90831
 CMPL:      erat_miss_store                                  0.00035       1757
 CMPL:      tlb_miss_store                                   0.00000          0
 CMPL:      erat_miss_load                                   0.01774      88697
 CMPL:      tlb_miss_load                                    0.00008        377
 CMPL:      erat_miss_store_guarded                          0.00000          0
 CMPL:      tlb_miss_store_guarded                           0.00000          0
 CMPL:      erat_miss_load_guarded                           0.00000          0
 CMPL:      tlb_miss_load_guarded                            0.00000          0
 CMPL: Wait_load_rejected                                  0.08972     448621
 CMPL:      load_hit_dcbz                                    0.00329      16472
 CMPL:      load_hit_stwcx                                   0.00000          0
 CMPL:      load_hit_lwarx                                   0.00000          0
 CMPL:      lwarx_hit_earlier_lwarx                          0.00000          0
 CMPL:      load_hit_store_diff_grp_contained_sdq_not_ready  0.00006        285
 CMPL:      load_hit_store_diff_grp_overlap_not_contained    0.00264      13176
 CMPL:      load_defers_to_prefetch                          0.00000          0
 CMPL:      store_defers_to_prefetch                         0.00000          0
 CMPL:      load_hit_reload_lmq_full                         0.07249     362439
 CMPL:      load_hit_reload_both_from_same_side              0.00000          0
 CMPL:      load_hit_reload_store_invalidated                0.00002         77
 CMPL:      load_hit_reload_sector_already_came              0.00546      27311
 CMPL:      load_hit_reload_on_same_cycle                    0.00000          0
 CMPL:      load_miss_congruence_class_busy                  0.00000          0
 CMPL:      load_miss_with_addr_compare_other_side_cyc       0.00000          0
 CMPL:      load_miss_all_lmqs_used                          0.00577      28861
 CMPL:      load_miss_2nd_gps_request_this_cycle_side        0.00000          0
 CMPL:      load_issued_with_virtual_lrq                     0.00000          0
 CMPL:      store_issued_with_virtual_srq                    0.00000          0
 CMPL:      load_miss_while_load_ntc_rejecting               0.00000          0
 CMPL: Wait_reject_fp_results_bus_busy                     0.00000          0
 CMPL: Wait_reject_fx_results_bus_busy                     0.00001         73
 CMPL: Wait_no_real_lrq                                    0.00058       2908
 CMPL: Wait_no_real_srq                                    0.00000          0
 CMPL: Wait_lmq_reject_issue_hold                          0.30033    1501633
 CMPL: Wait_emq_reject_issue_hold                          0.00029       1444
 CMPL: Wait_ntc_rejecting_issue_hold                       0.00000          0
 CMPL: Wait_load_miss                                      0.46590    2329499
 CMPL: Wait_load_hit_reload                                0.00029       1455
 CMPL: Wait_load_for_hit_store_path                        0.00008        399
 CMPL: Wait_lwarx_gps_complete                             0.00000          0
 CMPL: Wait_stwcx_gps_complete                             0.00000          0
 CMPL: Wait_sync_gps_complete                              0.00000          0
 CMPL: Wait_completion_serializer                          0.00000          0

............................. pipeline_empty  ..............................
 CMPL: Wait_for_ifetch_in_pipe                             0.01125      56227
 CMPL: Wait_for_ifetch_in_pipe_stall                       0.01507      75343
 CMPL: Wait_for_ifetch_translate                           0.00000          0
 CMPL: Wait_for_ifetch_miss                                0.00023       1172
 CMPL: Wait_for_ifetch_other                               0.00000         15
 CMPL: Wait_for_re_ifetch_on_branch_mis_predict            0.01763      88148
 CMPL:    unconditional_immediate                             0.00000          0
 CMPL:    conditional_immediate                               0.01511      75570
 CMPL:    unconditional_link                                  0.00092       4615
 CMPL:    conditional_link                                    0.00156       7776
 CMPL:    unconditional_count                                 0.00004        187
 CMPL:    conditional_count                                   0.00000          0
 CMPL: Wait_for_re_ifetch_on_other_flushes                 0.00007        358
 CMPL:    load_hit_store_same_grp_overlap_or_no_sdq           0.00000         20
 CMPL:    mis_store+scv_etc                                   0.00000          0
 CMPL:    store_hit_load_same_grp                             0.00007        338
 CMPL:    store_hit_load_diff_grp                             0.00000          0
 CMPL:    lwarx_hits_later_load_same_line                     0.00000          0
 CMPL:    lwarx_hits_later_lwarx                              0.00000          0
 CMPL:    isync_on_context_switch                             0.00000          0
 CMPL:    flush_misalligned_load                              0.00000          0

............................. pipeline_refill ..............................
 CMPL: No_wait_after_dispatch_grp                          0.31702    1585091
 CMPL:    trace_start                                         0.00009        429
 CMPL:    ifetch_miss_and..                                   0.17772     888574
 CMPL:    br_wrong_guess_flushes                              0.06099     304966
 CMPL:    all_non_branch_flushes                              0.00003        161
 CMPL:    logjam                                              0.07192     359578
 CMPL:    spr_reader_waits_for_writer_dispatched              0.00000          0
 CMPL:    isync_dispatched                                    0.00000          0
 CMPL:    sync_dispatched                                     0.00000          0
 CMPL:    other_waits_at_dispatch_for_req                     0.00000          0

 CMPL: Complete_current_grp                                0.00000          0
 CMPL: CPI---------------------------------------          2.28555 inst  4999976

 CMPL: Total_internal_inst                                 5293955 time 11427710


 CMPL: Old Complete_current_grp                                0.25646    1282318

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 arch inst 5000001  time 11427795.000000 
 trace 0 lpar 0 completed arch 5000001 int 5293980 
   cumulative total lines from mem  54822 core0 54822 
   cumulative total lines to   mem  9064 core0 9064 
   split CPI ------------------------------------          3.40000 
 CMPL: CPI---------------------------------------          2.28556 
 trace ended on max inst 5000000 at time 11427796.000000
