Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a366996c9bfe47598691ec023356625a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L xilinx_vip -L simprims_ver -L secureip --snapshot Test_wrapper_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Test_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Test> not found while processing module instance <Test_i> [H:/Test_dma.xpr/Test_dma/Test_dma.srcs/sources_1/bd/Test/hdl/Test_wrapper.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
