regmap	,	V_193
snd_pcm_hw_params	,	V_95
SND_SOC_BIAS_OFF	,	V_170
WM8961_SPKR_ENA	,	V_92
WM8961_HPL_ENA	,	V_78
WM8961_LRP	,	V_132
snd_soc_codec_get_drvdata	,	F_12
WM8961_HPR_RMV_SHORT	,	V_72
msleep	,	F_8
"Selected CLK_SYS_RATE of %d for %d/%d=%d\n"	,	L_10
dev	,	V_2
WM8961_WL_SHIFT	,	V_121
"WM8961 family %d revision %c\n"	,	L_18
spk_reg	,	V_88
ARRAY_SIZE	,	F_14
wm8961_remove	,	F_27
SND_SOC_DAPM_POST_PMU	,	V_71
wm8961_suspend	,	F_28
WM8961_HPL_ENA_DLY	,	V_80
__devinit	,	T_2
regmap_read	,	F_36
sysclk	,	V_105
mute	,	V_151
WM8961_ANTI_POP	,	V_31
SNDRV_PCM_FORMAT_S16_LE	,	V_119
WM8961_WL_MASK	,	V_118
WM8961_BUFIOEN	,	V_165
WM8961_DC_SERVO_0	,	V_44
wm8961_priv	,	V_99
WM8961_DEVICE_ID_SHIFT	,	V_196
wm8961_snd_controls	,	V_184
SND_SOC_BIAS_ON	,	V_160
wm8961_set_sysclk	,	F_16
WM8961_ADC_DAC_CONTROL_1	,	V_12
WM8961_ADC_DAC_CONTROL_2	,	V_13
WM8961_DC_SERVO_5	,	V_46
GFP_KERNEL	,	V_191
WM8961_CLOCKING_4	,	V_41
device	,	V_1
WM8961_DC_SERVO_3	,	V_45
wm8961_clk_sys_ratio	,	V_114
WM8961_DC_SERVO_1	,	V_6
WM8961_CLOCKING_3	,	V_32
"MCLK has not been specified\n"	,	L_5
__devexit	,	T_3
SND_SOC_DAIFMT_FORMAT_MASK	,	V_138
freq	,	V_126
clk_id	,	V_125
"Failed to read chip ID: %d\n"	,	L_15
WM8961_SPKL_PGA	,	V_89
WM8961_MCLKDIV	,	V_128
snd_kcontrol	,	V_61
bias_level	,	V_163
WM8961_VREF	,	V_169
devm_regmap_init_i2c	,	F_33
substream	,	V_94
WM8961_LOUT2_VOLUME	,	V_35
SND_SOC_DAIFMT_MASTER_MASK	,	V_135
SND_SOC_DAIFMT_INV_MASK	,	V_144
wm8961_set_fmt	,	F_17
WM8961_HPR_ENA_OUTP	,	V_85
i	,	V_101
WM8961_AUDIO_INTERFACE_1	,	V_16
WM8961_AUDIO_INTERFACE_0	,	V_14
WM8961_AUDIO_INTERFACE_2	,	V_19
i2c_set_clientdata	,	F_40
w	,	V_60
wm8961	,	V_100
WM8961_LOUT1_PGA	,	V_75
WM8961_SPKVU	,	V_178
"Disabling charge pump\n"	,	L_4
SND_SOC_DAIFMT_NB_NF	,	V_145
ratio	,	V_115
WM8961_LEFT_INPUT_VOLUME	,	V_7
cp_reg	,	V_67
"SYSCLK must be at least 64*fs for DAC\n"	,	L_7
mdelay	,	F_6
WM8961_LEFT_ADC_VOLUME	,	V_24
dev_dbg	,	F_7
dir	,	V_127
fmt	,	V_129
WM8961_ROUT1_VOLUME	,	V_10
"Failed to read chip revision: %d\n"	,	L_17
SND_SOC_DAIFMT_IB_IF	,	V_148
reg	,	V_3
"Using MCLK/2 for %dHz MCLK\n"	,	L_12
SND_SOC_DAIFMT_LEFT_J	,	V_140
WM8961_DACSMM	,	V_182
WM8961_CLASS_D_CONTROL_2	,	V_40
WM8961_CLASS_D_CONTROL_1	,	V_39
i2c	,	V_188
ret	,	V_172
WM8961_CHIP_REV_SHIFT	,	V_198
WM8961_LOUT1_VOLUME	,	V_9
WM8961_DCS_ENA_CHAN_HPR	,	V_81
WM8961_CHIP_REV_MASK	,	V_197
SND_SOC_DAIFMT_CBS_CFS	,	V_137
WM8961_DCS_ENA_CHAN_HPL	,	V_83
wm8961_digital_mute	,	F_19
snd_soc_dapm_add_routes	,	F_26
soc_codec_dev_wm8961	,	V_199
SNDRV_PCM_STREAM_PLAYBACK	,	V_112
params_format	,	F_15
WM8961_CP_DYN_PWR_MASK	,	V_174
WM8961_OUT1VU	,	V_176
SND_SOC_DAIFMT_RIGHT_J	,	V_139
wm8961_set_bias_level	,	F_21
"Unable to generate CLK_SYS_RATE\n"	,	L_9
SNDRV_PCM_FORMAT_S20_3LE	,	V_120
WM8961_LEFT_DAC_VOLUME	,	V_17
WM8961_ADCVU	,	V_180
dcs_reg	,	V_69
WM8961_SPKLZC	,	V_179
fs	,	V_104
wm8961_probe	,	F_22
timeout	,	V_70
dev_err	,	F_9
rate	,	V_108
SND_SOC_DAIFMT_NB_IF	,	V_147
wm8961_spk_event	,	F_10
WM8961_CLOCKING1	,	V_11
regmap_write	,	F_39
WM8961_CLOCKING2	,	V_15
client	,	V_201
WM8961_BCLKINV	,	V_131
snd_soc_write	,	F_5
wm8961_srate	,	V_107
SND_SOC_BIAS_STANDBY	,	V_164
snd_soc_read	,	F_4
snd_soc_register_codec	,	F_41
snd_soc_dapm_context	,	V_171
"Selected SRATE %dHz for %dHz\n"	,	L_6
target	,	V_103
"Failed to issue reset: %d\n"	,	L_19
wm8961_hw_params	,	F_11
snd_soc_unregister_codec	,	F_43
WM8961_FORMAT_MASK	,	V_134
WM8961_LO1ZC	,	V_175
WM8961_GENERAL_TEST_1	,	V_58
snd_pcm_substream	,	V_93
ENOMEM	,	V_192
i2c_client	,	V_187
dev_info	,	F_38
WM8961_NOISE_GATE	,	V_23
snd_soc_dapm_new_controls	,	F_25
SND_SOC_DAIFMT_I2S	,	V_141
hp_reg	,	V_66
dapm	,	V_162
id	,	V_190
WM8961_MS	,	V_133
val	,	V_110
snd_soc_dapm_widget	,	V_59
wm8961_volatile	,	F_1
SND_SOC_DAIFMT_IB_NF	,	V_146
div_id	,	V_153
params	,	V_96
snd_soc_cache_sync	,	F_30
SND_SOC_DAPM_PRE_PMD	,	V_87
aif	,	V_130
WM8961_BCLK	,	V_154
WM8961_RIGHT_DAC_VOLUME	,	V_18
kcontrol	,	V_62
WM8961_SPKRZC	,	V_177
WM8961_CP_ENA	,	V_74
"DC servo timed out\n"	,	L_2
WM8961_DACSLOPE	,	V_124
WM8961_ADCR_SIGNAL_PATH	,	V_34
"DC servo startup complete\n"	,	L_3
WM8961_BUFDCOPEN	,	V_166
SNDRV_PCM_FORMAT_S24_LE	,	V_122
stream	,	V_111
WM8961_LRCLK_RATE_MASK	,	V_157
u16	,	T_1
event	,	V_63
WM8961_VMIDSEL_SHIFT	,	V_168
WM8961_PWR_MGMT_2	,	V_29
WM8961_PWR_MGMT_1	,	V_28
WM8961_DACMU	,	V_152
WM8961_PWR_MGMT_3	,	V_37
wm8961_dapm_widgets	,	V_185
"Device is not a WM8961: ID=0x%x\n"	,	L_16
WM8961_SAMPLE_RATE_MASK	,	V_109
SND_SOC_DAIFMT_CBM_CFM	,	V_136
WM8961_ADCL_SIGNAL_PATH	,	V_33
WM8961_HPL_RMV_SHORT	,	V_73
snd_soc_codec_set_cache_io	,	F_23
EINVAL	,	V_106
SND_SOC_BIAS_PREPARE	,	V_161
tristate	,	V_149
WM8961_ROUT1_PGA	,	V_76
WM8961_ANALOGUE_HP_2	,	V_49
SNDRV_PCM_FORMAT_S32_LE	,	V_123
WM8961_ANALOGUE_HP_0	,	V_48
WM8961_IPVU	,	V_181
WM8961_HPR_ENA_DLY	,	V_79
wm8961_resume	,	F_29
dai	,	V_98
WM8961_TRIS	,	V_150
WM8961_CHARGE_PUMP_1	,	V_50
WM8961_RIGHT_ADC_VOLUME	,	V_25
regcache_cache_bypass	,	F_37
WM8961_DCS_TRIG_STARTUP_HPL	,	V_84
wm8961_i2c_remove	,	F_42
wm8961_set_tristate	,	F_18
WM8961_BCLKDIV_MASK	,	V_155
wm8961_readable	,	F_2
params_rate	,	F_13
WM8961_DCS_TRIG_STARTUP_HPR	,	V_82
wm8961_hp_event	,	F_3
pwr_reg	,	V_68
i2c_device_id	,	V_189
level	,	V_159
"MCLK must be &lt;33MHz\n"	,	L_11
WM8961_ADDITIONAL_CONTROL_1	,	V_26
WM8961_ADDITIONAL_CONTROL_2	,	V_27
WM8961_CLK_SYS_RATE_SHIFT	,	V_117
PTR_ERR	,	F_35
WM8961_ADDITIONAL_CONTROL_3	,	V_30
WM8961_ADDITIONAL_CONTROL_4	,	V_38
codec	,	V_65
snd_soc_add_codec_controls	,	F_24
SNDRV_PCM_STREAM_CAPTURE	,	V_113
WM8961_CHARGE_PUMP_B	,	V_51
WM8961_SPKL_ENA	,	V_91
devm_kzalloc	,	F_32
WM8961_DSP_SIDETONE_1	,	V_43
WM8961_DSP_SIDETONE_0	,	V_42
WM8961_MANUAL_MODE	,	V_183
wm8961_set_clkdiv	,	F_20
best	,	V_102
WM8961_DEVICE_ID_MASK	,	V_195
"Enabling DC servo\n"	,	L_1
WM8961_VMIDSEL_MASK	,	V_167
WM8961_CLK_SYS_RATE_MASK	,	V_116
wm8961_dai	,	V_200
audio_paths	,	V_186
snd_soc_bias_level	,	V_158
"SYSCLK must be at least 256*fs for ADC\n"	,	L_8
SND_SOC_REGMAP	,	V_173
wm8961_i2c_probe	,	F_31
"Using MCLK/1 for %dHz MCLK\n"	,	L_13
"Failed to set cache I/O: %d\n"	,	L_14
WM8961_ROUT2_VOLUME	,	V_36
WM8961_SPKR_PGA	,	V_90
snd_soc_dai	,	V_97
WM8961_SOFTWARE_RESET	,	V_4
WM8961_ALC1	,	V_20
WM8961_WRITE_SEQUENCER_1	,	V_52
WM8961_ALC2	,	V_21
WM8961_WRITE_SEQUENCER_2	,	V_53
WM8961_ANALOGUE_PGA_BIAS	,	V_47
WM8961_RIGHT_INPUT_VOLUME	,	V_8
WM8961_LRCLK	,	V_156
WM8961_WRITE_SEQUENCER_5	,	V_56
WM8961_HPL_ENA_OUTP	,	V_86
wm8961_regmap	,	V_194
WM8961_WRITE_SEQUENCER_6	,	V_57
WM8961_ALC3	,	V_22
WM8961_WRITE_SEQUENCER_3	,	V_54
WM8961_WRITE_SEQUENCER_4	,	V_55
SND_SOC_DAIFMT_DSP_A	,	V_143
snd_soc_codec	,	V_64
SND_SOC_DAIFMT_DSP_B	,	V_142
WM8961_HPR_ENA	,	V_77
WM8961_WRITE_SEQUENCER_7	,	V_5
IS_ERR	,	F_34
