#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f9f1c0 .scope module, "processor_top_test" "processor_top_test" 2 1;
 .timescale -9 -12;
v0000000001014010_0 .var "clk", 0 0;
v00000000010140b0_0 .var "rst", 0 0;
S_0000000000f8c5d0 .scope module, "proc" "processor_top" 2 5, 3 9 0, S_0000000000f9f1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0000000001014830_0 .net "ALUop", 3 0, v0000000000fb8820_0;  1 drivers
v0000000001014970_0 .net "ImmSel", 0 0, v0000000000fb7a60_0;  1 drivers
v0000000001014ab0_0 .net "PC_in", 31 0, L_0000000001027be0;  1 drivers
v0000000001014b50_0 .net "PC_out", 31 0, v0000000001013750_0;  1 drivers
v0000000001014dd0_0 .net "RegWrite", 0 0, v0000000000fb88c0_0;  1 drivers
v0000000001014c90_0 .net "Shift", 0 0, v0000000000fb8a00_0;  1 drivers
v0000000001014d30_0 .net "Zero", 0 0, L_0000000001029080;  1 drivers
v00000000010139d0_0 .net *"_s11", 4 0, L_0000000001029120;  1 drivers
L_00000000010b03e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001014f10_0 .net *"_s15", 26 0, L_00000000010b03e8;  1 drivers
v0000000001013070_0 .net "alu_in1", 31 0, L_0000000000faf490;  1 drivers
v0000000001013110_0 .net "alu_in2", 31 0, L_0000000000faf730;  1 drivers
v00000000010131b0_0 .net "alu_res", 31 0, v0000000000fb7600_0;  1 drivers
v0000000001013d90_0 .net "alumux_out", 31 0, L_0000000001027c80;  1 drivers
v0000000001013250_0 .net "clk", 0 0, v0000000001014010_0;  1 drivers
v0000000001013a70_0 .net "instr", 31 0, L_0000000001028c20;  1 drivers
v0000000001013b10_0 .net "regfile", 31 0, L_0000000000faf500;  1 drivers
v0000000001013bb0_0 .net "regfilemux_out", 31 0, L_0000000001028ae0;  1 drivers
v0000000001013cf0_0 .net "rst", 0 0, v00000000010140b0_0;  1 drivers
v0000000001013e30_0 .net "sign_extend_out", 31 0, L_0000000001027d20;  1 drivers
L_00000000010296c0 .part L_0000000001028c20, 16, 5;
L_0000000001028cc0 .part L_0000000001028c20, 11, 5;
L_0000000001028720 .part L_0000000001028c20, 21, 5;
L_0000000001028a40 .part L_0000000001028c20, 26, 6;
L_00000000010280e0 .part L_0000000001028c20, 0, 6;
L_0000000001029120 .part L_0000000001028c20, 6, 5;
L_00000000010287c0 .concat [ 5 27 0 0], L_0000000001029120, L_00000000010b03e8;
L_0000000001028f40 .part L_0000000001028c20, 0, 21;
S_0000000000f8c760 .scope module, "ALUmux" "mux2to1" 3 25, 4 1 0, S_0000000000f8c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "q";
    .port_info 3 /INPUT 1 "sel";
v0000000000fb71a0_0 .net "in1", 31 0, L_0000000000faf730;  alias, 1 drivers
v0000000000fb8be0_0 .net "in2", 31 0, L_00000000010287c0;  1 drivers
v0000000000fb8f00_0 .net "q", 31 0, L_0000000001027c80;  alias, 1 drivers
v0000000000fb8780_0 .net "sel", 0 0, v0000000000fb8a00_0;  alias, 1 drivers
L_0000000001027c80 .functor MUXZ 32, L_0000000000faf730, L_00000000010287c0, v0000000000fb8a00_0, C4<>;
S_0000000000fa5c20 .scope module, "alu" "ALU" 3 19, 5 23 0, S_0000000000f8c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "cntrl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000000fb7ba0_0 .net "A", 31 0, L_0000000000faf490;  alias, 1 drivers
v0000000000fb8fa0_0 .net "B", 31 0, L_0000000001027c80;  alias, 1 drivers
v0000000000fb7ec0_0 .net "Result", 31 0, v0000000000fb7600_0;  alias, 1 drivers
v0000000000fb79c0_0 .net "Zero", 0 0, L_0000000001029080;  alias, 1 drivers
L_00000000010b0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000fb8b40_0 .net/2u *"_s2", 31 0, L_00000000010b0088;  1 drivers
v0000000000fb7d80_0 .net "cntrl", 3 0, v0000000000fb8820_0;  alias, 1 drivers
v0000000000fb7600_0 .var "res", 31 0;
E_0000000000fb6bb0 .event edge, v0000000000fb7d80_0, v0000000000fb7ba0_0, v0000000000fb8f00_0;
L_0000000001029080 .cmp/eq 32, v0000000000fb7600_0, L_00000000010b0088;
S_0000000000fa5db0 .scope module, "contr0" "main_control" 3 24, 6 1 0, S_0000000000f8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUop";
    .port_info 3 /OUTPUT 1 "regWrite";
    .port_info 4 /OUTPUT 1 "Shift";
    .port_info 5 /OUTPUT 1 "ImmSel";
v0000000000fb8820_0 .var "ALUop", 3 0;
v0000000000fb7a60_0 .var "ImmSel", 0 0;
v0000000000fb8a00_0 .var "Shift", 0 0;
v0000000000fb7100_0 .net "funct", 5 0, L_00000000010280e0;  1 drivers
v0000000000fb80a0_0 .net "opcode", 5 0, L_0000000001028a40;  1 drivers
v0000000000fb88c0_0 .var "regWrite", 0 0;
E_0000000000fb5e30 .event edge, v0000000000fb80a0_0, v0000000000fb7100_0, v0000000000fb7d80_0;
S_0000000000fa0e30 .scope module, "file0" "reg_file" 3 21, 7 1 0, S_0000000000f8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeReg";
    .port_info 3 /INPUT 5 "read_reg_num_1";
    .port_info 4 /INPUT 5 "read_reg_num_2";
    .port_info 5 /INPUT 5 "write_reg_num";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "regfile_out";
L_0000000000faf490 .functor BUFZ 32, L_0000000001027b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000faf730 .functor BUFZ 32, L_0000000001028e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000fb77e0_11 .array/port v0000000000fb77e0, 11;
L_0000000000faf500 .functor BUFZ 32, v0000000000fb77e0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000fb7f60_0 .net *"_s0", 31 0, L_0000000001027b40;  1 drivers
v0000000000fb83c0_0 .net *"_s10", 6 0, L_0000000001027960;  1 drivers
L_00000000010b0358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fb7240_0 .net *"_s13", 1 0, L_00000000010b0358;  1 drivers
v0000000000fb8aa0_0 .net *"_s2", 6 0, L_0000000001027dc0;  1 drivers
L_00000000010b0310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fb8c80_0 .net *"_s5", 1 0, L_00000000010b0310;  1 drivers
v0000000000fb8140_0 .net *"_s8", 31 0, L_0000000001028e00;  1 drivers
v0000000000fb7880_0 .net "clk", 0 0, v0000000001014010_0;  alias, 1 drivers
v0000000000fb8d20_0 .var/i "i", 31 0;
v0000000000fb8dc0_0 .net "read_data_1", 31 0, L_0000000000faf490;  alias, 1 drivers
v0000000000fb76a0_0 .net "read_data_2", 31 0, L_0000000000faf730;  alias, 1 drivers
v0000000000fb85a0_0 .net "read_reg_num_1", 4 0, L_00000000010296c0;  1 drivers
v0000000000fb7740_0 .net "read_reg_num_2", 4 0, L_0000000001028cc0;  1 drivers
v0000000000fb77e0 .array "regfile", 0 31, 31 0;
v0000000000fb72e0_0 .net "regfile_out", 31 0, L_0000000000faf500;  alias, 1 drivers
v0000000000fb8e60_0 .net "rst", 0 0, v00000000010140b0_0;  alias, 1 drivers
v0000000000fb7920_0 .net "writeReg", 0 0, v0000000000fb88c0_0;  alias, 1 drivers
v0000000000fb7b00_0 .net "write_data", 31 0, L_0000000001028ae0;  alias, 1 drivers
v0000000000fb7380_0 .net "write_reg_num", 4 0, L_0000000001028720;  1 drivers
E_0000000000fb67f0/0 .event negedge, v0000000000fb8e60_0;
E_0000000000fb67f0/1 .event posedge, v0000000000fb7880_0;
E_0000000000fb67f0 .event/or E_0000000000fb67f0/0, E_0000000000fb67f0/1;
L_0000000001027b40 .array/port v0000000000fb77e0, L_0000000001027dc0;
L_0000000001027dc0 .concat [ 5 2 0 0], L_00000000010296c0, L_00000000010b0310;
L_0000000001028e00 .array/port v0000000000fb77e0, L_0000000001027960;
L_0000000001027960 .concat [ 5 2 0 0], L_0000000001028cc0, L_00000000010b0358;
S_0000000000f9aeb0 .scope module, "mem0" "instruction_memory" 3 20, 8 1 0, S_0000000000f8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction_code";
v0000000000fb81e0_0 .net "PC", 31 0, v0000000001013750_0;  alias, 1 drivers
v0000000000fb7420_0 .net *"_s0", 7 0, L_0000000001028b80;  1 drivers
v0000000000fb7c40_0 .net *"_s10", 7 0, L_0000000001028680;  1 drivers
v0000000000fb8320_0 .net *"_s12", 32 0, L_0000000001028ea0;  1 drivers
L_00000000010b0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000fb74c0_0 .net *"_s15", 0 0, L_00000000010b0160;  1 drivers
L_00000000010b01a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000000fb7560_0 .net/2u *"_s16", 32 0, L_00000000010b01a8;  1 drivers
v0000000000fb8000_0 .net *"_s18", 32 0, L_00000000010284a0;  1 drivers
v0000000000fb8500_0 .net *"_s2", 32 0, L_00000000010285e0;  1 drivers
v0000000000fb8640_0 .net *"_s20", 7 0, L_0000000001028540;  1 drivers
v0000000000fb8960_0 .net *"_s22", 32 0, L_00000000010293a0;  1 drivers
L_00000000010b01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000f809c0_0 .net *"_s25", 0 0, L_00000000010b01f0;  1 drivers
L_00000000010b0238 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000f80b00_0 .net/2u *"_s26", 32 0, L_00000000010b0238;  1 drivers
v00000000010148d0_0 .net *"_s28", 32 0, L_0000000001029760;  1 drivers
v00000000010146f0_0 .net *"_s30", 7 0, L_0000000001028fe0;  1 drivers
v0000000001014e70_0 .net *"_s32", 32 0, L_00000000010282c0;  1 drivers
L_00000000010b0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001014150_0 .net *"_s35", 0 0, L_00000000010b0280;  1 drivers
L_00000000010b02c8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001013610_0 .net/2u *"_s36", 32 0, L_00000000010b02c8;  1 drivers
v00000000010132f0_0 .net *"_s38", 32 0, L_0000000001028360;  1 drivers
L_00000000010b00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001013c50_0 .net *"_s5", 0 0, L_00000000010b00d0;  1 drivers
L_00000000010b0118 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001013570_0 .net/2u *"_s6", 32 0, L_00000000010b0118;  1 drivers
v0000000001013930_0 .net *"_s8", 32 0, L_0000000001028040;  1 drivers
v0000000001014790_0 .net "instruction_code", 31 0, L_0000000001028c20;  alias, 1 drivers
v00000000010145b0 .array "mem", 0 36, 7 0;
v00000000010141f0_0 .net "reset", 0 0, v00000000010140b0_0;  alias, 1 drivers
E_0000000000fb5df0 .event edge, v0000000000fb8e60_0;
L_0000000001028b80 .array/port v00000000010145b0, L_0000000001028040;
L_00000000010285e0 .concat [ 32 1 0 0], v0000000001013750_0, L_00000000010b00d0;
L_0000000001028040 .arith/sum 33, L_00000000010285e0, L_00000000010b0118;
L_0000000001028680 .array/port v00000000010145b0, L_00000000010284a0;
L_0000000001028ea0 .concat [ 32 1 0 0], v0000000001013750_0, L_00000000010b0160;
L_00000000010284a0 .arith/sum 33, L_0000000001028ea0, L_00000000010b01a8;
L_0000000001028540 .array/port v00000000010145b0, L_0000000001029760;
L_00000000010293a0 .concat [ 32 1 0 0], v0000000001013750_0, L_00000000010b01f0;
L_0000000001029760 .arith/sum 33, L_00000000010293a0, L_00000000010b0238;
L_0000000001028fe0 .array/port v00000000010145b0, L_0000000001028360;
L_00000000010282c0 .concat [ 32 1 0 0], v0000000001013750_0, L_00000000010b0280;
L_0000000001028360 .arith/sum 33, L_00000000010282c0, L_00000000010b02c8;
L_0000000001028c20 .concat [ 8 8 8 8], L_0000000001028fe0, L_0000000001028540, L_0000000001028680, L_0000000001028b80;
S_0000000000f9b040 .scope module, "pc0" "PC" 3 23, 9 1 0, S_0000000000f8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0000000001013750_0 .var "PC", 31 0;
v0000000001013390_0 .net "PC_in", 31 0, L_0000000001027be0;  alias, 1 drivers
v0000000001013ed0_0 .net "PC_out", 31 0, v0000000001013750_0;  alias, 1 drivers
v0000000001014510_0 .net "clk", 0 0, v0000000001014010_0;  alias, 1 drivers
v0000000001014290_0 .net "rst", 0 0, v00000000010140b0_0;  alias, 1 drivers
S_0000000000f9cb90 .scope module, "pc_add0" "pc_adder" 3 22, 10 23 0, S_0000000000f8c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "next";
L_00000000010b03a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001014330_0 .net/2u *"_s0", 31 0, L_00000000010b03a0;  1 drivers
v00000000010143d0_0 .net "next", 31 0, L_0000000001027be0;  alias, 1 drivers
v0000000001013890_0 .net "pc", 31 0, v0000000001013750_0;  alias, 1 drivers
L_0000000001027be0 .arith/sum 32, v0000000001013750_0, L_00000000010b03a0;
S_0000000000f9cd20 .scope module, "regfilemux" "mux2to1" 3 26, 4 1 0, S_0000000000f8c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "q";
    .port_info 3 /INPUT 1 "sel";
v0000000001013430_0 .net "in1", 31 0, v0000000000fb7600_0;  alias, 1 drivers
v0000000001014470_0 .net "in2", 31 0, L_0000000001027d20;  alias, 1 drivers
v0000000001014a10_0 .net "q", 31 0, L_0000000001028ae0;  alias, 1 drivers
v00000000010137f0_0 .net "sel", 0 0, v0000000000fb7a60_0;  alias, 1 drivers
L_0000000001028ae0 .functor MUXZ 32, v0000000000fb7600_0, L_0000000001027d20, v0000000000fb7a60_0, C4<>;
S_0000000000f92a70 .scope module, "sign" "sign_extend" 3 27, 11 1 0, S_0000000000f8c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000000000fb0290 .functor BUFZ 21, L_0000000001028f40, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
v00000000010134d0_0 .net *"_s10", 20 0, L_0000000000fb0290;  1 drivers
v0000000001014650_0 .net *"_s3", 0 0, L_0000000001028180;  1 drivers
v00000000010136b0_0 .net *"_s4", 10 0, L_00000000010278c0;  1 drivers
v0000000001013f70_0 .net "in", 20 0, L_0000000001028f40;  1 drivers
v0000000001014bf0_0 .net "out", 31 0, L_0000000001027d20;  alias, 1 drivers
L_0000000001028180 .part L_0000000001028f40, 20, 1;
LS_00000000010278c0_0_0 .concat [ 1 1 1 1], L_0000000001028180, L_0000000001028180, L_0000000001028180, L_0000000001028180;
LS_00000000010278c0_0_4 .concat [ 1 1 1 1], L_0000000001028180, L_0000000001028180, L_0000000001028180, L_0000000001028180;
LS_00000000010278c0_0_8 .concat [ 1 1 1 0], L_0000000001028180, L_0000000001028180, L_0000000001028180;
L_00000000010278c0 .concat [ 4 4 3 0], LS_00000000010278c0_0_0, LS_00000000010278c0_0_4, LS_00000000010278c0_0_8;
L_0000000001027d20 .concat8 [ 21 11 0 0], L_0000000000fb0290, L_00000000010278c0;
    .scope S_0000000000fa5c20;
T_0 ;
    %wait E_0000000000fb6bb0;
    %load/vec4 v0000000000fb7d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0000000000fb7ba0_0;
    %load/vec4 v0000000000fb8fa0_0;
    %and;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000000000fb7ba0_0;
    %load/vec4 v0000000000fb8fa0_0;
    %or;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000000000fb7ba0_0;
    %load/vec4 v0000000000fb8fa0_0;
    %add;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000000000fb7ba0_0;
    %load/vec4 v0000000000fb8fa0_0;
    %sub;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000000000fb7ba0_0;
    %ix/getv 4, v0000000000fb8fa0_0;
    %shiftl 4;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000000000fb7ba0_0;
    %ix/getv 4, v0000000000fb8fa0_0;
    %shiftr 4;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000000000fb7ba0_0;
    %load/vec4 v0000000000fb8fa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0000000000fb7600_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f9aeb0;
T_1 ;
    %wait E_0000000000fb5df0;
    %load/vec4 v00000000010141f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 69664, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %pushi/vec4 8728610, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %pushi/vec4 17387556, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %pushi/vec4 19419173, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %pushi/vec4 23462272, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %pushi/vec4 27853442, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010145b0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000fa0e30;
T_2 ;
    %wait E_0000000000fb67f0;
    %load/vec4 v0000000000fb8e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb8d20_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000000000fb8d20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 3, v0000000000fb8d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fb77e0, 0, 4;
    %load/vec4 v0000000000fb8d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb8d20_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fb7920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000000fb7b00_0;
    %load/vec4 v0000000000fb7380_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fb77e0, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f9b040;
T_3 ;
    %wait E_0000000000fb67f0;
    %load/vec4 v0000000001014290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001013750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001013390_0;
    %assign/vec4 v0000000001013750_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000fa5db0;
T_4 ;
    %wait E_0000000000fb5e30;
    %load/vec4 v0000000000fb80a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v0000000000fb7a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fb8a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fb88c0_0, 0, 1;
    %store/vec4 v0000000000fb8820_0, 0, 4;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000fb8820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fb88c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb8a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fb7a60_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fb88c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb7a60_0, 0, 1;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fb8820_0, 4, 1;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fb8820_0, 4, 1;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fb8820_0, 4, 1;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0000000000fb7100_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fb8820_0, 4, 1;
    %load/vec4 v0000000000fb8820_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000000fb8a00_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000f9f1c0;
T_5 ;
    %vpi_call 2 8 "$dumpfile", "yep.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014010_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000000001014010_0;
    %nor/r;
    %store/vec4 v0000000001014010_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000000000f9f1c0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010140b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010140b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010140b0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_top_test.v";
    "processor_top.v";
    "./mux2to1.v";
    "./ALU.v";
    "./main_control.v";
    "./reg_file.v";
    "./instruction_memory.v";
    "./PC.v";
    "./pc_adder.v";
    "./sign_extend.v";
