Reading pref.tcl

# 2020.1

# do sim.do
# ../avs_hram_converter_TEST_basic/testbench
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:38 on Jan 10,2024
# vlog /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:43:39 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:39 on Jan 10,2024
# vlog /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:43:40 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Jan 10,2024
# vlog /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:43:40 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Jan 10,2024
# vlog /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:43:41 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Jan 10,2024
# vlog -sv /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:43:41 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Jan 10,2024
# vlog /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclone10lp_atoms.v -work cyclone10lp_ver 
# -- Compiling UDP CYCLONE10LP_PRIM_DFFE
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH
# -- Compiling module cyclone10lp_dffe
# -- Compiling module cyclone10lp_mux21
# -- Compiling module cyclone10lp_mux41
# -- Compiling module cyclone10lp_and1
# -- Compiling module cyclone10lp_and16
# -- Compiling module cyclone10lp_bmux21
# -- Compiling module cyclone10lp_b17mux21
# -- Compiling module cyclone10lp_nmux21
# -- Compiling module cyclone10lp_b5mux21
# -- Compiling module cyclone10lp_latch
# -- Compiling module cyclone10lp_routing_wire
# -- Compiling module cyclone10lp_m_cntr
# -- Compiling module cyclone10lp_n_cntr
# -- Compiling module cyclone10lp_scale_cntr
# -- Compiling module cyclone10lp_pll_reg
# -- Compiling module cyclone10lp_pll
# -- Compiling module cyclone10lp_lcell_comb
# -- Compiling module cyclone10lp_ff
# -- Compiling module cyclone10lp_ram_pulse_generator
# -- Compiling module cyclone10lp_ram_register
# -- Compiling module cyclone10lp_ram_block
# -- Compiling module cyclone10lp_mac_data_reg
# -- Compiling module cyclone10lp_mac_sign_reg
# -- Compiling module cyclone10lp_mac_mult_internal
# -- Compiling module cyclone10lp_mac_mult
# -- Compiling module cyclone10lp_mac_out
# -- Compiling module cyclone10lp_io_ibuf
# -- Compiling module cyclone10lp_io_obuf
# -- Compiling module cyclone10lp_ddio_out
# -- Compiling module cyclone10lp_ddio_oe
# -- Compiling module cyclone10lp_pseudo_diff_out
# -- Compiling module cyclone10lp_io_pad
# -- Compiling module cyclone10lp_asmiblock
# -- Compiling module cyclone10lp_ena_reg
# -- Compiling module cyclone10lp_clkctrl
# -- Compiling module cyclone10lp_rublock
# -- Compiling module cyclone10lp_apfcontroller
# -- Compiling module cyclone10lp_termination_ctrl
# -- Compiling module cyclone10lp_termination_rupdn
# -- Compiling module cyclone10lp_termination
# -- Compiling module cyclone10lp_jtag
# -- Compiling module cyclone10lp_crcblock
# -- Compiling module cyclone10lp_oscillator
# 
# Top level modules:
# 	cyclone10lp_dffe
# 	cyclone10lp_and1
# 	cyclone10lp_and16
# 	cyclone10lp_bmux21
# 	cyclone10lp_b17mux21
# 	cyclone10lp_nmux21
# 	cyclone10lp_b5mux21
# 	cyclone10lp_pll_reg
# 	cyclone10lp_pll
# 	cyclone10lp_lcell_comb
# 	cyclone10lp_ff
# 	cyclone10lp_ram_block
# 	cyclone10lp_mac_mult
# 	cyclone10lp_mac_out
# 	cyclone10lp_io_ibuf
# 	cyclone10lp_io_obuf
# 	cyclone10lp_ddio_out
# 	cyclone10lp_ddio_oe
# 	cyclone10lp_pseudo_diff_out
# 	cyclone10lp_io_pad
# 	cyclone10lp_asmiblock
# 	cyclone10lp_clkctrl
# 	cyclone10lp_rublock
# 	cyclone10lp_apfcontroller
# 	cyclone10lp_termination
# 	cyclone10lp_jtag
# 	cyclone10lp_crcblock
# 	cyclone10lp_oscillator
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:43:42 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:43:43 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:43:43 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:43:43 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Jan 10,2024
# vlog -sv /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 17:43:44 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:44 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 17:43:44 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:44 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclone10lp_atoms.vhd -work cyclone10lp 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclone10lp_atom_pack
# -- Compiling package body cyclone10lp_atom_pack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_pllpack
# -- Compiling package body cyclone10lp_pllpack
# -- Loading package cyclone10lp_pllpack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling entity cyclone10lp_dffe
# -- Compiling architecture behave of cyclone10lp_dffe
# -- Compiling entity cyclone10lp_mux21
# -- Compiling architecture AltVITAL of cyclone10lp_mux21
# -- Compiling entity cyclone10lp_mux41
# -- Compiling architecture AltVITAL of cyclone10lp_mux41
# -- Compiling entity cyclone10lp_and1
# -- Compiling architecture AltVITAL of cyclone10lp_and1
# -- Compiling entity cyclone10lp_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclone10lp_lcell_comb
# -- Compiling entity cyclone10lp_routing_wire
# ** Warning: /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclone10lp_atoms.vhd(1667): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclone10lp_routing_wire
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclone10lp_mn_cntr
# -- Compiling architecture behave of cyclone10lp_mn_cntr
# -- Compiling entity cyclone10lp_scale_cntr
# -- Compiling architecture behave of cyclone10lp_scale_cntr
# -- Compiling entity cyclone10lp_pll_reg
# -- Compiling architecture behave of cyclone10lp_pll_reg
# -- Loading package cyclone10lp_pllpack
# -- Loading entity cyclone10lp_mn_cntr
# -- Loading entity cyclone10lp_scale_cntr
# -- Loading entity cyclone10lp_dffe
# -- Loading entity cyclone10lp_pll_reg
# -- Compiling entity cyclone10lp_pll
# -- Compiling architecture vital_pll of cyclone10lp_pll
# -- Loading entity cyclone10lp_and1
# -- Compiling entity cyclone10lp_ff
# -- Compiling architecture vital_lcell_ff of cyclone10lp_ff
# -- Compiling entity cyclone10lp_ram_register
# -- Compiling architecture reg_arch of cyclone10lp_ram_register
# -- Compiling entity cyclone10lp_ram_pulse_generator
# -- Compiling architecture pgen_arch of cyclone10lp_ram_pulse_generator
# -- Loading entity cyclone10lp_ram_register
# -- Loading entity cyclone10lp_ram_pulse_generator
# -- Compiling entity cyclone10lp_ram_block
# -- Compiling architecture block_arch of cyclone10lp_ram_block
# -- Compiling entity cyclone10lp_mac_data_reg
# -- Compiling architecture vital_cyclone10lp_mac_data_reg of cyclone10lp_mac_data_reg
# -- Compiling entity cyclone10lp_mac_sign_reg
# -- Compiling architecture cyclone10lp_mac_sign_reg of cyclone10lp_mac_sign_reg
# -- Compiling entity cyclone10lp_mac_mult_internal
# -- Compiling architecture vital_cyclone10lp_mac_mult_internal of cyclone10lp_mac_mult_internal
# -- Loading entity cyclone10lp_mac_data_reg
# -- Loading entity cyclone10lp_mac_sign_reg
# -- Loading entity cyclone10lp_mac_mult_internal
# -- Compiling entity cyclone10lp_mac_mult
# -- Compiling architecture vital_cyclone10lp_mac_mult of cyclone10lp_mac_mult
# -- Compiling entity cyclone10lp_mac_out
# -- Compiling architecture vital_cyclone10lp_mac_out of cyclone10lp_mac_out
# -- Compiling entity cyclone10lp_io_ibuf
# -- Compiling architecture arch of cyclone10lp_io_ibuf
# -- Compiling entity cyclone10lp_io_obuf
# -- Compiling architecture arch of cyclone10lp_io_obuf
# -- Compiling entity cyclone10lp_ddio_oe
# -- Compiling architecture arch of cyclone10lp_ddio_oe
# -- Compiling entity cyclone10lp_latch
# -- Compiling architecture vital_latch of cyclone10lp_latch
# -- Compiling entity cyclone10lp_ddio_out
# -- Compiling architecture arch of cyclone10lp_ddio_out
# -- Compiling entity cyclone10lp_pseudo_diff_out
# -- Compiling architecture arch of cyclone10lp_pseudo_diff_out
# -- Compiling entity cyclone10lp_io_pad
# -- Compiling architecture arch of cyclone10lp_io_pad
# -- Compiling entity cyclone10lp_asmiblock
# -- Compiling architecture behavior of cyclone10lp_asmiblock
# -- Compiling entity cyclone10lp_ena_reg
# -- Compiling architecture behave of cyclone10lp_ena_reg
# -- Loading entity cyclone10lp_ena_reg
# -- Compiling entity cyclone10lp_clkctrl
# -- Compiling architecture vital_clkctrl of cyclone10lp_clkctrl
# -- Compiling entity cyclone10lp_rublock
# -- Compiling architecture architecture_rublock of cyclone10lp_rublock
# -- Compiling entity cyclone10lp_apfcontroller
# -- Compiling architecture architecture_apfcontroller of cyclone10lp_apfcontroller
# -- Compiling entity cyclone10lp_termination
# -- Compiling architecture cyclone10lp_termination_arch of cyclone10lp_termination
# -- Compiling entity cyclone10lp_jtag
# -- Compiling architecture architecture_jtag of cyclone10lp_jtag
# -- Compiling entity cyclone10lp_crcblock
# -- Compiling architecture architecture_crcblock of cyclone10lp_crcblock
# -- Compiling entity cyclone10lp_oscillator
# -- Compiling architecture architecture_oscillator of cyclone10lp_oscillator
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom /home/andrea/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclone10lp_components.vhd -work cyclone10lp 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_components
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0.vhd -work altclkctrl_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0_sub
# -- Compiling architecture RTL of avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0_sub
# -- Compiling entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0
# -- Compiling architecture RTL of avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl_altclkctrl_0
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vlog ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vlog ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl.vhd -work clkctrl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl
# -- Compiling architecture rtl of avs_hram_converter_TEST_basic_avs_hram_converter_clkctrl
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/d_flipflop.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_flipflop
# -- Compiling architecture behavior of d_flipflop
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/dff_negedge.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dff_negedge
# -- Compiling architecture behavior of dff_negedge
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/sr_flipflop.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sr_flipflop
# -- Compiling architecture behavior of sr_flipflop
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/t_flipflop.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity t_flipflop
# -- Compiling architecture behavior of t_flipflop
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/reg.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/reg_negedge.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_negedge
# -- Compiling architecture behavior of reg_negedge
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/mux_2to1.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1
# -- Compiling architecture behavior of mux_2to1
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/mux_4to1.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1
# -- Compiling architecture behavior of mux_4to1
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/CA_builder.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CA_builder
# -- Compiling architecture rtl of CA_builder
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/CA_unpacker.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CA_unpacker
# -- Compiling architecture rtl of CA_unpacker
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/comparator_Nbit.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator_Nbit
# -- Compiling architecture behavior of comparator_Nbit
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/counter_Nbit.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_Nbit
# -- Compiling architecture rtl of counter_Nbit
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/conf_builder.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conf_builder
# -- Compiling architecture rtl of conf_builder
# End time: 17:43:45 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:45 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/decoder_2bit.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder_2bit
# -- Compiling architecture behavior of decoder_2bit
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/fulladder.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fulladder
# -- Compiling architecture behavior of fulladder
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/halfadder.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity halfadder
# -- Compiling architecture behavior of halfadder
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/SDR_to_DDR_converter.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SDR_to_DDR_converter
# -- Compiling architecture rtl of SDR_to_DDR_converter
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/timer_14bit.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer_14bit
# -- Compiling architecture rtl of timer_14bit
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/tristate_buffer.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tristate_buffer
# -- Compiling architecture behavior of tristate_buffer
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/voter.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity voter
# -- Compiling architecture behavior of voter
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/adder_22bit_1pipe.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_22bit_1pipe
# -- Compiling architecture SYN of adder_22bit_1pipe
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/counter_11bit_updown.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_11bit_updown
# -- Compiling architecture SYN of counter_11bit_updown
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/dll_90.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dll_90
# -- Compiling architecture SYN of dll_90
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/pll_x8.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll_x8
# -- Compiling architecture SYN of pll_x8
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/DDR_to_SDR_converter_EU.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DDR_to_SDR_converter_EU
# -- Compiling architecture rtl of DDR_to_SDR_converter_EU
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/DDR_to_SDR_converter_CU.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DDR_to_SDR_converter_CU
# -- Compiling architecture fsm of DDR_to_SDR_converter_CU
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/DDR_to_SDR_converter.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DDR_to_SDR_converter
# -- Compiling architecture rtl of DDR_to_SDR_converter
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/synchronizer_CU.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synchronizer_CU
# -- Compiling architecture fsm of synchronizer_CU
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/synchronizer_EU.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synchronizer_EU
# -- Compiling architecture rtl of synchronizer_EU
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/synchronizer.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synchronizer
# -- Compiling architecture rtl of synchronizer
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_mainconv_CU.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_mainconv_CU
# -- Compiling architecture fsm of avs_hram_mainconv_CU
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_mainconv_EU.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_mainconv_EU
# -- Compiling architecture rtl of avs_hram_mainconv_EU
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_mainconv.vhd -work avs_hram_mainconv 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_mainconv
# -- Compiling architecture rtl of avs_hram_mainconv
# End time: 17:43:46 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:46 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_converter_TEST_basic_avs_hram_converter.vhd -work avs_hram_converter 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_converter_TEST_basic_avs_hram_converter
# -- Compiling architecture rtl of avs_hram_converter_TEST_basic_avs_hram_converter
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_avalon_reset_source.vhd -work avs_hram_converter_TEST_basic_inst_reset_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_avalon_clock_source.vhd -work avs_hram_converter_TEST_basic_inst_clk_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/avs_hram_converter_TEST_basic.vhd -work avs_hram_converter_TEST_basic_inst 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_converter_TEST_basic
# -- Compiling architecture rtl of avs_hram_converter_TEST_basic
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/avs_hram_converter_TEST_basic_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avs_hram_converter_TEST_basic_tb
# -- Compiling architecture rtl of avs_hram_converter_TEST_basic_tb
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ./tb/clk_rst_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_rst_generator
# -- Compiling architecture behavior of clk_rst_generator
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ./tb/driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity driver
# -- Compiling architecture tb of driver
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vcom ./tb/monitor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity monitor
# -- Compiling architecture tb of monitor
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vlog ./tb/s27kl0641.v 
# -- Compiling module s27kl0641
# -- Compiling module BUFFERs27kl0641
# 
# Top level modules:
# 	s27kl0641
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:47 on Jan 10,2024
# vlog ./tb/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:43:47 on Jan 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# testbench
# [exec] elab
# vsim -t ps -L work -L work_lib -L altclkctrl_0 -L rst_controller -L clkctrl -L avs_hram_mainconv -L avs_hram_converter -L avs_hram_converter_TEST_basic_inst_reset_bfm -L avs_hram_converter_TEST_basic_inst_clk_bfm -L avs_hram_converter_TEST_basic_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone10lp testbench -voptargs="+acc" 
# Start time: 17:43:47 on Jan 10,2024
# Loading work.testbench
# Loading work.s27kl0641
# Loading work.BUFFERs27kl0641
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.clk_rst_generator(behavior)
# Loading avs_hram_converter_TEST_basic_inst.avs_hram_converter_test_basic(rtl)
# Loading avs_hram_converter.avs_hram_converter_test_basic_avs_hram_converter(rtl)
# Loading avs_hram_mainconv.avs_hram_mainconv(rtl)
# Loading avs_hram_mainconv.avs_hram_mainconv_eu(rtl)
# Loading avs_hram_mainconv.reg(behavior)
# Loading avs_hram_mainconv.conf_builder(rtl)
# Loading avs_hram_mainconv.mux_4to1(behavior)
# Loading avs_hram_mainconv.ca_builder(rtl)
# Loading avs_hram_mainconv.ca_unpacker(rtl)
# Loading avs_hram_mainconv.tristate_buffer(behavior)
# Loading avs_hram_mainconv.sdr_to_ddr_converter(rtl)
# Loading avs_hram_mainconv.mux_2to1(behavior)
# Loading avs_hram_mainconv.dll_90(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading avs_hram_mainconv.d_flipflop(behavior)
# Loading avs_hram_mainconv.pll_x8(syn)
# Loading avs_hram_mainconv.ddr_to_sdr_converter(rtl)
# Loading avs_hram_mainconv.ddr_to_sdr_converter_eu(rtl)
# Loading avs_hram_mainconv.dff_negedge(behavior)
# Loading avs_hram_mainconv.voter(behavior)
# Loading avs_hram_mainconv.fulladder(behavior)
# Loading avs_hram_mainconv.halfadder(behavior)
# Loading avs_hram_mainconv.t_flipflop(behavior)
# Loading avs_hram_mainconv.ddr_to_sdr_converter_cu(fsm)
# Loading avs_hram_mainconv.synchronizer(rtl)
# Loading avs_hram_mainconv.synchronizer_eu(rtl)
# Loading avs_hram_mainconv.counter_nbit(rtl)
# Loading avs_hram_mainconv.sr_flipflop(behavior)
# Loading avs_hram_mainconv.decoder_2bit(behavior)
# Loading avs_hram_mainconv.counter_11bit_updown(syn)
# Loading lpm.lpm_components
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading avs_hram_mainconv.comparator_nbit(behavior)
# Loading avs_hram_mainconv.synchronizer_cu(fsm)
# Loading avs_hram_mainconv.adder_22bit_1pipe(syn)
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_unsigned(lpm_syn)
# Loading avs_hram_mainconv.timer_14bit(rtl)
# Loading avs_hram_mainconv.avs_hram_mainconv_cu(fsm)
# Loading clkctrl.avs_hram_converter_test_basic_avs_hram_converter_clkctrl(rtl)
# Loading altclkctrl_0.avs_hram_converter_test_basic_avs_hram_converter_clkctrl_altclkctrl_0(rtl)
# Loading altclkctrl_0.avs_hram_converter_test_basic_avs_hram_converter_clkctrl_altclkctrl_0_sub(rtl)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_clkctrl(vital_clkctrl)
# Loading cyclone10lp.cyclone10lp_ena_reg(behave)
# Loading rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_synchronizer
# Loading ieee.std_logic_textio(body)
# Loading work.driver(tb)
# Loading work.monitor(tb)
# ** Warning: Design size of 26977 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 0 ps  Iteration: 24  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/clk_shifter/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 0 ps  Iteration: 24  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/pll_x8_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 5  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 5  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/pll_x8_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/clk_shifter/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: $skew( negedge CSNeg:150290 ns, posedge CSNeg:150350 ns, 1 ps );
#    Time: 150350 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150360 ns  Iteration: 4  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150360 ns  Iteration: 4  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150365 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150365 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150370 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150370 ns  Iteration: 2  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/addressgen/LPM_ADD_SUB_component/L1/U
# ** Error: $skew( negedge CSNeg:150380 ns, posedge CSNeg:150510 ns, 1 ps );
#    Time: 150510 ns  Iteration: 17  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:150520 ns, posedge CSNeg:150730 ns, 1 ps );
#    Time: 150730 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:150760 ns, posedge CSNeg:150980 ns, 1 ps );
#    Time: 150980 ns  Iteration: 18  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:151 us, posedge CSNeg:151300 ns, 1 ps );
#    Time: 151300 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:151340 ns, posedge CSNeg:151400 ns, 1 ps );
#    Time: 151400 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:161430 ns, posedge CSNeg:161670 ns, 1 ps );
#    Time: 161670 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:311690 ns, posedge CSNeg:311750 ns, 1 ps );
#    Time: 311750 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:311760 ns, posedge CSNeg:311890 ns, 1 ps );
#    Time: 311890 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Error: $skew( negedge CSNeg:311900 ns, posedge CSNeg:312110 ns, 1 ps );
#    Time: 312110 ns  Iteration: 8  Process: /testbench/hRAM/#Skew# File: ./tb/s27kl0641.v Line: 354
# ** Note: Cyclone 10 LP PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 312160 ns  Iteration: 3  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/pll_x8_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
#    Time: 312160 ns  Iteration: 3  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/pll_x8_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 312160 ns  Iteration: 3  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/clk_shifter/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
#    Time: 312160 ns  Iteration: 3  Instance: /testbench/DUT/avs_hram_converter/avs_hram_mainconv_inst/EU/clk_shifter/altpll_component/CYCLONEIII_ALTPLL/M5
# End time: 17:47:58 on Jan 10,2024, Elapsed time: 0:04:11
# Errors: 10, Warnings: 18
