// Seed: 1780780243
module module_0 #(
    parameter id_1 = 32'd43,
    parameter id_3 = 32'd74
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  inout uwire id_2;
  input wire _id_1;
  wor id_5;
  assign id_4 = id_2;
  logic id_6;
  assign id_5 = id_1 << id_2;
  reg [id_1 : id_3] id_7, id_8, id_9, id_10;
  always id_9 = 1;
  assign id_2 = -1;
  wire id_11, id_12[1 : 1];
  logic id_13 = id_10;
endmodule
module module_1 #(
    parameter id_11 = 32'd96,
    parameter id_12 = 32'd25,
    parameter id_17 = 32'd4,
    parameter id_6  = 32'd22
) (
    id_1[id_6 :-1],
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire id_7, id_8;
  assign id_7 = id_5;
  wire  id_9;
  logic id_10 = (1);
  parameter id_11 = 1, id_12 = id_7;
  defparam id_11 = id_11;
  reg id_13, id_14;
  final id_13 <= -1;
  logic id_15;
  wire id_16, _id_17, id_18, id_19;
  wire [1 'b0 : -1 'b0] id_20, id_21, id_22, id_23[!  id_12 : id_17];
  wire id_24;
  module_0 modCall_1 (
      id_11,
      id_18,
      id_12,
      id_20
  );
endmodule
