Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 03:49:53 2024
| Host         : eecs-digital-36 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 vsg/vcount_out_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            sprite_number_9/pixel_BROM/BRAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        13.164ns  (logic 8.094ns (61.488%)  route 5.070ns (38.512%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.575    -2.461    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10375, routed)       1.554    -2.482    vsg/clk_pixel
    SLICE_X29Y53         FDRE                                         r  vsg/vcount_out_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  vsg/vcount_out_reg[1]_replica_1/Q
                         net (fo=16, routed)          1.011    -1.015    sprite_number_11/vcount_out[1]_repN_1_alias
    SLICE_X42Y50         LUT1 (Prop_lut1_I0_O)        0.124    -0.891 r  sprite_number_11/image_addr1_i_8__2/O
                         net (fo=1, routed)           0.000    -0.891    sprite_number_8/S[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.358 r  sprite_number_8/image_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.358    sprite_number_8/image_addr1_i_3_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.241 r  sprite_number_8/image_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.241    sprite_number_8/image_addr1_i_2_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.082 r  sprite_number_8/image_addr1_i_1/O[1]
                         net (fo=1, routed)           0.961     1.042    sprite_number_8/A[9]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.023     5.065 r  sprite_number_8/image_addr1/P[6]
                         net (fo=2, routed)           0.895     5.961    sprite_number_8/image_addr1_n_101
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.085 r  sprite_number_8/BRAM_reg_i_78__0/O
                         net (fo=1, routed)           0.000     6.085    sprite_number_8/BRAM_reg_i_78__0_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.512 r  sprite_number_8/BRAM_reg_i_69__0/O[1]
                         net (fo=1, routed)           0.577     7.089    vsg/BRAM_reg_i_47__0_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I1_O)        0.306     7.395 r  vsg/BRAM_reg_i_58__0/O
                         net (fo=1, routed)           0.000     7.395    vsg/BRAM_reg_i_58__0_n_2
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.796 r  vsg/BRAM_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000     7.796    vsg/BRAM_reg_i_48__0_n_2
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.130 f  vsg/BRAM_reg_i_47__0/O[1]
                         net (fo=1, routed)           0.481     8.611    vsg/sprite_number_8/PCOUT__0[9]
    SLICE_X51Y56         LUT1 (Prop_lut1_I0_O)        0.303     8.914 r  vsg/BRAM_reg_i_29__1/O
                         net (fo=1, routed)           0.000     8.914    vsg/BRAM_reg_i_29__1_n_2
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.315 r  vsg/BRAM_reg_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    vsg/BRAM_reg_i_7__1_n_2
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.537 r  vsg/BRAM_reg_i_6__1/O[0]
                         net (fo=1, routed)           1.144    10.682    sprite_number_9/pixel_BROM/ADDRBWRADDR[10]
    RAMB18_X1Y29         RAMB18E1                                     r  sprite_number_9/pixel_BROM/BRAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.457    11.396    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10375, routed)       1.466    11.405    sprite_number_9/pixel_BROM/clk_pixel
    RAMB18_X1Y29         RAMB18E1                                     r  sprite_number_9/pixel_BROM/BRAM_reg/CLKBWRCLK
                         clock pessimism             -0.500    10.905    
                         clock uncertainty           -0.210    10.695    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741     9.954    sprite_number_9/pixel_BROM/BRAM_reg
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                 -0.727    




