 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:05:20 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2493/X (STP_AOI22_1)                    0.02       0.58 f
  U2494/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[19] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2493/X (STP_AOI22_1)                    0.02       0.58 f
  U2494/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[19] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[59]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[59] (in)                        0.00       0.00 r
  U1458/X (STP_EN2_6)                      0.06       0.06 f
  U2291/X (STP_EO3_3)                      0.03       0.09 r
  U2290/X (STP_EN3_3)                      0.04       0.13 f
  U2272/X (STP_EN3_3)                      0.07       0.20 f
  U1429/X (STP_EO2_S_6)                    0.05       0.24 r
  U1406/X (STP_BUF_D_4)                    0.03       0.27 r
  U1779/X (STP_NR2_1)                      0.02       0.29 f
  U2085/X (STP_INV_S_0P65)                 0.01       0.31 r
  U2382/X (STP_OAI22_0P5)                  0.02       0.32 f
  U1763/X (STP_AOAI211_0P75)               0.02       0.34 r
  U1923/X (STP_OAI211_1)                   0.03       0.38 f
  U2386/X (STP_NR4_2)                      0.03       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2493/X (STP_AOI22_1)                    0.02       0.58 f
  U2494/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[19] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[59]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[59] (in)                        0.00       0.00 r
  U1458/X (STP_EN2_6)                      0.06       0.06 f
  U2291/X (STP_EO3_3)                      0.03       0.09 r
  U2290/X (STP_EN3_3)                      0.04       0.13 f
  U2272/X (STP_EN3_3)                      0.07       0.20 f
  U1429/X (STP_EO2_S_6)                    0.05       0.24 r
  U1406/X (STP_BUF_D_4)                    0.03       0.27 r
  U1779/X (STP_NR2_1)                      0.02       0.29 f
  U2085/X (STP_INV_S_0P65)                 0.01       0.31 r
  U2382/X (STP_OAI22_0P5)                  0.02       0.32 f
  U1763/X (STP_AOAI211_0P75)               0.02       0.34 r
  U1923/X (STP_OAI211_1)                   0.03       0.38 f
  U2386/X (STP_NR4_2)                      0.03       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2493/X (STP_AOI22_1)                    0.02       0.58 f
  U2494/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[19] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2228/X (STP_OA2BB2_0P5)                 0.02       0.58 f
  U2226/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[35] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2206/X (STP_OA2BB2_0P5)                 0.02       0.58 f
  U2446/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[11] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2228/X (STP_OA2BB2_0P5)                 0.02       0.58 f
  U2226/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[35] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2228/X (STP_OA2BB2_0P5)                 0.02       0.58 f
  U2226/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[35] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2206/X (STP_OA2BB2_0P5)                 0.02       0.58 f
  U2446/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[11] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[53]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[53] (in)                        0.00       0.00 r
  U2279/X (STP_EN3_6)                      0.08       0.08 f
  U1431/X (STP_EO3_2)                      0.08       0.16 r
  U2361/X (STP_EN3_3)                      0.04       0.20 f
  U2363/X (STP_EO3_3)                      0.05       0.25 r
  U1414/X (STP_INV_6)                      0.02       0.27 f
  U1996/X (STP_ND2_5)                      0.01       0.28 r
  U1989/X (STP_INV_S_1)                    0.02       0.30 f
  U1933/X (STP_NR2_1)                      0.02       0.31 r
  U1715/X (STP_OAI22_0P75)                 0.02       0.33 f
  U1390/X (STP_AOI211_0P75)                0.03       0.36 r
  U2379/X (STP_OAI22_V3S_1)                0.03       0.39 f
  U2386/X (STP_NR4_2)                      0.02       0.41 r
  U1879/X (STP_ND2_S_3)                    0.02       0.43 f
  U1965/X (STP_ND2B_1)                     0.03       0.46 f
  U1964/X (STP_OR2_4)                      0.03       0.50 f
  U1369/X (STP_ND2B_V1DG_4)                0.01       0.51 r
  U1962/X (STP_ND2_G_1)                    0.02       0.53 f
  U2444/X (STP_NR2B_2)                     0.02       0.55 f
  U1323/X (STP_INV_S_1)                    0.01       0.57 r
  U2206/X (STP_OA2BB2_0P5)                 0.02       0.58 f
  U2446/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[11] (out)                        0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
