// Seed: 1903503331
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    output tri1 id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    output wand id_11,
    input wor id_12,
    output tri id_13,
    output wand id_14,
    input supply1 id_15,
    input uwire id_16,
    output supply1 id_17,
    input supply1 id_18
);
  id_20(
      id_11
  );
  supply1 id_21, id_22;
  assign id_17 = id_22;
  assign id_4  = 1'b0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1
);
  reg id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_21 = 0;
  always_comb id_3 <= id_3;
  wire id_4, id_5;
endmodule
