// Seed: 3501654230
module module_0 (
    id_1
);
  input wire id_1;
  logic [1  &&  1 : ""] id_2 = -1;
  logic id_3 = id_3;
  wire [-1 : 1 'b0] id_4;
  union packed {logic id_5;} id_6;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    input supply1 id_0,
    output wand id_1
);
  logic id_3;
  wire [1 'd0 : 1] _id_4, id_5, id_6;
  assign id_1 = 1;
  wire [-1 'b0 : id_4] id_7, id_8;
  module_0 modCall_1 (id_5);
endmodule
