// Seed: 561993505
module module_0 (
    input logic id_0,
    input supply1 id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    output id_8
);
  logic id_9;
  assign id_9 = 1'd0;
  tri0 id_10;
  type_0 id_11 (
      .id_0(id_4),
      .id_1(id_2 ^ id_7),
      .id_2(),
      .id_3(1),
      .id_4(1),
      .id_5()
  );
  type_1 id_12 (
      .id_0(id_5),
      .id_1(id_11),
      .id_2(1),
      .id_3(id_8),
      .id_4(id_1)
  );
  logic id_13;
  logic id_14 = id_1[(1) : 1];
  assign id_10 = id_1;
  logic id_15;
  tri1 id_16 = id_10, id_17, id_18, id_19, id_20;
  logic id_21;
  assign id_9 = id_4 == 1;
  type_4 id_22 (
      .id_0(),
      .id_1(id_0),
      .id_2(id_1),
      .id_3(1),
      .id_4(1),
      .id_5(~1),
      .id_6(1),
      .id_7(id_8)
  );
endmodule
