$date
	Wed Nov 21 01:48:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_ncb_tb $end
$var wire 2 ! Out [1:0] $end
$var reg 1 " Clock $end
$var reg 1 # Reset $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 2 % out [1:0] $end
$var wire 1 # reset $end
$var reg 2 & out_tmp [1:0] $end
$var reg 4 ' state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
b0 $
0#
0"
bx !
$end
#10000
1#
#15000
b0 '
1"
#20000
0"
0#
#40000
b1 '
b0 !
b0 %
b0 &
1"
#50000
0"
#60000
b10 '
b11 !
b11 %
b11 &
1"
b1 $
#70000
0"
#80000
b11 '
b1 !
b1 %
b1 &
1"
b10 $
#90000
0"
#100000
b100 '
b10 !
b10 %
b10 &
1"
b11 $
#110000
0"
#120000
b101 '
1"
b100 $
#130000
0"
#140000
b110 '
b1 !
b1 %
b1 &
1"
b101 $
#150000
0"
#160000
b0 '
b11 !
b11 %
b11 &
1"
b110 $
#170000
0"
#180000
b1 '
b0 !
b0 %
b0 &
1"
b111 $
#190000
0"
#200000
b10 '
b11 !
b11 %
b11 &
1"
b1000 $
#210000
0"
#220000
b11 '
b1 !
b1 %
b1 &
1"
b1001 $
#230000
0"
#240000
b100 '
b10 !
b10 %
b10 &
1"
b1010 $
#250000
0"
#260000
b101 '
1"
b1011 $
#270000
0"
#280000
b110 '
b1 !
b1 %
b1 &
1"
b1100 $
#290000
0"
#300000
b0 '
b11 !
b11 %
b11 &
1"
b1101 $
#310000
0"
#320000
b1 '
b0 !
b0 %
b0 &
1"
b1110 $
#330000
0"
#340000
b10 '
b11 !
b11 %
b11 &
1"
b1111 $
#350000
0"
#360000
b11 '
b1 !
b1 %
b1 &
1"
b10000 $
#370000
0"
#380000
b100 '
b10 !
b10 %
b10 &
1"
b10001 $
#390000
0"
#400000
b101 '
1"
b10010 $
#410000
0"
#420000
b110 '
b1 !
b1 %
b1 &
1"
b10011 $
#430000
0"
#440000
b10100 $
