# RISC-V Pipelined Processor
A 32-bit, 5-stage piplelined RISC-V processor written in SystemVerilog. The CPU also implements hazard detection and correction features.

## Architecture
<img width="1449" height="687" alt="Image" src="https://github.com/user-attachments/assets/21772cc3-0852-42df-bb4a-9d7f884e9470" />

## Acknowledgement
- Digital Design and Computer Architecture: RISC-V Edition
Sarah L. Harris and David Harris
