From 0b6d80d51d1305f19feba0668bca94c5e6bdeb20 Mon Sep 17 00:00:00 2001
From: Yehuda Yitschak <yehuday@marvell.com>
Date: Wed, 3 Sep 2014 13:25:21 +0300
Subject: [PATCH 0069/1240] init: changed inter regs base to 0xF1000000 in
 lowlevel_init

Change-Id: I15aa5d16f9eff1a46eab130e0804a5710f0ae336
Signed-off-by: Yehuda Yitschak <yehuday@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/11458
Reviewed-by: Hanna Hawa <hannah@marvell.com>
Tested-by: Star_Automation <star@marvell.com>
---
 arch/arm/cpu/mvebu-common/platform.S | 118 ++++++++---------------------------
 1 file changed, 26 insertions(+), 92 deletions(-)

diff --git a/arch/arm/cpu/mvebu-common/platform.S b/arch/arm/cpu/mvebu-common/platform.S
index 44f8c4d..07e616a 100644
--- a/arch/arm/cpu/mvebu-common/platform.S
+++ b/arch/arm/cpu/mvebu-common/platform.S
@@ -1,106 +1,40 @@
-/*******************************************************************************
-Copyright (C) Marvell International Ltd. and its affiliates
-
-********************************************************************************
-Marvell GPL License Option
-
-If you received this File from Marvell, you may opt to use, redistribute and/or
-modify this File in accordance with the terms and conditions of the General
-Public License Version 2, June 1991 (the "GPL License"), a copy of which is
-available along with the File in the license.txt file or by writing to the Free
-Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
-on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
-
-THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
-WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
-DISCLAIMED.  The GPL License provides additional details about this warranty
-disclaimer.
-
-*******************************************************************************/
+/*
+ * ***************************************************************************
+ * Copyright (C) Marvell International Ltd. and its affiliates
+ * ***************************************************************************
+ * Marvell GPL License Option
+ * If you received this File from Marvell, you may opt to use, redistribute
+ * and/or modify this File in accordance with the terms and conditions of the
+ * General Public License Version 2, June 1991 (the "GPL License"), a copy of
+ * which is available along with the File in the license.txt file or by writing
+ * to the Free Software Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 or on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+ *
+ * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE
+ * EXPRESSLY DISCLAIMED. The GPL License provides additional details about this
+ * warranty disclaimer.
+ * ***************************************************************************
+ */
 
-#define MV_ASMLANGUAGE
 #include <config.h>
 #include <version.h>
+#include <asm/arch/regs-base.h>
 
 .globl lowlevel_init
 
-/************************************************/
-/*              lowlevel_init                   *
-/************************************************/
-
 lowlevel_init:
-	mov	r2, lr
-
-	/* Multicore support - read MPIDR register (Multiprocessor Affinity) */
-	mrc	p15, 0, r0, c0, c0, 5
-exit:
-	mov	lr, r2
+	/* Move internal registers from 0xD000_0000 to 0xF100_0000 */
+	mov    r0, #MVEBU_REGS_BASE
+	ldr    r1, _inter_regs_win_reg
+	str    r0 ,[r1]
 	mov 	pc, lr
 
 .globl _lowlevel_init_val
 _lowlevel_init_val:
 	.word lowlevel_init
 
-/*
- *************************************************************************
- *
- * Flush DCache
- *
- *************************************************************************
- */
-
-.globl _dcache_index_max
-_dcache_index_max:
-	.word 0x0
-
-.globl _dcache_index_inc
-_dcache_index_inc:
-	.word 0x0
-
-.globl _dcache_set_max
-_dcache_set_max:
-	.word 0x0
-
-.globl _dcache_set_index
-_dcache_set_index:
-         .word 0x0
-
-
-#define s_max   r0
-#define s_inc   r1
-#define i_max   r2
-#define i_inc   r3
-
-.globl cpu_dcache_flush_all
-cpu_dcache_flush_all:
-
-        stmdb	sp!, {r0-r3,ip}
-
-        ldr i_max, _dcache_index_max
-        ldr i_inc, _dcache_index_inc
-        ldr s_max, _dcache_set_max
-        ldr s_inc, _dcache_set_index
-
-Lnext_set_inv:
-        orr     ip, s_max, i_max
-Lnext_index_inv:
-        mcr     p15, 0, ip, c7, c14, 2  /* Purge D cache SE with Set/Index */
-        sub     ip, ip, i_inc
-        tst     ip, i_max               /* Index 0 is last one */
-        bne     Lnext_index_inv         /* Next index */
-        mcr     p15, 0, ip, c7, c14, 2  /* Purge D cache SE with Set/Index */
-        subs    s_max, s_max, s_inc
-        bpl     Lnext_set_inv           /* Next set */
-        ldmia	sp!, {r0-r3,ip}
-
-        mov	pc, lr   /* back to my caller */
-
-.globl cpu_icache_flush_invalidate_all
-cpu_icache_flush_invalidate_all:
-        stmdb	sp!, {r0}
-
-        ldr     r0,=0
-        mcr     p15, 0, r0, c7, c5, 0   /* Flush Invalidate D and I caches */
-        ldmia	sp!, {r0}
+.globl _inter_regs_win_reg
+_inter_regs_win_reg:
+	.word 0xD0020080
 
-        mov	pc, lr   /* back to my caller */
-- 
1.9.1

