{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668284350126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668284350127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 17:19:10 2022 " "Processing started: Sat Nov 12 17:19:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668284350127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284350127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula15 -c Aula15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula15 -c Aula15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284350127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668284350783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668284350783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/unidadeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360276 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360280 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360282 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-comportamento " "Found design unit 1: shifter-comportamento" {  } { { "shifter.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360284 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360287 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360289 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360291 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360293 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360295 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360297 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360297 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360299 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula15-arquitetura " "Found design unit 1: Aula15-arquitetura" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula15 " "Found entity 1: Aula15" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668284360301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284360301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula15 " "Elaborating entity \"Aula15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668284360343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula15.vhd" "PC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "Aula15.vhd" "incrementaPC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "Aula15.vhd" "ROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360349 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668284360350 "|Aula15|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RT_RD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RT_RD\"" {  } { { "Aula15.vhd" "MUX_RT_RD" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REGISTRADORES " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REGISTRADORES\"" {  } { { "Aula15.vhd" "BANCO_REGISTRADORES" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RT_IMEDIATO " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RT_IMEDIATO\"" {  } { { "Aula15.vhd" "MUX_RT_IMEDIATO" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "Aula15.vhd" "ULA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UNIDADE_CONTROLE " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UNIDADE_CONTROLE\"" {  } { { "Aula15.vhd" "UNIDADE_CONTROLE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXTENSOR_SINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXTENSOR_SINAL\"" {  } { { "Aula15.vhd" "EXTENSOR_SINAL" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"shifter:SHIFTER\"" {  } { { "Aula15.vhd" "SHIFTER" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "Aula15.vhd" "SOMADOR" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "Aula15.vhd" "RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284360361 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668284360688 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REGISTRADORES\|registrador " "RAM logic \"bancoReg:BANCO_REGISTRADORES\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668284360688 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668284360688 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668284360688 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[0\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[1\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[2\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[3\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[4\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[5\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[6\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[7\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[8\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[8\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[9\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[9\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[10\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[10\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[11\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[11\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[12\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[12\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[13\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[13\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[14\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[14\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[15\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[15\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[16\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[16\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[17\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[17\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[18\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[18\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[19\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[19\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[20\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[20\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[21\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[21\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[22\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[22\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[23\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[23\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[24\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[24\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[25\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[25\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[26\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[26\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[27\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[27\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[28\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[28\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[29\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[29\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[30\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[30\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[31\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"muxGenerico2x1:MUX_ULA_RAM\|saida_MUX\[31\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668284362488 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668284362488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668284364059 "|Aula15|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668284364059 "|Aula15|PC_OUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668284364059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668284364236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668284365458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668284365758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668284365758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668284366062 "|Aula15|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668284366062 "|Aula15|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668284366062 "|Aula15|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula15.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula15/Aula15.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668284366062 "|Aula15|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668284366062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4037 " "Implemented 4037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668284366071 ""} { "Info" "ICUT_CUT_TM_OPINS" "193 " "Implemented 193 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668284366071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3839 " "Implemented 3839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668284366071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668284366071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668284366095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 17:19:26 2022 " "Processing ended: Sat Nov 12 17:19:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668284366095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668284366095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668284366095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668284366095 ""}
