[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/NetType/slpp_all/surelog.log.

LIB:  work
FILE: ${SURELOG_DIR}/tests/NetType/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<163> s<162> l<3:1> el<1:3>
n<> u<2> t<Lifetime_Automatic> p<10> s<9> l<3:10> el<3:19>
n<> u<3> t<IntVec_TypeBit> p<4> l<3:20> el<3:23>
n<> u<4> t<Data_type> p<5> c<3> l<3:20> el<3:23>
n<> u<5> t<Function_data_type> p<6> c<4> l<3:20> el<3:23>
n<> u<6> t<Function_data_type_or_implicit> p<9> c<5> s<7> l<3:20> el<3:23>
n<my_function> u<7> t<StringConst> p<9> s<8> l<3:24> el<3:35>
n<> u<8> t<Endfunction> p<9> l<4:1> el<4:12>
n<> u<9> t<Function_body_declaration> p<10> c<6> l<3:20> el<4:12>
n<> u<10> t<Function_declaration> p<11> c<2> l<3:1> el<4:12>
n<> u<11> t<Package_or_generate_item_declaration> p<12> c<10> l<3:1> el<4:12>
n<> u<12> t<Package_item> p<13> c<11> l<3:1> el<4:12>
n<> u<13> t<Description> p<162> c<12> s<22> l<3:1> el<4:12>
n<> u<14> t<IntVec_TypeBit> p<15> l<6:9> el<6:12>
n<> u<15> t<Data_type> p<18> c<14> s<16> l<6:9> el<6:12>
n<net_bit> u<16> t<StringConst> p<18> s<17> l<6:13> el<6:20>
n<my_function> u<17> t<StringConst> p<18> l<6:26> el<6:37>
n<> u<18> t<Net_type_declaration> p<19> c<15> l<6:1> el<6:38>
n<> u<19> t<Data_declaration> p<20> c<18> l<6:1> el<6:38>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<6:1> el<6:38>
n<> u<21> t<Package_item> p<22> c<20> l<6:1> el<6:38>
n<> u<22> t<Description> p<162> c<21> s<30> l<6:1> el<6:38>
n<> u<23> t<NonIntType_Real> p<24> l<9:9> el<9:13>
n<> u<24> t<Data_type> p<26> c<23> s<25> l<9:9> el<9:13>
n<my_real> u<25> t<StringConst> p<26> l<9:14> el<9:21>
n<> u<26> t<Net_type_declaration> p<27> c<24> l<9:1> el<9:22>
n<> u<27> t<Data_declaration> p<28> c<26> l<9:1> el<9:22>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<9:1> el<9:22>
n<> u<29> t<Package_item> p<30> c<28> l<9:1> el<9:22>
n<> u<30> t<Description> p<162> c<29> s<45> l<9:1> el<9:22>
n<> u<31> t<Module_keyword> p<35> s<32> l<11:1> el<11:7>
n<dut> u<32> t<StringConst> p<35> s<34> l<11:8> el<11:11>
n<> u<33> t<Port> p<34> l<11:13> el<11:13>
n<> u<34> t<List_of_ports> p<35> c<33> l<11:12> el<11:14>
n<> u<35> t<Module_nonansi_header> p<44> c<31> s<43> l<11:1> el<11:15>
n<my_real> u<36> t<StringConst> p<37> l<13:5> el<13:12>
n<> u<37> t<Interface_identifier> p<41> c<36> s<40> l<13:5> el<13:12>
n<my_real_net> u<38> t<StringConst> p<39> l<13:13> el<13:24>
n<> u<39> t<Interface_identifier> p<40> c<38> l<13:13> el<13:24>
n<> u<40> t<List_of_interface_identifiers> p<41> c<39> l<13:13> el<13:24>
n<> u<41> t<Interface_port_declaration> p<42> c<37> l<13:5> el<13:24>
n<> u<42> t<Port_declaration> p<43> c<41> l<13:5> el<13:24>
n<> u<43> t<Module_item> p<44> c<42> l<13:5> el<13:25>
n<> u<44> t<Module_declaration> p<45> c<35> l<11:1> el<15:10>
n<> u<45> t<Description> p<162> c<44> s<53> l<11:1> el<15:10>
n<some_other_type> u<46> t<StringConst> p<47> l<18:9> el<18:24>
n<> u<47> t<Data_type> p<49> c<46> s<48> l<18:9> el<18:24>
n<myalias> u<48> t<StringConst> p<49> l<18:25> el<18:32>
n<> u<49> t<Type_declaration> p<50> c<47> l<18:1> el<18:33>
n<> u<50> t<Data_declaration> p<51> c<49> l<18:1> el<18:33>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<18:1> el<18:33>
n<> u<52> t<Package_item> p<53> c<51> l<18:1> el<18:33>
n<> u<53> t<Description> p<162> c<52> s<76> l<18:1> el<18:33>
n<> u<54> t<Struct_keyword> p<55> l<22:9> el<22:15>
n<> u<55> t<Struct_union> p<70> c<54> s<62> l<22:9> el<22:15>
n<> u<56> t<NonIntType_Real> p<57> l<23:3> el<23:7>
n<> u<57> t<Data_type> p<58> c<56> l<23:3> el<23:7>
n<> u<58> t<Data_type_or_void> p<62> c<57> s<61> l<23:3> el<23:7>
n<field1> u<59> t<StringConst> p<60> l<23:8> el<23:14>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<23:8> el<23:14>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<60> l<23:8> el<23:14>
n<> u<62> t<Struct_union_member> p<70> c<58> s<69> l<23:3> el<23:15>
n<> u<63> t<IntVec_TypeBit> p<64> l<24:3> el<24:6>
n<> u<64> t<Data_type> p<65> c<63> l<24:3> el<24:6>
n<> u<65> t<Data_type_or_void> p<69> c<64> s<68> l<24:3> el<24:6>
n<field2> u<66> t<StringConst> p<67> l<24:7> el<24:13>
n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<24:7> el<24:13>
n<> u<68> t<List_of_variable_decl_assignments> p<69> c<67> l<24:7> el<24:13>
n<> u<69> t<Struct_union_member> p<70> c<65> l<24:3> el<24:14>
n<> u<70> t<Data_type> p<72> c<55> s<71> l<22:9> el<25:2>
n<T> u<71> t<StringConst> p<72> l<25:3> el<25:4>
n<> u<72> t<Type_declaration> p<73> c<70> l<22:1> el<25:5>
n<> u<73> t<Data_declaration> p<74> c<72> l<22:1> el<25:5>
n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<22:1> el<25:5>
n<> u<75> t<Package_item> p<76> c<74> l<22:1> el<25:5>
n<> u<76> t<Description> p<162> c<75> s<144> l<22:1> el<25:5>
n<> u<77> t<Lifetime_Automatic> p<141> s<140> l<28:10> el<28:19>
n<T> u<78> t<StringConst> p<79> l<28:20> el<28:21>
n<> u<79> t<Data_type> p<80> c<78> l<28:20> el<28:21>
n<> u<80> t<Function_data_type> p<81> c<79> l<28:20> el<28:21>
n<> u<81> t<Function_data_type_or_implicit> p<140> c<80> s<82> l<28:20> el<28:21>
n<Tsum> u<82> t<StringConst> p<140> s<91> l<28:22> el<28:26>
n<> u<83> t<TfPortDir_Inp> p<90> s<86> l<28:28> el<28:33>
n<T> u<84> t<StringConst> p<85> l<28:34> el<28:35>
n<> u<85> t<Data_type> p<86> c<84> l<28:34> el<28:35>
n<> u<86> t<Data_type_or_implicit> p<90> c<85> s<87> l<28:34> el<28:35>
n<driver> u<87> t<StringConst> p<90> s<89> l<28:36> el<28:42>
n<> u<88> t<Unsized_dimension> p<89> l<28:42> el<28:44>
n<> u<89> t<Variable_dimension> p<90> c<88> l<28:42> el<28:44>
n<> u<90> t<Tf_port_item> p<91> c<83> l<28:28> el<28:44>
n<> u<91> t<Tf_port_list> p<140> c<90> s<107> l<28:28> el<28:44>
n<Tsum> u<92> t<StringConst> p<93> l<29:3> el<29:7>
n<> u<93> t<Ps_or_hierarchical_identifier> p<97> c<92> s<96> l<29:3> el<29:7>
n<field1> u<94> t<StringConst> p<96> s<95> l<29:8> el<29:14>
n<> u<95> t<Bit_select> p<96> l<29:15> el<29:15>
n<> u<96> t<Select> p<97> c<94> l<29:7> el<29:14>
n<> u<97> t<Variable_lvalue> p<103> c<93> s<98> l<29:3> el<29:14>
n<> u<98> t<AssignOp_Assign> p<103> s<102> l<29:15> el<29:16>
n<0.0> u<99> t<RealConst> p<100> l<29:17> el<29:20>
n<> u<100> t<Primary_literal> p<101> c<99> l<29:17> el<29:20>
n<> u<101> t<Primary> p<102> c<100> l<29:17> el<29:20>
n<> u<102> t<Expression> p<103> c<101> l<29:17> el<29:20>
n<> u<103> t<Operator_assignment> p<104> c<97> l<29:3> el<29:20>
n<> u<104> t<Blocking_assignment> p<105> c<103> l<29:3> el<29:20>
n<> u<105> t<Statement_item> p<106> c<104> l<29:3> el<29:21>
n<> u<106> t<Statement> p<107> c<105> l<29:3> el<29:21>
n<> u<107> t<Function_statement_or_null> p<140> c<106> s<138> l<29:3> el<29:21>
n<driver> u<108> t<StringConst> p<109> l<30:12> el<30:18>
n<> u<109> t<Ps_or_hierarchical_array_identifier> p<135> c<108> s<111> l<30:12> el<30:18>
n<i> u<110> t<StringConst> p<111> l<30:19> el<30:20>
n<> u<111> t<Loop_variables> p<135> c<110> s<133> l<30:19> el<30:20>
n<Tsum> u<112> t<StringConst> p<113> l<31:5> el<31:9>
n<> u<113> t<Ps_or_hierarchical_identifier> p<117> c<112> s<116> l<31:5> el<31:9>
n<field1> u<114> t<StringConst> p<116> s<115> l<31:10> el<31:16>
n<> u<115> t<Bit_select> p<116> l<31:17> el<31:17>
n<> u<116> t<Select> p<117> c<114> l<31:9> el<31:16>
n<> u<117> t<Variable_lvalue> p<130> c<113> s<118> l<31:5> el<31:16>
n<> u<118> t<AssignOp_Add> p<130> s<129> l<31:17> el<31:19>
n<driver> u<119> t<StringConst> p<127> s<123> l<31:20> el<31:26>
n<i> u<120> t<StringConst> p<121> l<31:27> el<31:28>
n<> u<121> t<Primary_literal> p<122> c<120> l<31:27> el<31:28>
n<> u<122> t<Constant_primary> p<123> c<121> l<31:27> el<31:28>
n<> u<123> t<Constant_expression> p<127> c<122> s<124> l<31:27> el<31:28>
n<field1> u<124> t<StringConst> p<127> s<126> l<31:30> el<31:36>
n<> u<125> t<Bit_select> p<126> l<31:36> el<31:36>
n<> u<126> t<Select> p<127> c<125> l<31:36> el<31:36>
n<> u<127> t<Complex_func_call> p<128> c<119> l<31:20> el<31:36>
n<> u<128> t<Primary> p<129> c<127> l<31:20> el<31:36>
n<> u<129> t<Expression> p<130> c<128> l<31:20> el<31:36>
n<> u<130> t<Operator_assignment> p<131> c<117> l<31:5> el<31:36>
n<> u<131> t<Blocking_assignment> p<132> c<130> l<31:5> el<31:36>
n<> u<132> t<Statement_item> p<133> c<131> l<31:5> el<31:37>
n<> u<133> t<Statement> p<135> c<132> l<31:5> el<31:37>
n<> u<134> t<Foreach> p<135> s<109> l<30:3> el<30:10>
n<> u<135> t<Loop_statement> p<136> c<134> l<30:3> el<31:37>
n<> u<136> t<Statement_item> p<137> c<135> l<30:3> el<31:37>
n<> u<137> t<Statement> p<138> c<136> l<30:3> el<31:37>
n<> u<138> t<Function_statement_or_null> p<140> c<137> s<139> l<30:3> el<31:37>
n<> u<139> t<Endfunction> p<140> l<32:1> el<32:12>
n<> u<140> t<Function_body_declaration> p<141> c<81> l<28:20> el<32:12>
n<> u<141> t<Function_declaration> p<142> c<77> l<28:1> el<32:12>
n<> u<142> t<Package_or_generate_item_declaration> p<143> c<141> l<28:1> el<32:12>
n<> u<143> t<Package_item> p<144> c<142> l<28:1> el<32:12>
n<> u<144> t<Description> p<162> c<143> s<152> l<28:1> el<32:12>
n<T> u<145> t<StringConst> p<146> l<34:9> el<34:10>
n<> u<146> t<Data_type> p<148> c<145> s<147> l<34:9> el<34:10>
n<wT> u<147> t<StringConst> p<148> l<34:11> el<34:13>
n<> u<148> t<Net_type_declaration> p<149> c<146> l<34:1> el<34:14>
n<> u<149> t<Data_declaration> p<150> c<148> l<34:1> el<34:14>
n<> u<150> t<Package_or_generate_item_declaration> p<151> c<149> l<34:1> el<34:14>
n<> u<151> t<Package_item> p<152> c<150> l<34:1> el<34:14>
n<> u<152> t<Description> p<162> c<151> s<161> l<34:1> el<34:14>
n<T> u<153> t<StringConst> p<154> l<36:9> el<36:10>
n<> u<154> t<Data_type> p<157> c<153> s<155> l<36:9> el<36:10>
n<wTsum> u<155> t<StringConst> p<157> s<156> l<36:11> el<36:16>
n<Tsum> u<156> t<StringConst> p<157> l<36:22> el<36:26>
n<> u<157> t<Net_type_declaration> p<158> c<154> l<36:1> el<36:27>
n<> u<158> t<Data_declaration> p<159> c<157> l<36:1> el<36:27>
n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<36:1> el<36:27>
n<> u<160> t<Package_item> p<161> c<159> l<36:1> el<36:27>
n<> u<161> t<Description> p<162> c<160> l<36:1> el<36:27>
n<> u<162> t<Source_text> p<163> c<13> l<3:1> el<36:27>
n<> u<163> t<Top_level_rule> c<1> l<3:1> el<37:1>
[WRN:PA0205] ${SURELOG_DIR}/tests/NetType/dut.sv:11:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/NetType/dut.sv:11:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[ERR:CP0317] ${SURELOG_DIR}/tests/NetType/dut.sv:18:9: Undefined type "some_other_type".

[NTE:EL0503] ${SURELOG_DIR}/tests/NetType/dut.sv:11:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  1
bit_select                                             1
bit_typespec                                           5
bit_var                                                1
constant                                               3
design                                                 1
foreach_stmt                                           1
function                                               2
hier_path                                              3
io_decl                                                1
logic_net                                              1
module_inst                                            2
range                                                  1
real_typespec                                          5
real_var                                               1
ref_obj                                                7
ref_var                                                2
struct_typespec                                        3
struct_var                                             1
typespec_member                                        6
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             2
begin                                                  1
bit_select                                             1
bit_typespec                                           5
bit_var                                                1
constant                                               3
design                                                 1
foreach_stmt                                           1
function                                               2
hier_path                                              3
io_decl                                                1
logic_net                                              1
module_inst                                            2
range                                                  1
real_typespec                                          5
real_var                                               1
ref_obj                                                7
ref_var                                                2
struct_typespec                                        3
struct_var                                             1
typespec_member                                        6
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NetType/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NetType/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/NetType/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NetType/dut.sv, line:11:1, endln:15:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.my_real_net), line:13:13, endln:13:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NetType/dut.sv, line:11:1, endln:15:10
    |vpiName:my_real_net
    |vpiFullName:work@dut.my_real_net
|vpiTypedef:
\_struct_typespec: (T), line:22:9, endln:22:15
  |vpiParent:
  \_design: (work@dut)
  |vpiName:T
  |vpiInstance:
  \_design: (work@dut)
  |vpiTypespecMember:
  \_typespec_member: (field1), line:23:8, endln:23:14
    |vpiParent:
    \_struct_typespec: (T), line:22:9, endln:22:15
    |vpiName:field1
    |vpiTypespec:
    \_real_typespec: , line:23:3, endln:23:7
      |vpiParent:
      \_typespec_member: (field1), line:23:8, endln:23:14
    |vpiRefFile:${SURELOG_DIR}/tests/NetType/dut.sv
    |vpiRefLineNo:23
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:23
    |vpiRefEndColumnNo:7
  |vpiTypespecMember:
  \_typespec_member: (field2), line:24:7, endln:24:13
    |vpiParent:
    \_struct_typespec: (T), line:22:9, endln:22:15
    |vpiName:field2
    |vpiTypespec:
    \_bit_typespec: , line:24:3, endln:24:6
      |vpiParent:
      \_typespec_member: (field2), line:24:7, endln:24:13
      |vpiSigned:1
    |vpiRefFile:${SURELOG_DIR}/tests/NetType/dut.sv
    |vpiRefLineNo:24
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:24
    |vpiRefEndColumnNo:6
|vpiTypedef:
\_real_typespec: (my_real), line:9:9, endln:9:13
  |vpiParent:
  \_design: (work@dut)
  |vpiName:my_real
  |vpiInstance:
  \_design: (work@dut)
|vpiTypedef:
\_unsupported_typespec: (myalias), line:18:9, endln:18:24
  |vpiParent:
  \_design: (work@dut)
  |vpiName:myalias
  |vpiInstance:
  \_design: (work@dut)
|vpiTypedef:
\_bit_typespec: (net_bit), line:6:9, endln:6:12
  |vpiParent:
  \_design: (work@dut)
  |vpiName:net_bit
  |vpiInstance:
  \_design: (work@dut)
  |vpiSigned:1
  |vpiFunction:
  \_function: (my_function), line:3:1, endln:4:12
    |vpiParent:
    \_design: (work@dut)
    |vpiName:my_function
    |vpiMethod:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_bit_var: , line:3:20, endln:3:23
      |vpiTypespec:
      \_bit_typespec: , line:3:20, endln:3:23
        |vpiSigned:1
    |vpiParent:
    \_design: (work@dut)
|vpiTypedef:
\_struct_typespec: (wT), line:22:9, endln:22:15
  |vpiParent:
  \_design: (work@dut)
  |vpiName:wT
  |vpiTypedefAlias:
  \_struct_typespec: (T), line:22:9, endln:22:15
  |vpiInstance:
  \_design: (work@dut)
  |vpiTypespecMember:
  \_typespec_member: (field1), line:23:8, endln:23:14
    |vpiParent:
    \_struct_typespec: (wT), line:22:9, endln:22:15
    |vpiName:field1
    |vpiTypespec:
    \_real_typespec: , line:23:3, endln:23:7
      |vpiParent:
      \_typespec_member: (field1), line:23:8, endln:23:14
    |vpiRefFile:${SURELOG_DIR}/tests/NetType/dut.sv
    |vpiRefLineNo:23
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:23
    |vpiRefEndColumnNo:7
  |vpiTypespecMember:
  \_typespec_member: (field2), line:24:7, endln:24:13
    |vpiParent:
    \_struct_typespec: (wT), line:22:9, endln:22:15
    |vpiName:field2
    |vpiTypespec:
    \_bit_typespec: , line:24:3, endln:24:6
      |vpiParent:
      \_typespec_member: (field2), line:24:7, endln:24:13
      |vpiSigned:1
    |vpiRefFile:${SURELOG_DIR}/tests/NetType/dut.sv
    |vpiRefLineNo:24
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:24
    |vpiRefEndColumnNo:6
|vpiTypedef:
\_struct_typespec: (wTsum), line:22:9, endln:22:15
  |vpiParent:
  \_design: (work@dut)
  |vpiName:wTsum
  |vpiTypedefAlias:
  \_struct_typespec: (T), line:22:9, endln:22:15
  |vpiInstance:
  \_design: (work@dut)
  |vpiTypespecMember:
  \_typespec_member: (field1), line:23:8, endln:23:14
    |vpiParent:
    \_struct_typespec: (wTsum), line:22:9, endln:22:15
    |vpiName:field1
    |vpiTypespec:
    \_real_typespec: , line:23:3, endln:23:7
      |vpiParent:
      \_typespec_member: (field1), line:23:8, endln:23:14
    |vpiRefFile:${SURELOG_DIR}/tests/NetType/dut.sv
    |vpiRefLineNo:23
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:23
    |vpiRefEndColumnNo:7
  |vpiTypespecMember:
  \_typespec_member: (field2), line:24:7, endln:24:13
    |vpiParent:
    \_struct_typespec: (wTsum), line:22:9, endln:22:15
    |vpiName:field2
    |vpiTypespec:
    \_bit_typespec: , line:24:3, endln:24:6
      |vpiParent:
      \_typespec_member: (field2), line:24:7, endln:24:13
      |vpiSigned:1
    |vpiRefFile:${SURELOG_DIR}/tests/NetType/dut.sv
    |vpiRefLineNo:24
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:24
    |vpiRefEndColumnNo:6
  |vpiFunction:
  \_function: (Tsum), line:28:1, endln:32:12
    |vpiParent:
    \_design: (work@dut)
    |vpiName:Tsum
    |vpiMethod:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_struct_var: , line:28:20, endln:28:21
      |vpiTypespec:
      \_struct_typespec: (T), line:22:9, endln:22:15
    |vpiParent:
    \_design: (work@dut)
    |vpiIODecl:
    \_io_decl: (driver), line:28:36, endln:28:42
      |vpiDirection:1
      |vpiName:driver
      |vpiRange:
      \_range: , line:28:42, endln:28:44
        |vpiLeftRange:
        \_constant: , line:28:42, endln:28:43
          |vpiParent:
          \_range: , line:28:42, endln:28:44
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:28:42, endln:28:43
          |vpiParent:
          \_range: , line:28:42, endln:28:44
          |vpiDecompile:unsized
          |STRING:unsized
          |vpiConstType:6
      |vpiTypedef:
      \_struct_typespec: (T), line:22:9, endln:22:15
    |vpiStmt:
    \_begin: (Tsum)
      |vpiParent:
      \_function: (Tsum), line:28:1, endln:32:12
      |vpiFullName:Tsum
      |vpiStmt:
      \_assignment: , line:29:3, endln:29:20
        |vpiParent:
        \_begin: (Tsum)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:29:17, endln:29:20
          |vpiParent:
          \_assignment: , line:29:3, endln:29:20
          |vpiDecompile:0.0
          |vpiSize:64
          |REAL:0.000000
          |vpiConstType:2
        |vpiLhs:
        \_hier_path: (Tsum.field1), line:29:3, endln:29:14
          |vpiParent:
          \_begin: (Tsum)
          |vpiName:Tsum.field1
          |vpiActual:
          \_ref_obj: (Tsum)
            |vpiParent:
            \_hier_path: (Tsum.field1), line:29:3, endln:29:14
            |vpiName:Tsum
            |vpiActual:
            \_struct_var: , line:28:20, endln:28:21
          |vpiActual:
          \_ref_obj: (field1)
            |vpiName:field1
      |vpiStmt:
      \_foreach_stmt: (Tsum), line:30:3, endln:30:10
        |vpiParent:
        \_begin: (Tsum)
        |vpiFullName:Tsum
        |vpiVariables:
        \_ref_var: (Tsum.driver), line:30:12, endln:30:18
          |vpiParent:
          \_foreach_stmt: (Tsum), line:30:3, endln:30:10
          |vpiTypespec:
          \_unsupported_typespec: (driver), line:30:12, endln:30:18
            |vpiName:driver
          |vpiName:driver
          |vpiFullName:Tsum.driver
        |vpiLoopVars:
        \_ref_var: (Tsum.i), line:30:19, endln:30:20
          |vpiParent:
          \_foreach_stmt: (Tsum), line:30:3, endln:30:10
          |vpiTypespec:
          \_unsupported_typespec: (i), line:30:19, endln:30:20
            |vpiParent:
            \_ref_var: (Tsum.i), line:30:19, endln:30:20
            |vpiName:i
          |vpiName:i
          |vpiFullName:Tsum.i
        |vpiStmt:
        \_assignment: , line:31:5, endln:31:36
          |vpiParent:
          \_foreach_stmt: (Tsum), line:30:3, endln:30:10
          |vpiOpType:24
          |vpiBlocking:1
          |vpiRhs:
          \_hier_path: (driver[i].field1), line:31:20, endln:31:36
            |vpiParent:
            \_foreach_stmt: (Tsum), line:30:3, endln:30:10
            |vpiName:driver[i].field1
            |vpiActual:
            \_bit_select: (driver), line:31:20, endln:31:26
              |vpiParent:
              \_ref_obj: (Tsum.driver[i])
                |vpiParent:
                \_hier_path: (driver[i].field1), line:31:20, endln:31:36
                |vpiName:driver[i]
                |vpiFullName:Tsum.driver[i]
              |vpiName:driver
              |vpiIndex:
              \_ref_obj: (Tsum.i), line:31:27, endln:31:28
                |vpiParent:
                \_foreach_stmt: (Tsum), line:30:3, endln:30:10
                |vpiName:i
                |vpiFullName:Tsum.i
                |vpiActual:
                \_ref_var: (Tsum.i), line:30:19, endln:30:20
            |vpiActual:
            \_ref_obj: (field1), line:31:30, endln:31:36
              |vpiName:field1
          |vpiLhs:
          \_hier_path: (Tsum.field1), line:31:5, endln:31:16
            |vpiParent:
            \_foreach_stmt: (Tsum), line:30:3, endln:30:10
            |vpiName:Tsum.field1
            |vpiActual:
            \_ref_obj: (Tsum)
              |vpiParent:
              \_hier_path: (Tsum.field1), line:31:5, endln:31:16
              |vpiName:Tsum
              |vpiActual:
              \_struct_var: , line:28:20, endln:28:21
            |vpiActual:
            \_ref_obj: (field1)
              |vpiName:field1
|vpiTaskFunc:
\_function: (my_function), line:3:1, endln:4:12
|vpiTaskFunc:
\_function: (Tsum), line:28:1, endln:32:12
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NetType/dut.sv, line:11:1, endln:15:10
  |vpiName:work@dut
  |vpiVariables:
  \_real_var: (work@dut.my_real_net), line:13:13, endln:13:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NetType/dut.sv, line:11:1, endln:15:10
    |vpiTypespec:
    \_real_typespec: (my_real), line:9:9, endln:9:13
    |vpiName:my_real_net
    |vpiFullName:work@dut.my_real_net
    |vpiVisibility:1
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/NetType/dut.sv | ${SURELOG_DIR}/build/regression/NetType/roundtrip/dut_000.sv | 10 | 32 |