Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Mar 31 17:46:47 2018
| Host         : eaglesat-p6-2020t running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file interface_control_sets_placed.rpt
| Design       : interface
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------+------------------+------------------+----------------+
|                  Clock Signal                 | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------+------------------+------------------+----------------+
| ~PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2 |               |                  |                1 |              1 |
| ~PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1 |               |                  |                1 |              1 |
| ~PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6 |               |                  |                1 |              1 |
| ~PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5 |               |                  |                1 |              1 |
| ~PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3 |               |                  |                1 |              1 |
| ~PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4 |               |                  |                1 |              1 |
|  PLL_INST/E[0]                                |               | rst_IBUF         |                2 |              6 |
|  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2 |               |                  |                4 |             12 |
|  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1 |               |                  |                5 |             12 |
|  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6 |               |                  |                3 |             12 |
|  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5 |               |                  |                4 |             12 |
|  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3 |               |                  |                6 |             12 |
|  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4 |               |                  |                5 |             12 |
|  train_en_IBUF_BUFG                           |               |                  |               11 |             24 |
|  pix_clk_IBUF_BUFG                            |               |                  |               36 |             60 |
+-----------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 6      |                     1 |
| 12     |                     6 |
| 16+    |                     2 |
+--------+-----------------------+


