<?xml version='1.0'?>
<island simulinkPath='' topLevelEntity='busFabric_DF_fixp16_alu_av_FOC_217ipvmsy06j62696x6g656u0qu5xgbvsfqz'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='h_areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='clk' reset='h_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='clk' reset='h_areset' width='6' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='clk' reset='h_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='clk' reset='h_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='clk' reset='h_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='clk' reset='h_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' highLevelIndex='17' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' highLevelIndex='18' vector='0' complex='0'/>
    <port name='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' stm='' highLevelName='in_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' highLevelIndex='19' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_In_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_In_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_In_x_tpl' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Start_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Start_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Start_x_tpl' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_I_Sat_Limit_cfg_CFG_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_I_Sat_Limit_cfg_CFG_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_I_Sat_Limit_cfg_CFG_x_tpl' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iu_Input_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iu_Input_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iu_Input_x_tpl' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iw_Input_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iw_Input_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iw_Input_x_tpl' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Ki_cfg_CFG_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Ki_cfg_CFG_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Ki_cfg_CFG_x_tpl' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Kp_cfg_CFG_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Kp_cfg_CFG_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Kp_cfg_CFG_x_tpl' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_MaxPWMvalue_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_MaxPWMvalue_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_MaxPWMvalue_x_tpl' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Torque_Input_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Torque_Input_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Torque_Input_x_tpl' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_phi_el_Input_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_phi_el_Input_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_phi_el_Input_x_tpl' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_reset_Input_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_reset_Input_x_tpl' stm='' highLevelName='out_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_reset_Input_x_tpl' highLevelIndex='10' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
