$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:09:29 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module IntervalChainedMulTester $end
   $var wire  1 # clock $end
   $var wire  9 % intervalResult [8:0] $end
   $var wire  1 $ reset $end
   $var wire 14 & uintResult [13:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b010000000 %
b00000010000000 &
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
