#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_000001abee19eeb0 .scope module, "vdcorput_32bit_tb" "vdcorput_32bit_tb" 2 14;
 .timescale -9 -12;
P_000001abedd482a0 .param/l "CLK_PERIOD" 0 2 17, +C4<00000000000000000000000000001010>;
P_000001abedd482d8 .param/l "TEST_SCALE" 0 2 18, +C4<00000000000000000000000000001010>;
v000001abee1cbcf0_0 .var "clk", 0 0;
v000001abee21e9e0_0 .var "expected_value", 31 0;
v000001abee21dcc0_0 .var "pop_enable", 0 0;
v000001abee21eee0_0 .var "reseed_enable", 0 0;
v000001abee21d5e0_0 .var "rst_n", 0 0;
v000001abee21e580_0 .var "seed", 31 0;
v000001abee21e940_0 .var "test_count", 31 0;
v000001abee21ea80_0 .net "valid", 0 0, v000001abee1cb070_0;  1 drivers
v000001abee21dea0_0 .net "vdc_out", 31 0, v000001abee1cb610_0;  1 drivers
E_000001abee1c6af0 .event posedge, v000001abee1cb070_0;
E_000001abee1c6070 .event posedge, v000001abee1cb110_0;
S_000001abee1a6420 .scope module, "dut_base2" "vdcorput_32bit" 2 37, 3 22 0, S_000001abee19eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_000001abedd48120 .param/l "BASE" 0 3 23, +C4<00000000000000000000000000000010>;
P_000001abedd48158 .param/l "SCALE" 0 3 24, +C4<00000000000000000000000000001010>;
L_000001abee260088 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001abee1cbe30_0 .net/2u *"_ivl_0", 31 0, L_000001abee260088;  1 drivers
L_000001abee2600d0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001abee1cb9d0_0 .net/2u *"_ivl_2", 31 0, L_000001abee2600d0;  1 drivers
v000001abee1cb890_0 .net "base_pow_scale", 31 0, L_000001abee21e260;  1 drivers
v000001abee1cb110_0 .net "clk", 0 0, v000001abee1cbcf0_0;  1 drivers
v000001abee1cb2f0_0 .var "count", 31 0;
v000001abee1cb250_0 .net "pop_enable", 0 0, v000001abee21dcc0_0;  1 drivers
v000001abee1cb430_0 .net "reseed_enable", 0 0, v000001abee21eee0_0;  1 drivers
v000001abee1cba70_0 .net "rst_n", 0 0, v000001abee21d5e0_0;  1 drivers
v000001abee1cbc50_0 .net "seed", 31 0, v000001abee21e580_0;  1 drivers
v000001abee1cb070_0 .var "valid", 0 0;
v000001abee1cb610_0 .var "vdc_out", 31 0;
E_000001abee1c60b0/0 .event negedge, v000001abee1cba70_0;
E_000001abee1c60b0/1 .event posedge, v000001abee1cb110_0;
E_000001abee1c60b0 .event/or E_000001abee1c60b0/0, E_000001abee1c60b0/1;
L_000001abee21e260 .ufunc/vec4 TD_vdcorput_32bit_tb.dut_base2.calc_pow, 32, L_000001abee260088, L_000001abee2600d0 (v000001abee1cbed0_0, v000001abee1cb930_0) S_000001abee1a85a0;
S_000001abee1a85a0 .scope autofunction.vec4.s32, "calc_pow" "calc_pow" 3 43, 3 43 0, S_000001abee1a6420;
 .timescale 0 0;
v000001abee1cbed0_0 .var "base_val", 31 0;
; Variable calc_pow is vec4 return value of scope S_000001abee1a85a0
v000001abee1cb930_0 .var "exp_val", 31 0;
v000001abee1cb6b0_0 .var "i", 31 0;
v000001abee1cbf70_0 .var "result", 31 0;
TD_vdcorput_32bit_tb.dut_base2.calc_pow ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001abee1cbf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee1cb6b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001abee1cb6b0_0;
    %load/vec4 v000001abee1cb930_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001abee1cbf70_0;
    %load/vec4 v000001abee1cbed0_0;
    %mul;
    %store/vec4 v000001abee1cbf70_0, 0, 32;
    %load/vec4 v000001abee1cb6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001abee1cb6b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001abee1cbf70_0;
    %ret/vec4 0, 0, 32;  Assign to calc_pow (store_vec4_to_lval)
    %end;
S_000001abee1a8730 .scope autofunction.vec4.s32, "calculate_vdc" "calculate_vdc" 3 84, 3 84 0, S_000001abee1a6420;
 .timescale 0 0;
v000001abee1cb1b0_0 .var "base", 31 0;
; Variable calculate_vdc is vec4 return value of scope S_000001abee1a8730
v000001abee1cb570_0 .var "factor_temp", 31 0;
v000001abee1cbb10_0 .var "k", 31 0;
v000001abee1cb7f0_0 .var "k_temp", 31 0;
v000001abee1cb390_0 .var "remainder", 31 0;
v000001abee1cb4d0_0 .var "scale_factor", 31 0;
v000001abee1cbd90_0 .var "vdc_val", 31 0;
TD_vdcorput_32bit_tb.dut_base2.calculate_vdc ;
    %load/vec4 v000001abee1cbb10_0;
    %store/vec4 v000001abee1cb7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee1cbd90_0, 0, 32;
    %load/vec4 v000001abee1cb4d0_0;
    %store/vec4 v000001abee1cb570_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001abee1cb7f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_1.3, 4;
    %load/vec4 v000001abee1cb570_0;
    %load/vec4 v000001abee1cb1b0_0;
    %div;
    %store/vec4 v000001abee1cb570_0, 0, 32;
    %load/vec4 v000001abee1cb7f0_0;
    %load/vec4 v000001abee1cb1b0_0;
    %mod;
    %store/vec4 v000001abee1cb390_0, 0, 32;
    %load/vec4 v000001abee1cb7f0_0;
    %load/vec4 v000001abee1cb1b0_0;
    %div;
    %store/vec4 v000001abee1cb7f0_0, 0, 32;
    %load/vec4 v000001abee1cbd90_0;
    %load/vec4 v000001abee1cb390_0;
    %load/vec4 v000001abee1cb570_0;
    %mul;
    %add;
    %store/vec4 v000001abee1cbd90_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v000001abee1cbd90_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc (store_vec4_to_lval)
    %end;
    .scope S_000001abee1a6420;
T_2 ;
    %wait E_000001abee1c60b0;
    %load/vec4 v000001abee1cba70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abee1cb2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abee1cb610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abee1cb070_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001abee1cb430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001abee1cbc50_0;
    %assign/vec4 v000001abee1cb2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abee1cb610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abee1cb070_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001abee1cb250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001abee1cb2f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001abee1cb2f0_0, 0;
    %alloc S_000001abee1a8730;
    %load/vec4 v000001abee1cb2f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001abee1cb890_0;
    %store/vec4 v000001abee1cb4d0_0, 0, 32;
    %store/vec4 v000001abee1cb1b0_0, 0, 32;
    %store/vec4 v000001abee1cbb10_0, 0, 32;
    %callf/vec4 TD_vdcorput_32bit_tb.dut_base2.calculate_vdc, S_000001abee1a8730;
    %free S_000001abee1a8730;
    %assign/vec4 v000001abee1cb610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001abee1cb070_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abee1cb070_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001abee19eeb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee1cbcf0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000001abee1cbcf0_0;
    %inv;
    %store/vec4 v000001abee1cbcf0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001abee19eeb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee21e580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee21e940_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21d5e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "=== Van der Corput 32-bit Testbench ===" {0 0 0};
    %vpi_call 2 68 "$display", "Testing base 2 with scale %0d", P_000001abedd482d8 {0 0 0};
    %vpi_call 2 71 "$display", "\012--- Test 1: Basic Sequence Generation ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001abee21e9e0_0, 0, 32;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21dea0_0;
    %load/vec4 v000001abee21e9e0_0;
    %cmp/ne;
    %jmp/0xz  T_4.0, 6;
    %vpi_call 2 79 "$display", "FAIL: Test 1.1 - Expected %0d, got %0d", v000001abee21e9e0_0, v000001abee21dea0_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 81 "$display", "PASS: Test 1.1 - Value %0d", v000001abee21dea0_0 {0 0 0};
T_4.1 ;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001abee21e9e0_0, 0, 32;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21dea0_0;
    %load/vec4 v000001abee21e9e0_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 6;
    %vpi_call 2 86 "$display", "FAIL: Test 1.2 - Expected %0d, got %0d", v000001abee21e9e0_0, v000001abee21dea0_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 88 "$display", "PASS: Test 1.2 - Value %0d", v000001abee21dea0_0 {0 0 0};
T_4.3 ;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v000001abee21e9e0_0, 0, 32;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21dea0_0;
    %load/vec4 v000001abee21e9e0_0;
    %cmp/ne;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 93 "$display", "FAIL: Test 1.3 - Expected %0d, got %0d", v000001abee21e9e0_0, v000001abee21dea0_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 95 "$display", "PASS: Test 1.3 - Value %0d", v000001abee21dea0_0 {0 0 0};
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 101 "$display", "\012--- Test 2: Reseed Functionality ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001abee21e580_0, 0, 32;
    %wait E_000001abee1c6070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %pushi/vec4 832, 0, 32;
    %store/vec4 v000001abee21e9e0_0, 0, 32;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21dea0_0;
    %load/vec4 v000001abee21e9e0_0;
    %cmp/ne;
    %jmp/0xz  T_4.6, 6;
    %vpi_call 2 113 "$display", "FAIL: Test 2.1 - Expected %0d after reseed, got %0d", v000001abee21e9e0_0, v000001abee21dea0_0 {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 115 "$display", "PASS: Test 2.1 - Reseed value %0d", v000001abee21dea0_0 {0 0 0};
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 121 "$display", "\012--- Test 3: Edge Cases ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee21e580_0, 0, 32;
    %wait E_000001abee1c6070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001abee21e9e0_0, 0, 32;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21dea0_0;
    %load/vec4 v000001abee21e9e0_0;
    %cmp/ne;
    %jmp/0xz  T_4.8, 6;
    %vpi_call 2 133 "$display", "FAIL: Test 3.1 - Expected %0d for first value, got %0d", v000001abee21e9e0_0, v000001abee21dea0_0 {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 135 "$display", "PASS: Test 3.1 - First value %0d", v000001abee21dea0_0 {0 0 0};
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 141 "$display", "\012--- Test 4: Sequence Consistency ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee21e580_0, 0, 32;
    %wait E_000001abee1c6070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee21e940_0, 0, 32;
T_4.10 ;
    %load/vec4 v000001abee21e940_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_4.11, 5;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21e940_0;
    %addi 1, 0, 32;
    %vpi_call 2 152 "$display", "Value %0d: %0d", S<0,vec4,u32>, v000001abee21dea0_0 {1 0 0};
    %load/vec4 v000001abee21e940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001abee21e940_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 159 "$display", "\012--- Test 5: Larger Values ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001abee21e580_0, 0, 32;
    %wait E_000001abee1c6070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abee21e940_0, 0, 32;
T_4.12 ;
    %load/vec4 v000001abee21e940_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_4.13, 5;
    %wait E_000001abee1c6af0;
    %load/vec4 v000001abee21e940_0;
    %addi 1, 0, 32;
    %vpi_call 2 169 "$display", "Large value %0d: %0d", S<0,vec4,u32>, v000001abee21dea0_0 {1 0 0};
    %load/vec4 v000001abee21e940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001abee21e940_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abee21dcc0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 175 "$display", "\012=== All Tests Completed ===" {0 0 0};
    %vpi_call 2 176 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001abee19eeb0;
T_5 ;
    %delay 10000000, 0;
    %vpi_call 2 182 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001abee19eeb0;
T_6 ;
    %vpi_call 2 188 "$monitor", "Time %0t: pop_enable=%b, reseed_enable=%b, vdc_out=%0d, valid=%b", $time, v000001abee21dcc0_0, v000001abee21eee0_0, v000001abee21dea0_0, v000001abee21ea80_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "vdcorput_32bit_tb.sv";
    "vdcorput_32bit.sv";
