# Reading pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:49 on Jul 13,2024
# vlog -reportprogress 300 tb.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:59:49 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 09:59:49 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb.v(37)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 37
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sreen/OneDrive/Desktop/Verilog_projects/verilog_project/session_04/FIFO/wave.do
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:18 on Jul 13,2024
# vlog -reportprogress 300 tb.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:05:18 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:05:30 on Jul 13,2024, Elapsed time: 0:05:41
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:05:30 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb.v(40)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 40
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:49 on Jul 13,2024
# vlog -reportprogress 300 tb.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:07:49 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:07:55 on Jul 13,2024, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:07:55 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb.v(48)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 48
# Paste insertion failed: C:/Users/sreen/OneDrive/Desktop/Verilog_projects/verilog_project/session_03/FIFO: Unrecognized dataset prefix: C
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sreen/OneDrive/Desktop/Verilog_projects/verilog_project/session_04/FIFO/wave.do
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:12:11 on Jul 13,2024
# vlog -reportprogress 300 tb.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:12:11 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:12:40 on Jul 13,2024, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:12:40 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb.v(48)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:14:15 on Jul 13,2024
# vlog -reportprogress 300 tb.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:14:15 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:14:20 on Jul 13,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:14:20 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb.v(48)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:56 on Jul 13,2024
# vlog -reportprogress 300 tb.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:20:56 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:59 on Jul 13,2024, Elapsed time: 0:06:39
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:20:59 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb.v(48)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:29 on Jul 13,2024
# vlog -reportprogress 300 tb1.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:21:29 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:21:33 on Jul 13,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:21:33 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb1.v(66)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb1.v line 66
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:45 on Jul 13,2024
# vlog -reportprogress 300 tb1.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:22:45 on Jul 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:22:56 on Jul 13,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:22:56 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Note: $finish    : tb1.v(67)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb1.v line 67
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:30:18 on Jul 13,2024
# vlog -reportprogress 300 tb2.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:30:19 on Jul 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:30:27 on Jul 13,2024, Elapsed time: 0:07:31
# Errors: 0, Warnings: 0
# vsim tb "+testcase=full_write_read" 
# Start time: 10:30:27 on Jul 13,2024
# Loading work.tb
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: tb2.v Line: 31
# ** Note: $finish    : tb2.v(84)
#    Time: 500 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb2.v line 84
# End time: 11:37:52 on Jul 13,2024, Elapsed time: 1:07:25
# Errors: 0, Warnings: 1
