INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:18:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 buffer115/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer116/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.908ns (14.110%)  route 5.527ns (85.890%))
  Logic Levels:           14  (LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2439, unset)         0.508     0.508    buffer115/clk
                         FDRE                                         r  buffer115/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer115/dataReg_reg[4]/Q
                         net (fo=4, unplaced)         0.440     1.174    buffer115/control/Memory_reg[0][5][4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.293 r  buffer115/control/outputValid_i_7__3/O
                         net (fo=2, unplaced)         0.716     2.009    buffer115/control/outputValid_i_7__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.052 f  buffer115/control/outputValid_i_5__5/O
                         net (fo=32, unplaced)        0.448     2.500    buffer160/fifo/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     2.543 r  buffer160/fifo/outputValid_i_4__3/O
                         net (fo=18, unplaced)        0.301     2.844    buffer160/fifo/fork68_outs_1_valid
                         LUT3 (Prop_lut3_I0_O)        0.043     2.887 r  buffer160/fifo/fullReg_i_3__24/O
                         net (fo=20, unplaced)        0.304     3.191    fork31/control/generateBlocks[2].regblock/transmitValue_i_2__56
                         LUT3 (Prop_lut3_I1_O)        0.043     3.234 f  fork31/control/generateBlocks[2].regblock/transmitValue_i_3__55/O
                         net (fo=5, unplaced)         0.405     3.639    buffer89/fifo/outputValid_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     3.682 f  buffer89/fifo/outputValid_i_2__0/O
                         net (fo=2, unplaced)         0.255     3.937    fork69/control/generateBlocks[2].regblock/transmitValue_i_4__41_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.980 f  fork69/control/generateBlocks[2].regblock/transmitValue_i_6__5/O
                         net (fo=1, unplaced)         0.705     4.685    fork68/control/generateBlocks[1].regblock/transmitValue_reg_15
                         LUT6 (Prop_lut6_I1_O)        0.043     4.728 r  fork68/control/generateBlocks[1].regblock/transmitValue_i_4__41/O
                         net (fo=4, unplaced)         0.246     4.974    fork68/control/generateBlocks[1].regblock/transmitValue_i_4__41_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.017 f  fork68/control/generateBlocks[1].regblock/transmitValue_i_5__6/O
                         net (fo=3, unplaced)         0.240     5.257    fork67/control/generateBlocks[7].regblock/transmitValue_i_4__40_0[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.300 f  fork67/control/generateBlocks[7].regblock/Memory[0][5]_i_9__0/O
                         net (fo=1, unplaced)         0.244     5.544    fork65/control/generateBlocks[2].regblock/Memory[0][5]_i_2__0_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.587 f  fork65/control/generateBlocks[2].regblock/Memory[0][5]_i_4/O
                         net (fo=1, unplaced)         0.377     5.964    fork65/control/generateBlocks[4].regblock/Memory_reg[0][1][0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.007 f  fork65/control/generateBlocks[4].regblock/Memory[0][5]_i_2__0/O
                         net (fo=6, unplaced)         0.276     6.283    buffer116/control/anyBlockStop
                         LUT5 (Prop_lut5_I0_O)        0.043     6.326 r  buffer116/control/fullReg_i_3__12/O
                         net (fo=12, unplaced)        0.292     6.618    buffer106/control/transmitValue_reg_5
                         LUT5 (Prop_lut5_I2_O)        0.047     6.665 r  buffer106/control/outs[5]_i_1__3/O
                         net (fo=6, unplaced)         0.278     6.943    buffer116/E[0]
                         FDRE                                         r  buffer116/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2439, unset)         0.483    15.183    buffer116/clk
                         FDRE                                         r  buffer116/outs_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    buffer116/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  8.012    




