<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='208' type='380'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='207'>/// Combined add and sub on an FP vector.</doc>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='15271' c='_ZN12_GLOBAL__N_111X86FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='285152' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='285152' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86IntrinsicsInfo.h' l='342'/>
<use f='llvm/llvm/lib/Target/X86/X86IntrinsicsInfo.h' l='343'/>
<use f='llvm/llvm/lib/Target/X86/X86IntrinsicsInfo.h' l='1084'/>
<use f='llvm/llvm/lib/Target/X86/X86IntrinsicsInfo.h' l='1085'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9562' u='r' c='_ZL23lowerToAddSubOrFMAddSubPKN4llvm17BuildVectorSDNodeERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31224' c='_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37764' u='r' c='_ZL32combineShuffleToAddSubOrFMAddSubPN4llvm6SDNodeERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
