<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro pads_bank0.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro pads_bank0.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae8678824d801be75387cfb3e78b6f0f4" id="r_ae8678824d801be75387cfb3e78b6f0f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8678824d801be75387cfb3e78b6f0f4">PADS_BANK0_GPIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ae8678824d801be75387cfb3e78b6f0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c8bab97ca35c8bc4e8da48bb522c5d" id="r_a02c8bab97ca35c8bc4e8da48bb522c5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a02c8bab97ca35c8bc4e8da48bb522c5d">PADS_BANK0_GPIO0_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a02c8bab97ca35c8bc4e8da48bb522c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af42a92fff9ba923136bc0fbfe87ed1" id="r_a8af42a92fff9ba923136bc0fbfe87ed1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8af42a92fff9ba923136bc0fbfe87ed1">PADS_BANK0_GPIO0_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a8af42a92fff9ba923136bc0fbfe87ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420ba43adfde332eb89ed4713dfc5080" id="r_a420ba43adfde332eb89ed4713dfc5080"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a420ba43adfde332eb89ed4713dfc5080">PADS_BANK0_GPIO0_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a420ba43adfde332eb89ed4713dfc5080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893fe09a6b35593d7cf8e97343ab19ca" id="r_a893fe09a6b35593d7cf8e97343ab19ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a893fe09a6b35593d7cf8e97343ab19ca">PADS_BANK0_GPIO0_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a893fe09a6b35593d7cf8e97343ab19ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab6722f1349341723ca0ec1d51c0044" id="r_afab6722f1349341723ca0ec1d51c0044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afab6722f1349341723ca0ec1d51c0044">PADS_BANK0_GPIO0_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afab6722f1349341723ca0ec1d51c0044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6553fe5b34cc6af7b55b16b4357d7000" id="r_a6553fe5b34cc6af7b55b16b4357d7000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6553fe5b34cc6af7b55b16b4357d7000">PADS_BANK0_GPIO0_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a6553fe5b34cc6af7b55b16b4357d7000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475727bbce2d9bf3a57624d071323ff9" id="r_a475727bbce2d9bf3a57624d071323ff9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a475727bbce2d9bf3a57624d071323ff9">PADS_BANK0_GPIO0_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a475727bbce2d9bf3a57624d071323ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e9ab5e4ff4baf75578e632040f8484" id="r_a85e9ab5e4ff4baf75578e632040f8484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a85e9ab5e4ff4baf75578e632040f8484">PADS_BANK0_GPIO0_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a85e9ab5e4ff4baf75578e632040f8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2270a30724ad3938ddb32468fbe8d2" id="r_aae2270a30724ad3938ddb32468fbe8d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aae2270a30724ad3938ddb32468fbe8d2">PADS_BANK0_GPIO0_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aae2270a30724ad3938ddb32468fbe8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a355dff15df8edb6b470e5f5e07c5" id="r_ae42a355dff15df8edb6b470e5f5e07c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae42a355dff15df8edb6b470e5f5e07c5">PADS_BANK0_GPIO0_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae42a355dff15df8edb6b470e5f5e07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4d9aad7786d1128f34b044def4bad7" id="r_afc4d9aad7786d1128f34b044def4bad7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc4d9aad7786d1128f34b044def4bad7">PADS_BANK0_GPIO0_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:afc4d9aad7786d1128f34b044def4bad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23514a577f2de27917b559c139b02a3b" id="r_a23514a577f2de27917b559c139b02a3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23514a577f2de27917b559c139b02a3b">PADS_BANK0_GPIO0_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a23514a577f2de27917b559c139b02a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7602733dbbe5ae103bbb013c7511fb32" id="r_a7602733dbbe5ae103bbb013c7511fb32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7602733dbbe5ae103bbb013c7511fb32">PADS_BANK0_GPIO0_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7602733dbbe5ae103bbb013c7511fb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58325a8e97197ce03c630e816a91aafa" id="r_a58325a8e97197ce03c630e816a91aafa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a58325a8e97197ce03c630e816a91aafa">PADS_BANK0_GPIO0_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a58325a8e97197ce03c630e816a91aafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac82efa27897837a41a499fe0b7f5c7" id="r_abac82efa27897837a41a499fe0b7f5c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abac82efa27897837a41a499fe0b7f5c7">PADS_BANK0_GPIO0_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abac82efa27897837a41a499fe0b7f5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad860b622a4116a17d382f9a83482b372" id="r_ad860b622a4116a17d382f9a83482b372"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad860b622a4116a17d382f9a83482b372">PADS_BANK0_GPIO0_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ad860b622a4116a17d382f9a83482b372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafebc65716ef55524f560297b903f75" id="r_aeafebc65716ef55524f560297b903f75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeafebc65716ef55524f560297b903f75">PADS_BANK0_GPIO0_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aeafebc65716ef55524f560297b903f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77051a138fe19215a3c2eb872a59c38" id="r_ad77051a138fe19215a3c2eb872a59c38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad77051a138fe19215a3c2eb872a59c38">PADS_BANK0_GPIO0_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ad77051a138fe19215a3c2eb872a59c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8206749c706b595b90a8ea5067a24595" id="r_a8206749c706b595b90a8ea5067a24595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8206749c706b595b90a8ea5067a24595">PADS_BANK0_GPIO0_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8206749c706b595b90a8ea5067a24595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1cfd9902add447deeddeb9b2279302" id="r_abd1cfd9902add447deeddeb9b2279302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd1cfd9902add447deeddeb9b2279302">PADS_BANK0_GPIO0_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abd1cfd9902add447deeddeb9b2279302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8034ee8ee3e96d22d2d13ff75064121" id="r_ab8034ee8ee3e96d22d2d13ff75064121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab8034ee8ee3e96d22d2d13ff75064121">PADS_BANK0_GPIO0_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ab8034ee8ee3e96d22d2d13ff75064121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bf755d4c09bbee94a2aad502f3aa92" id="r_a00bf755d4c09bbee94a2aad502f3aa92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a00bf755d4c09bbee94a2aad502f3aa92">PADS_BANK0_GPIO0_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a00bf755d4c09bbee94a2aad502f3aa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e07dcfa1a1a5a7ef31509766c4bc0db" id="r_a3e07dcfa1a1a5a7ef31509766c4bc0db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e07dcfa1a1a5a7ef31509766c4bc0db">PADS_BANK0_GPIO0_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3e07dcfa1a1a5a7ef31509766c4bc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97ac1fa6ffc137bebd5067ea79079a3" id="r_ad97ac1fa6ffc137bebd5067ea79079a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad97ac1fa6ffc137bebd5067ea79079a3">PADS_BANK0_GPIO0_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad97ac1fa6ffc137bebd5067ea79079a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc255b564c671e0b5c41641a9a7488c" id="r_aabc255b564c671e0b5c41641a9a7488c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aabc255b564c671e0b5c41641a9a7488c">PADS_BANK0_GPIO0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aabc255b564c671e0b5c41641a9a7488c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd17f8ba54dc933e0e4be1aec6f7176d" id="r_acd17f8ba54dc933e0e4be1aec6f7176d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd17f8ba54dc933e0e4be1aec6f7176d">PADS_BANK0_GPIO0_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd17f8ba54dc933e0e4be1aec6f7176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b5d0b14770c8f840e27eb225005e8b" id="r_ab8b5d0b14770c8f840e27eb225005e8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab8b5d0b14770c8f840e27eb225005e8b">PADS_BANK0_GPIO0_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab8b5d0b14770c8f840e27eb225005e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe691e5296d85c5b9e26da68da7c8b2" id="r_aefe691e5296d85c5b9e26da68da7c8b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aefe691e5296d85c5b9e26da68da7c8b2">PADS_BANK0_GPIO0_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aefe691e5296d85c5b9e26da68da7c8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fdb4035e006c4c086b5e3a73507b6e" id="r_af7fdb4035e006c4c086b5e3a73507b6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7fdb4035e006c4c086b5e3a73507b6e">PADS_BANK0_GPIO0_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:af7fdb4035e006c4c086b5e3a73507b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0dc131146d98f339be3192eed48e6d0" id="r_ac0dc131146d98f339be3192eed48e6d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac0dc131146d98f339be3192eed48e6d0">PADS_BANK0_GPIO0_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac0dc131146d98f339be3192eed48e6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff33db19bb7dcd57fd47a651a6a85f3b" id="r_aff33db19bb7dcd57fd47a651a6a85f3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff33db19bb7dcd57fd47a651a6a85f3b">PADS_BANK0_GPIO0_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aff33db19bb7dcd57fd47a651a6a85f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580eeee34c1bd4761c0bb8082c71fed7" id="r_a580eeee34c1bd4761c0bb8082c71fed7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a580eeee34c1bd4761c0bb8082c71fed7">PADS_BANK0_GPIO0_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a580eeee34c1bd4761c0bb8082c71fed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094224253c6078ba8fbc1ae6a7f63f79" id="r_a094224253c6078ba8fbc1ae6a7f63f79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a094224253c6078ba8fbc1ae6a7f63f79">PADS_BANK0_GPIO0_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a094224253c6078ba8fbc1ae6a7f63f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab130834c3951fff19b0b1cc4031b49c4" id="r_ab130834c3951fff19b0b1cc4031b49c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab130834c3951fff19b0b1cc4031b49c4">PADS_BANK0_GPIO0_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab130834c3951fff19b0b1cc4031b49c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c55658450dad43e09980da86c5a8d5" id="r_ab5c55658450dad43e09980da86c5a8d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5c55658450dad43e09980da86c5a8d5">PADS_BANK0_GPIO0_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5c55658450dad43e09980da86c5a8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23ad9ee76b37b52d45d7f6cfa97e74c" id="r_ae23ad9ee76b37b52d45d7f6cfa97e74c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae23ad9ee76b37b52d45d7f6cfa97e74c">PADS_BANK0_GPIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ae23ad9ee76b37b52d45d7f6cfa97e74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae761cb7103bc9ce380482615cc5d7052" id="r_ae761cb7103bc9ce380482615cc5d7052"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae761cb7103bc9ce380482615cc5d7052">PADS_BANK0_GPIO0_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae761cb7103bc9ce380482615cc5d7052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d9f43d453efa0392d27b4359d1e589" id="r_a24d9f43d453efa0392d27b4359d1e589"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a24d9f43d453efa0392d27b4359d1e589">PADS_BANK0_GPIO0_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a24d9f43d453efa0392d27b4359d1e589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0990abfe600c7397b2059785eff296" id="r_a6e0990abfe600c7397b2059785eff296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6e0990abfe600c7397b2059785eff296">PADS_BANK0_GPIO0_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6e0990abfe600c7397b2059785eff296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bddb735cdcb6d3ef8798942e135044" id="r_aa8bddb735cdcb6d3ef8798942e135044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa8bddb735cdcb6d3ef8798942e135044">PADS_BANK0_GPIO0_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa8bddb735cdcb6d3ef8798942e135044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3216d258805cc85fc69185c76d82747f" id="r_a3216d258805cc85fc69185c76d82747f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3216d258805cc85fc69185c76d82747f">PADS_BANK0_GPIO0_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3216d258805cc85fc69185c76d82747f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5f05efe7c094976e8e25e3cc07d2c5" id="r_a9f5f05efe7c094976e8e25e3cc07d2c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f5f05efe7c094976e8e25e3cc07d2c5">PADS_BANK0_GPIO0_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9f5f05efe7c094976e8e25e3cc07d2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac39474f05ae711245e29c929bf29ee" id="r_a4ac39474f05ae711245e29c929bf29ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ac39474f05ae711245e29c929bf29ee">PADS_BANK0_GPIO0_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4ac39474f05ae711245e29c929bf29ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d8132f37a04990bbb718a00b34311c" id="r_ae1d8132f37a04990bbb718a00b34311c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1d8132f37a04990bbb718a00b34311c">PADS_BANK0_GPIO0_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae1d8132f37a04990bbb718a00b34311c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b082f75b7a1a7ceadb0d655ca90469" id="r_ae0b082f75b7a1a7ceadb0d655ca90469"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0b082f75b7a1a7ceadb0d655ca90469">PADS_BANK0_GPIO0_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae0b082f75b7a1a7ceadb0d655ca90469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438c682a9610373172d6204dc956e089" id="r_a438c682a9610373172d6204dc956e089"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a438c682a9610373172d6204dc956e089">PADS_BANK0_GPIO0_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a438c682a9610373172d6204dc956e089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3412e8adb5467e840834ba4d8930e688" id="r_a3412e8adb5467e840834ba4d8930e688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3412e8adb5467e840834ba4d8930e688">PADS_BANK0_GPIO10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a3412e8adb5467e840834ba4d8930e688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d38474f5630980cc0ce628bd4319d56" id="r_a9d38474f5630980cc0ce628bd4319d56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d38474f5630980cc0ce628bd4319d56">PADS_BANK0_GPIO10_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9d38474f5630980cc0ce628bd4319d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec0b10434f135a262069736940f8a3b" id="r_a9ec0b10434f135a262069736940f8a3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ec0b10434f135a262069736940f8a3b">PADS_BANK0_GPIO10_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a9ec0b10434f135a262069736940f8a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4182048c667c7c9f10b2c6b846c9a0" id="r_aca4182048c667c7c9f10b2c6b846c9a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aca4182048c667c7c9f10b2c6b846c9a0">PADS_BANK0_GPIO10_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aca4182048c667c7c9f10b2c6b846c9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd2d6a63b21d1fecc4352590cde547b" id="r_aecd2d6a63b21d1fecc4352590cde547b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aecd2d6a63b21d1fecc4352590cde547b">PADS_BANK0_GPIO10_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aecd2d6a63b21d1fecc4352590cde547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5393b9894ef393b06401f20c3a6a305d" id="r_a5393b9894ef393b06401f20c3a6a305d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5393b9894ef393b06401f20c3a6a305d">PADS_BANK0_GPIO10_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5393b9894ef393b06401f20c3a6a305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88fb26db5cae4bfb0af6a370d555224" id="r_ab88fb26db5cae4bfb0af6a370d555224"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab88fb26db5cae4bfb0af6a370d555224">PADS_BANK0_GPIO10_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ab88fb26db5cae4bfb0af6a370d555224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390933dc1f2b58e8ca52f9673b7fc0c1" id="r_a390933dc1f2b58e8ca52f9673b7fc0c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a390933dc1f2b58e8ca52f9673b7fc0c1">PADS_BANK0_GPIO10_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a390933dc1f2b58e8ca52f9673b7fc0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05191b52869e6b4975998881357f90b" id="r_ad05191b52869e6b4975998881357f90b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad05191b52869e6b4975998881357f90b">PADS_BANK0_GPIO10_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad05191b52869e6b4975998881357f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d20eca3706be6354f26f493f28661f2" id="r_a4d20eca3706be6354f26f493f28661f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4d20eca3706be6354f26f493f28661f2">PADS_BANK0_GPIO10_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4d20eca3706be6354f26f493f28661f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b54b9e72876ebc22a8143597b247aed" id="r_a7b54b9e72876ebc22a8143597b247aed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7b54b9e72876ebc22a8143597b247aed">PADS_BANK0_GPIO10_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7b54b9e72876ebc22a8143597b247aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c44e4b6026c6008e787012a80a99940" id="r_a7c44e4b6026c6008e787012a80a99940"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c44e4b6026c6008e787012a80a99940">PADS_BANK0_GPIO10_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a7c44e4b6026c6008e787012a80a99940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841424e3f1724926884edb4fcc81f60f" id="r_a841424e3f1724926884edb4fcc81f60f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a841424e3f1724926884edb4fcc81f60f">PADS_BANK0_GPIO10_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a841424e3f1724926884edb4fcc81f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85621c1aef26b583d3971db32f460dd8" id="r_a85621c1aef26b583d3971db32f460dd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a85621c1aef26b583d3971db32f460dd8">PADS_BANK0_GPIO10_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a85621c1aef26b583d3971db32f460dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e628ab394bd0726c6bb966a32aabee" id="r_a72e628ab394bd0726c6bb966a32aabee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a72e628ab394bd0726c6bb966a32aabee">PADS_BANK0_GPIO10_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a72e628ab394bd0726c6bb966a32aabee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7db0fa9243729971696de4830002e3" id="r_a2d7db0fa9243729971696de4830002e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2d7db0fa9243729971696de4830002e3">PADS_BANK0_GPIO10_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2d7db0fa9243729971696de4830002e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d21afdc4bb091dcbb0cbcc414ca94eb" id="r_a0d21afdc4bb091dcbb0cbcc414ca94eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0d21afdc4bb091dcbb0cbcc414ca94eb">PADS_BANK0_GPIO10_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a0d21afdc4bb091dcbb0cbcc414ca94eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e402a96fcf6060d95adeb6e549261e" id="r_ac8e402a96fcf6060d95adeb6e549261e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac8e402a96fcf6060d95adeb6e549261e">PADS_BANK0_GPIO10_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac8e402a96fcf6060d95adeb6e549261e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53918317496d550787853cb53f22e8b" id="r_ae53918317496d550787853cb53f22e8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae53918317496d550787853cb53f22e8b">PADS_BANK0_GPIO10_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae53918317496d550787853cb53f22e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844f4a311d0a202412bcfda609254eb3" id="r_a844f4a311d0a202412bcfda609254eb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a844f4a311d0a202412bcfda609254eb3">PADS_BANK0_GPIO10_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a844f4a311d0a202412bcfda609254eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4887044ff6fb6a529658cfd7af19711b" id="r_a4887044ff6fb6a529658cfd7af19711b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4887044ff6fb6a529658cfd7af19711b">PADS_BANK0_GPIO10_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4887044ff6fb6a529658cfd7af19711b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d030a6d338b590739435a3d6bd625b" id="r_a40d030a6d338b590739435a3d6bd625b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40d030a6d338b590739435a3d6bd625b">PADS_BANK0_GPIO10_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a40d030a6d338b590739435a3d6bd625b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ef8311daaf7a76ccfe2d61d067ce21" id="r_a11ef8311daaf7a76ccfe2d61d067ce21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a11ef8311daaf7a76ccfe2d61d067ce21">PADS_BANK0_GPIO10_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a11ef8311daaf7a76ccfe2d61d067ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa89704aef56f8719234d847a3e774d8" id="r_aaa89704aef56f8719234d847a3e774d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaa89704aef56f8719234d847a3e774d8">PADS_BANK0_GPIO10_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aaa89704aef56f8719234d847a3e774d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9da1380e919c632c188b3ece381ccaa" id="r_ab9da1380e919c632c188b3ece381ccaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab9da1380e919c632c188b3ece381ccaa">PADS_BANK0_GPIO10_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab9da1380e919c632c188b3ece381ccaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e46c8c7d6b3a27021c5ceecb2a1428d" id="r_a4e46c8c7d6b3a27021c5ceecb2a1428d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e46c8c7d6b3a27021c5ceecb2a1428d">PADS_BANK0_GPIO10_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:a4e46c8c7d6b3a27021c5ceecb2a1428d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af07e968ea2a40bf1adc87e0ac3690f" id="r_a3af07e968ea2a40bf1adc87e0ac3690f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3af07e968ea2a40bf1adc87e0ac3690f">PADS_BANK0_GPIO10_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3af07e968ea2a40bf1adc87e0ac3690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e73ce3a0626905edc79c3d548e7117" id="r_a94e73ce3a0626905edc79c3d548e7117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a94e73ce3a0626905edc79c3d548e7117">PADS_BANK0_GPIO10_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a94e73ce3a0626905edc79c3d548e7117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4844d4492439f0a08e57bcbfca8b847" id="r_ae4844d4492439f0a08e57bcbfca8b847"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4844d4492439f0a08e57bcbfca8b847">PADS_BANK0_GPIO10_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae4844d4492439f0a08e57bcbfca8b847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fe8c5412c9ffba1f7a2255aae074cc" id="r_ab8fe8c5412c9ffba1f7a2255aae074cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab8fe8c5412c9ffba1f7a2255aae074cc">PADS_BANK0_GPIO10_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab8fe8c5412c9ffba1f7a2255aae074cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e36b5345158ef25b87da1889c07f4d" id="r_a19e36b5345158ef25b87da1889c07f4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19e36b5345158ef25b87da1889c07f4d">PADS_BANK0_GPIO10_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a19e36b5345158ef25b87da1889c07f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affafdb60fa313a73eba50ce2b5e97798" id="r_affafdb60fa313a73eba50ce2b5e97798"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#affafdb60fa313a73eba50ce2b5e97798">PADS_BANK0_GPIO10_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:affafdb60fa313a73eba50ce2b5e97798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fdb4df9d03fbb6562091959a510733" id="r_a69fdb4df9d03fbb6562091959a510733"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a69fdb4df9d03fbb6562091959a510733">PADS_BANK0_GPIO10_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a69fdb4df9d03fbb6562091959a510733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdfcd4102464d648a031dc62fcf5f33" id="r_a9bdfcd4102464d648a031dc62fcf5f33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9bdfcd4102464d648a031dc62fcf5f33">PADS_BANK0_GPIO10_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9bdfcd4102464d648a031dc62fcf5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24927ef7a28f1203209c04a039e18cc5" id="r_a24927ef7a28f1203209c04a039e18cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a24927ef7a28f1203209c04a039e18cc5">PADS_BANK0_GPIO10_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a24927ef7a28f1203209c04a039e18cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d82a0b374f71b0f8a987ff5b39a3ae" id="r_a20d82a0b374f71b0f8a987ff5b39a3ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20d82a0b374f71b0f8a987ff5b39a3ae">PADS_BANK0_GPIO10_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a20d82a0b374f71b0f8a987ff5b39a3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d127b4133a0cc3671bd63e72ffd48f2" id="r_a9d127b4133a0cc3671bd63e72ffd48f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d127b4133a0cc3671bd63e72ffd48f2">PADS_BANK0_GPIO10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a9d127b4133a0cc3671bd63e72ffd48f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6e79fe4f6f3fe08294ff511a048827" id="r_a7e6e79fe4f6f3fe08294ff511a048827"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e6e79fe4f6f3fe08294ff511a048827">PADS_BANK0_GPIO10_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7e6e79fe4f6f3fe08294ff511a048827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84da74d50f6edb2b50a86a471360a8fa" id="r_a84da74d50f6edb2b50a86a471360a8fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a84da74d50f6edb2b50a86a471360a8fa">PADS_BANK0_GPIO10_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a84da74d50f6edb2b50a86a471360a8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae404cc4488d276604f687cb09a09c7d0" id="r_ae404cc4488d276604f687cb09a09c7d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae404cc4488d276604f687cb09a09c7d0">PADS_BANK0_GPIO10_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae404cc4488d276604f687cb09a09c7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3401e0a5a0860444a2cdded6f79bc41b" id="r_a3401e0a5a0860444a2cdded6f79bc41b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3401e0a5a0860444a2cdded6f79bc41b">PADS_BANK0_GPIO10_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3401e0a5a0860444a2cdded6f79bc41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42913dc257c93f0d1dbd734e8d39be00" id="r_a42913dc257c93f0d1dbd734e8d39be00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a42913dc257c93f0d1dbd734e8d39be00">PADS_BANK0_GPIO10_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a42913dc257c93f0d1dbd734e8d39be00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7427299b98ca63e9578765939f48cc1a" id="r_a7427299b98ca63e9578765939f48cc1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7427299b98ca63e9578765939f48cc1a">PADS_BANK0_GPIO10_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7427299b98ca63e9578765939f48cc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c03e7b827f414d368572253a5f4a7bb" id="r_a9c03e7b827f414d368572253a5f4a7bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c03e7b827f414d368572253a5f4a7bb">PADS_BANK0_GPIO10_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9c03e7b827f414d368572253a5f4a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9dfb1f7783036ff119bbe24698b542" id="r_a2d9dfb1f7783036ff119bbe24698b542"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2d9dfb1f7783036ff119bbe24698b542">PADS_BANK0_GPIO10_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2d9dfb1f7783036ff119bbe24698b542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe15d17c4b6fcf612c25f564a373fd7" id="r_a3fe15d17c4b6fcf612c25f564a373fd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3fe15d17c4b6fcf612c25f564a373fd7">PADS_BANK0_GPIO10_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3fe15d17c4b6fcf612c25f564a373fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff32c893f5216caf37798c6a0974f5b0" id="r_aff32c893f5216caf37798c6a0974f5b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff32c893f5216caf37798c6a0974f5b0">PADS_BANK0_GPIO10_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff32c893f5216caf37798c6a0974f5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e44b314b1c1a888b0843641caf2a69f" id="r_a3e44b314b1c1a888b0843641caf2a69f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e44b314b1c1a888b0843641caf2a69f">PADS_BANK0_GPIO11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a3e44b314b1c1a888b0843641caf2a69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0e1e06cf6fba86754d75a97d33ebc6" id="r_a2f0e1e06cf6fba86754d75a97d33ebc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2f0e1e06cf6fba86754d75a97d33ebc6">PADS_BANK0_GPIO11_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2f0e1e06cf6fba86754d75a97d33ebc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9038c2000d99f1958b355ed4b3a6cc65" id="r_a9038c2000d99f1958b355ed4b3a6cc65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9038c2000d99f1958b355ed4b3a6cc65">PADS_BANK0_GPIO11_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a9038c2000d99f1958b355ed4b3a6cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7953c9ead9d6b02c9065cf0abc855ff" id="r_ab7953c9ead9d6b02c9065cf0abc855ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab7953c9ead9d6b02c9065cf0abc855ff">PADS_BANK0_GPIO11_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab7953c9ead9d6b02c9065cf0abc855ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d43fb74df8dfe1de107f8a86c70ce54" id="r_a1d43fb74df8dfe1de107f8a86c70ce54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d43fb74df8dfe1de107f8a86c70ce54">PADS_BANK0_GPIO11_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a1d43fb74df8dfe1de107f8a86c70ce54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c8adac8a57440454b5926da4d02404" id="r_a71c8adac8a57440454b5926da4d02404"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71c8adac8a57440454b5926da4d02404">PADS_BANK0_GPIO11_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a71c8adac8a57440454b5926da4d02404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a28fff0a77a1c06a1a677e32ba690f" id="r_a79a28fff0a77a1c06a1a677e32ba690f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79a28fff0a77a1c06a1a677e32ba690f">PADS_BANK0_GPIO11_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a79a28fff0a77a1c06a1a677e32ba690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae61adb0dddccd3022230dc6ca8f193b" id="r_aae61adb0dddccd3022230dc6ca8f193b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aae61adb0dddccd3022230dc6ca8f193b">PADS_BANK0_GPIO11_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae61adb0dddccd3022230dc6ca8f193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949d662a6d8210acb7eded2cee7642a4" id="r_a949d662a6d8210acb7eded2cee7642a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a949d662a6d8210acb7eded2cee7642a4">PADS_BANK0_GPIO11_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a949d662a6d8210acb7eded2cee7642a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06776974eed8f5719591fb48958242e" id="r_aa06776974eed8f5719591fb48958242e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa06776974eed8f5719591fb48958242e">PADS_BANK0_GPIO11_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa06776974eed8f5719591fb48958242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538044cf5e6aacbb021e3fd00c8e4f4e" id="r_a538044cf5e6aacbb021e3fd00c8e4f4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a538044cf5e6aacbb021e3fd00c8e4f4e">PADS_BANK0_GPIO11_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a538044cf5e6aacbb021e3fd00c8e4f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513aa2b2e7796f7a67b69e585d4b4c48" id="r_a513aa2b2e7796f7a67b69e585d4b4c48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a513aa2b2e7796f7a67b69e585d4b4c48">PADS_BANK0_GPIO11_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a513aa2b2e7796f7a67b69e585d4b4c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67767f5c1945af0a82ef3d6e32fbe414" id="r_a67767f5c1945af0a82ef3d6e32fbe414"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a67767f5c1945af0a82ef3d6e32fbe414">PADS_BANK0_GPIO11_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a67767f5c1945af0a82ef3d6e32fbe414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424b85f714eff010424d322434b2761d" id="r_a424b85f714eff010424d322434b2761d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a424b85f714eff010424d322434b2761d">PADS_BANK0_GPIO11_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a424b85f714eff010424d322434b2761d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113b011dc410b752c33c6228127d2e92" id="r_a113b011dc410b752c33c6228127d2e92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a113b011dc410b752c33c6228127d2e92">PADS_BANK0_GPIO11_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a113b011dc410b752c33c6228127d2e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10002637368cd8b6157d69d2e9c13c62" id="r_a10002637368cd8b6157d69d2e9c13c62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a10002637368cd8b6157d69d2e9c13c62">PADS_BANK0_GPIO11_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a10002637368cd8b6157d69d2e9c13c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af693040f9e8378c0a27c62c99f839c1d" id="r_af693040f9e8378c0a27c62c99f839c1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af693040f9e8378c0a27c62c99f839c1d">PADS_BANK0_GPIO11_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:af693040f9e8378c0a27c62c99f839c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b2f91979201bfb415314b6d95d7bde" id="r_ab2b2f91979201bfb415314b6d95d7bde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab2b2f91979201bfb415314b6d95d7bde">PADS_BANK0_GPIO11_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab2b2f91979201bfb415314b6d95d7bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b7b0e62a1d8d612b629677b57cfd78" id="r_a30b7b0e62a1d8d612b629677b57cfd78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a30b7b0e62a1d8d612b629677b57cfd78">PADS_BANK0_GPIO11_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a30b7b0e62a1d8d612b629677b57cfd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3252e39bce14d2af9eab8bab725cbf" id="r_a7d3252e39bce14d2af9eab8bab725cbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7d3252e39bce14d2af9eab8bab725cbf">PADS_BANK0_GPIO11_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7d3252e39bce14d2af9eab8bab725cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42f0cb3f2562922dfcaf254521e4537" id="r_ab42f0cb3f2562922dfcaf254521e4537"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab42f0cb3f2562922dfcaf254521e4537">PADS_BANK0_GPIO11_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab42f0cb3f2562922dfcaf254521e4537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe7c3e13878f2010f603b7d0fde8ef2" id="r_a3fe7c3e13878f2010f603b7d0fde8ef2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3fe7c3e13878f2010f603b7d0fde8ef2">PADS_BANK0_GPIO11_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a3fe7c3e13878f2010f603b7d0fde8ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e09267bcccd5301f253b036065b862" id="r_a03e09267bcccd5301f253b036065b862"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a03e09267bcccd5301f253b036065b862">PADS_BANK0_GPIO11_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a03e09267bcccd5301f253b036065b862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670f2725b42df44c94ff5768733f598c" id="r_a670f2725b42df44c94ff5768733f598c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a670f2725b42df44c94ff5768733f598c">PADS_BANK0_GPIO11_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a670f2725b42df44c94ff5768733f598c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a432f99080a9b11a0943c4a2728fb0370" id="r_a432f99080a9b11a0943c4a2728fb0370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a432f99080a9b11a0943c4a2728fb0370">PADS_BANK0_GPIO11_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a432f99080a9b11a0943c4a2728fb0370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104e86afc80ba31f2a17fc6685003b4b" id="r_a104e86afc80ba31f2a17fc6685003b4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a104e86afc80ba31f2a17fc6685003b4b">PADS_BANK0_GPIO11_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a104e86afc80ba31f2a17fc6685003b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e52df72a02a0adf6afd785b41e005a" id="r_a23e52df72a02a0adf6afd785b41e005a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23e52df72a02a0adf6afd785b41e005a">PADS_BANK0_GPIO11_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a23e52df72a02a0adf6afd785b41e005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa44275625784b951d4c4069462d5d1f" id="r_afa44275625784b951d4c4069462d5d1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa44275625784b951d4c4069462d5d1f">PADS_BANK0_GPIO11_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:afa44275625784b951d4c4069462d5d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c57f728131ea99c6ce9d825bcbb9d4" id="r_a95c57f728131ea99c6ce9d825bcbb9d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a95c57f728131ea99c6ce9d825bcbb9d4">PADS_BANK0_GPIO11_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a95c57f728131ea99c6ce9d825bcbb9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0141b4ca4a52e60dc158a70edfeb427" id="r_af0141b4ca4a52e60dc158a70edfeb427"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0141b4ca4a52e60dc158a70edfeb427">PADS_BANK0_GPIO11_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:af0141b4ca4a52e60dc158a70edfeb427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711849d4bfb694c4484f6c73c932323f" id="r_a711849d4bfb694c4484f6c73c932323f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a711849d4bfb694c4484f6c73c932323f">PADS_BANK0_GPIO11_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a711849d4bfb694c4484f6c73c932323f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2b604f1d8b96e95873acdc4a21cb8b" id="r_ada2b604f1d8b96e95873acdc4a21cb8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada2b604f1d8b96e95873acdc4a21cb8b">PADS_BANK0_GPIO11_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ada2b604f1d8b96e95873acdc4a21cb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ada8027e3293221942423991f046f3" id="r_a33ada8027e3293221942423991f046f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33ada8027e3293221942423991f046f3">PADS_BANK0_GPIO11_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a33ada8027e3293221942423991f046f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110d6b5c803089aaedb3584f9a6e4c6" id="r_a4110d6b5c803089aaedb3584f9a6e4c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4110d6b5c803089aaedb3584f9a6e4c6">PADS_BANK0_GPIO11_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4110d6b5c803089aaedb3584f9a6e4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e00420f4eb8c389ab3e858a56b490e" id="r_aa9e00420f4eb8c389ab3e858a56b490e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa9e00420f4eb8c389ab3e858a56b490e">PADS_BANK0_GPIO11_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa9e00420f4eb8c389ab3e858a56b490e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d61fc41d6e556d07e7ee60f1fea5b1" id="r_a22d61fc41d6e556d07e7ee60f1fea5b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a22d61fc41d6e556d07e7ee60f1fea5b1">PADS_BANK0_GPIO11_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a22d61fc41d6e556d07e7ee60f1fea5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9d759a681fcf0138d4b16ff8b16375" id="r_adc9d759a681fcf0138d4b16ff8b16375"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adc9d759a681fcf0138d4b16ff8b16375">PADS_BANK0_GPIO11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:adc9d759a681fcf0138d4b16ff8b16375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac6670d9aa4f383502c870b9b430b1e" id="r_a8ac6670d9aa4f383502c870b9b430b1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8ac6670d9aa4f383502c870b9b430b1e">PADS_BANK0_GPIO11_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8ac6670d9aa4f383502c870b9b430b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad722ed5c17cb5eafe4cfc0481d189d02" id="r_ad722ed5c17cb5eafe4cfc0481d189d02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad722ed5c17cb5eafe4cfc0481d189d02">PADS_BANK0_GPIO11_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad722ed5c17cb5eafe4cfc0481d189d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e4a7e729c29ed8ef21ab270602c76b" id="r_ac7e4a7e729c29ed8ef21ab270602c76b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac7e4a7e729c29ed8ef21ab270602c76b">PADS_BANK0_GPIO11_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac7e4a7e729c29ed8ef21ab270602c76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b667e1e9bf12e1230ae7bec7ba64e57" id="r_a1b667e1e9bf12e1230ae7bec7ba64e57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1b667e1e9bf12e1230ae7bec7ba64e57">PADS_BANK0_GPIO11_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1b667e1e9bf12e1230ae7bec7ba64e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53298deab73540d7f84ff220edc73179" id="r_a53298deab73540d7f84ff220edc73179"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a53298deab73540d7f84ff220edc73179">PADS_BANK0_GPIO11_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a53298deab73540d7f84ff220edc73179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9be454cc4403ca4dbd58c7f89251767" id="r_ac9be454cc4403ca4dbd58c7f89251767"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac9be454cc4403ca4dbd58c7f89251767">PADS_BANK0_GPIO11_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac9be454cc4403ca4dbd58c7f89251767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30c798ad86da79e840f96ffd78a8e3d" id="r_ac30c798ad86da79e840f96ffd78a8e3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac30c798ad86da79e840f96ffd78a8e3d">PADS_BANK0_GPIO11_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac30c798ad86da79e840f96ffd78a8e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a6824a3d1f9cce79047eed1f6b7932" id="r_ae5a6824a3d1f9cce79047eed1f6b7932"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae5a6824a3d1f9cce79047eed1f6b7932">PADS_BANK0_GPIO11_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae5a6824a3d1f9cce79047eed1f6b7932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f83d9ca944cf8bf22dd0dcf8942617e" id="r_a9f83d9ca944cf8bf22dd0dcf8942617e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f83d9ca944cf8bf22dd0dcf8942617e">PADS_BANK0_GPIO11_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9f83d9ca944cf8bf22dd0dcf8942617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314280d384dc33ead9fad85a73d5bd3b" id="r_a314280d384dc33ead9fad85a73d5bd3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a314280d384dc33ead9fad85a73d5bd3b">PADS_BANK0_GPIO11_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a314280d384dc33ead9fad85a73d5bd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808ded508ba2b572120f8a22db3c45c5" id="r_a808ded508ba2b572120f8a22db3c45c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a808ded508ba2b572120f8a22db3c45c5">PADS_BANK0_GPIO12_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a808ded508ba2b572120f8a22db3c45c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60794c3b86a9456e6373e56ddbdcac0b" id="r_a60794c3b86a9456e6373e56ddbdcac0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60794c3b86a9456e6373e56ddbdcac0b">PADS_BANK0_GPIO12_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a60794c3b86a9456e6373e56ddbdcac0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae2c188d5017d8cb4a349f97c6c8b9" id="r_a15ae2c188d5017d8cb4a349f97c6c8b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a15ae2c188d5017d8cb4a349f97c6c8b9">PADS_BANK0_GPIO12_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a15ae2c188d5017d8cb4a349f97c6c8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d914c1a46e2b4d00d36b65dd07cc23" id="r_ae1d914c1a46e2b4d00d36b65dd07cc23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1d914c1a46e2b4d00d36b65dd07cc23">PADS_BANK0_GPIO12_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae1d914c1a46e2b4d00d36b65dd07cc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676a287027d8d3df63aa8330b6f604c5" id="r_a676a287027d8d3df63aa8330b6f604c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a676a287027d8d3df63aa8330b6f604c5">PADS_BANK0_GPIO12_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a676a287027d8d3df63aa8330b6f604c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3232d1262ee4ab64495b1dcae594179f" id="r_a3232d1262ee4ab64495b1dcae594179f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3232d1262ee4ab64495b1dcae594179f">PADS_BANK0_GPIO12_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3232d1262ee4ab64495b1dcae594179f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c43103dc9dfd3a4eb00b9e5d13b4331" id="r_a4c43103dc9dfd3a4eb00b9e5d13b4331"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4c43103dc9dfd3a4eb00b9e5d13b4331">PADS_BANK0_GPIO12_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a4c43103dc9dfd3a4eb00b9e5d13b4331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b86a03ed397b6fa2f967b465b8d6a7" id="r_a11b86a03ed397b6fa2f967b465b8d6a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a11b86a03ed397b6fa2f967b465b8d6a7">PADS_BANK0_GPIO12_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a11b86a03ed397b6fa2f967b465b8d6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d5edb448face986d92a2a3e9c5403e" id="r_a48d5edb448face986d92a2a3e9c5403e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a48d5edb448face986d92a2a3e9c5403e">PADS_BANK0_GPIO12_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a48d5edb448face986d92a2a3e9c5403e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261e81853977ac5a961aef1465e67235" id="r_a261e81853977ac5a961aef1465e67235"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a261e81853977ac5a961aef1465e67235">PADS_BANK0_GPIO12_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a261e81853977ac5a961aef1465e67235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbce1c10c2de67cf0e4a381317754c3" id="r_aedbce1c10c2de67cf0e4a381317754c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aedbce1c10c2de67cf0e4a381317754c3">PADS_BANK0_GPIO12_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aedbce1c10c2de67cf0e4a381317754c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bc1f53979e18d2b32c14e993e074eb" id="r_a94bc1f53979e18d2b32c14e993e074eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a94bc1f53979e18d2b32c14e993e074eb">PADS_BANK0_GPIO12_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a94bc1f53979e18d2b32c14e993e074eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84b55a96c1692ae4a6f4943527f401e" id="r_ab84b55a96c1692ae4a6f4943527f401e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab84b55a96c1692ae4a6f4943527f401e">PADS_BANK0_GPIO12_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab84b55a96c1692ae4a6f4943527f401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2918d84c8775b53a016c2d8e491dfc6" id="r_ad2918d84c8775b53a016c2d8e491dfc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2918d84c8775b53a016c2d8e491dfc6">PADS_BANK0_GPIO12_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad2918d84c8775b53a016c2d8e491dfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21466f9a0bd54c3a8c44399302aa983d" id="r_a21466f9a0bd54c3a8c44399302aa983d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a21466f9a0bd54c3a8c44399302aa983d">PADS_BANK0_GPIO12_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21466f9a0bd54c3a8c44399302aa983d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff59d3adc0e400bbd9aae23bdc4b32f2" id="r_aff59d3adc0e400bbd9aae23bdc4b32f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff59d3adc0e400bbd9aae23bdc4b32f2">PADS_BANK0_GPIO12_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aff59d3adc0e400bbd9aae23bdc4b32f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96620cf621c7b7dbe6c84ecf82a0482" id="r_ae96620cf621c7b7dbe6c84ecf82a0482"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae96620cf621c7b7dbe6c84ecf82a0482">PADS_BANK0_GPIO12_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae96620cf621c7b7dbe6c84ecf82a0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137a2b2222aa04709a2f537ff88bf793" id="r_a137a2b2222aa04709a2f537ff88bf793"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a137a2b2222aa04709a2f537ff88bf793">PADS_BANK0_GPIO12_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a137a2b2222aa04709a2f537ff88bf793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00b104b9eeea977f4d7f1d9590044a7" id="r_aa00b104b9eeea977f4d7f1d9590044a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa00b104b9eeea977f4d7f1d9590044a7">PADS_BANK0_GPIO12_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa00b104b9eeea977f4d7f1d9590044a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bbb53aa7781fd2bff22b4210138234" id="r_a33bbb53aa7781fd2bff22b4210138234"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33bbb53aa7781fd2bff22b4210138234">PADS_BANK0_GPIO12_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a33bbb53aa7781fd2bff22b4210138234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330ce824dd847d04bc95e3e6d8641d51" id="r_a330ce824dd847d04bc95e3e6d8641d51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a330ce824dd847d04bc95e3e6d8641d51">PADS_BANK0_GPIO12_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a330ce824dd847d04bc95e3e6d8641d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299c3bbb1909fa4de85d1b59eabc696c" id="r_a299c3bbb1909fa4de85d1b59eabc696c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a299c3bbb1909fa4de85d1b59eabc696c">PADS_BANK0_GPIO12_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a299c3bbb1909fa4de85d1b59eabc696c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588edcf7abdb6f26a22a7871740998f9" id="r_a588edcf7abdb6f26a22a7871740998f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a588edcf7abdb6f26a22a7871740998f9">PADS_BANK0_GPIO12_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a588edcf7abdb6f26a22a7871740998f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa1c221e9192c0c6361832b580243261" id="r_afa1c221e9192c0c6361832b580243261"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa1c221e9192c0c6361832b580243261">PADS_BANK0_GPIO12_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afa1c221e9192c0c6361832b580243261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89e28fdfabbce9aaef89995e5947435" id="r_ab89e28fdfabbce9aaef89995e5947435"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab89e28fdfabbce9aaef89995e5947435">PADS_BANK0_GPIO12_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab89e28fdfabbce9aaef89995e5947435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb22389054504824535d5c5a9ca8712c" id="r_aeb22389054504824535d5c5a9ca8712c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb22389054504824535d5c5a9ca8712c">PADS_BANK0_GPIO12_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:aeb22389054504824535d5c5a9ca8712c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61bef5f91f3d3700ec55c38ca258c615" id="r_a61bef5f91f3d3700ec55c38ca258c615"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a61bef5f91f3d3700ec55c38ca258c615">PADS_BANK0_GPIO12_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a61bef5f91f3d3700ec55c38ca258c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979a80e47b1ba5da19d909b2cc53ae88" id="r_a979a80e47b1ba5da19d909b2cc53ae88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a979a80e47b1ba5da19d909b2cc53ae88">PADS_BANK0_GPIO12_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a979a80e47b1ba5da19d909b2cc53ae88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1680cf7b6fb8357d34ecc1a7eb58d2e" id="r_ae1680cf7b6fb8357d34ecc1a7eb58d2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1680cf7b6fb8357d34ecc1a7eb58d2e">PADS_BANK0_GPIO12_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae1680cf7b6fb8357d34ecc1a7eb58d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310146b91a557e22678e1e1d2241f906" id="r_a310146b91a557e22678e1e1d2241f906"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a310146b91a557e22678e1e1d2241f906">PADS_BANK0_GPIO12_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a310146b91a557e22678e1e1d2241f906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391b000dffa9bd236b15c36be11f4c73" id="r_a391b000dffa9bd236b15c36be11f4c73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a391b000dffa9bd236b15c36be11f4c73">PADS_BANK0_GPIO12_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a391b000dffa9bd236b15c36be11f4c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf461cb54891525732ddaa8c93eb2d59" id="r_aaf461cb54891525732ddaa8c93eb2d59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaf461cb54891525732ddaa8c93eb2d59">PADS_BANK0_GPIO12_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf461cb54891525732ddaa8c93eb2d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb450aba96e1db041293f6153c29cee2" id="r_adb450aba96e1db041293f6153c29cee2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adb450aba96e1db041293f6153c29cee2">PADS_BANK0_GPIO12_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:adb450aba96e1db041293f6153c29cee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380669a9e57b1ffafa1f3ecccab601be" id="r_a380669a9e57b1ffafa1f3ecccab601be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a380669a9e57b1ffafa1f3ecccab601be">PADS_BANK0_GPIO12_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a380669a9e57b1ffafa1f3ecccab601be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899119d19ff1fc9097503e5efba13cb0" id="r_a899119d19ff1fc9097503e5efba13cb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a899119d19ff1fc9097503e5efba13cb0">PADS_BANK0_GPIO12_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a899119d19ff1fc9097503e5efba13cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7d6e8cf160ae436856c5f428f76202" id="r_a6f7d6e8cf160ae436856c5f428f76202"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6f7d6e8cf160ae436856c5f428f76202">PADS_BANK0_GPIO12_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6f7d6e8cf160ae436856c5f428f76202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3607c7790d195cce4b254eeb5cc01082" id="r_a3607c7790d195cce4b254eeb5cc01082"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3607c7790d195cce4b254eeb5cc01082">PADS_BANK0_GPIO12_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a3607c7790d195cce4b254eeb5cc01082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f01d576b3054315b33de97b087b09e" id="r_ab4f01d576b3054315b33de97b087b09e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab4f01d576b3054315b33de97b087b09e">PADS_BANK0_GPIO12_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab4f01d576b3054315b33de97b087b09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7064cfb2fd42caf094e356201d412a22" id="r_a7064cfb2fd42caf094e356201d412a22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7064cfb2fd42caf094e356201d412a22">PADS_BANK0_GPIO12_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a7064cfb2fd42caf094e356201d412a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7e64beaac7332f6c887344177e6304" id="r_a2b7e64beaac7332f6c887344177e6304"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b7e64beaac7332f6c887344177e6304">PADS_BANK0_GPIO12_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2b7e64beaac7332f6c887344177e6304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1465e51628e5a6e612d2e663fd7283bd" id="r_a1465e51628e5a6e612d2e663fd7283bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1465e51628e5a6e612d2e663fd7283bd">PADS_BANK0_GPIO12_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1465e51628e5a6e612d2e663fd7283bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74988664a779e1b6ad3e507658e4fd07" id="r_a74988664a779e1b6ad3e507658e4fd07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a74988664a779e1b6ad3e507658e4fd07">PADS_BANK0_GPIO12_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a74988664a779e1b6ad3e507658e4fd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef01045a5e1473a33fd5558aefb76d6b" id="r_aef01045a5e1473a33fd5558aefb76d6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aef01045a5e1473a33fd5558aefb76d6b">PADS_BANK0_GPIO12_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aef01045a5e1473a33fd5558aefb76d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af403fc9549ee259eec41271ac7bc8099" id="r_af403fc9549ee259eec41271ac7bc8099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af403fc9549ee259eec41271ac7bc8099">PADS_BANK0_GPIO12_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af403fc9549ee259eec41271ac7bc8099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8875f7de1433ecca6581e650e3ee456d" id="r_a8875f7de1433ecca6581e650e3ee456d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8875f7de1433ecca6581e650e3ee456d">PADS_BANK0_GPIO12_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8875f7de1433ecca6581e650e3ee456d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a227c8e969bdea6098aa261e3e3e70" id="r_af2a227c8e969bdea6098aa261e3e3e70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af2a227c8e969bdea6098aa261e3e3e70">PADS_BANK0_GPIO12_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af2a227c8e969bdea6098aa261e3e3e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf439b9c5147778fd7f134e49dd4b0e" id="r_adaf439b9c5147778fd7f134e49dd4b0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adaf439b9c5147778fd7f134e49dd4b0e">PADS_BANK0_GPIO12_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adaf439b9c5147778fd7f134e49dd4b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b950d31d2237dd9f1b99c02e98cb01" id="r_af3b950d31d2237dd9f1b99c02e98cb01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af3b950d31d2237dd9f1b99c02e98cb01">PADS_BANK0_GPIO13_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:af3b950d31d2237dd9f1b99c02e98cb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897697c6f16a40724cd207ef84f49f" id="r_a49897697c6f16a40724cd207ef84f49f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49897697c6f16a40724cd207ef84f49f">PADS_BANK0_GPIO13_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a49897697c6f16a40724cd207ef84f49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6503875844f3e19aaa4e97b681f9ca" id="r_afc6503875844f3e19aaa4e97b681f9ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc6503875844f3e19aaa4e97b681f9ca">PADS_BANK0_GPIO13_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afc6503875844f3e19aaa4e97b681f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228477431f63af68ec689c722be6c6c3" id="r_a228477431f63af68ec689c722be6c6c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a228477431f63af68ec689c722be6c6c3">PADS_BANK0_GPIO13_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a228477431f63af68ec689c722be6c6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aebf9656b077f32e97f99017efc3c5f" id="r_a3aebf9656b077f32e97f99017efc3c5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3aebf9656b077f32e97f99017efc3c5f">PADS_BANK0_GPIO13_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3aebf9656b077f32e97f99017efc3c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a93ff34a86be3bb6f9c5af21e8c55b" id="r_a05a93ff34a86be3bb6f9c5af21e8c55b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a05a93ff34a86be3bb6f9c5af21e8c55b">PADS_BANK0_GPIO13_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a05a93ff34a86be3bb6f9c5af21e8c55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18b6401a05d5401d0df35a2fe2c1fa4" id="r_ae18b6401a05d5401d0df35a2fe2c1fa4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae18b6401a05d5401d0df35a2fe2c1fa4">PADS_BANK0_GPIO13_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae18b6401a05d5401d0df35a2fe2c1fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6076a98fc6c8751dfc3d57cad41e31" id="r_a4e6076a98fc6c8751dfc3d57cad41e31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e6076a98fc6c8751dfc3d57cad41e31">PADS_BANK0_GPIO13_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e6076a98fc6c8751dfc3d57cad41e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454ebf0e485ce65bb5f1d5e179646636" id="r_a454ebf0e485ce65bb5f1d5e179646636"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a454ebf0e485ce65bb5f1d5e179646636">PADS_BANK0_GPIO13_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a454ebf0e485ce65bb5f1d5e179646636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc6bdc3b79bd0becd4d721cf0db4435" id="r_afbc6bdc3b79bd0becd4d721cf0db4435"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afbc6bdc3b79bd0becd4d721cf0db4435">PADS_BANK0_GPIO13_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:afbc6bdc3b79bd0becd4d721cf0db4435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b0b9a9361f1aa5f1ceba3dade24c5c" id="r_a52b0b9a9361f1aa5f1ceba3dade24c5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a52b0b9a9361f1aa5f1ceba3dade24c5c">PADS_BANK0_GPIO13_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52b0b9a9361f1aa5f1ceba3dade24c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb9b888612631968bf416aa63316e23" id="r_aabb9b888612631968bf416aa63316e23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aabb9b888612631968bf416aa63316e23">PADS_BANK0_GPIO13_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aabb9b888612631968bf416aa63316e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12f274b5990c598e6d1c7ee10b1e983" id="r_ab12f274b5990c598e6d1c7ee10b1e983"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab12f274b5990c598e6d1c7ee10b1e983">PADS_BANK0_GPIO13_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab12f274b5990c598e6d1c7ee10b1e983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee0702de6aba8a19cf2780d3e8e2a0b" id="r_abee0702de6aba8a19cf2780d3e8e2a0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abee0702de6aba8a19cf2780d3e8e2a0b">PADS_BANK0_GPIO13_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:abee0702de6aba8a19cf2780d3e8e2a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1732c04f707fd1bcbfa0574303d181" id="r_a5d1732c04f707fd1bcbfa0574303d181"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5d1732c04f707fd1bcbfa0574303d181">PADS_BANK0_GPIO13_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d1732c04f707fd1bcbfa0574303d181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca8bca452aa79b24c97afe2309457bd" id="r_a0ca8bca452aa79b24c97afe2309457bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ca8bca452aa79b24c97afe2309457bd">PADS_BANK0_GPIO13_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ca8bca452aa79b24c97afe2309457bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f47688f286044b4b343b7f2470ec96" id="r_a07f47688f286044b4b343b7f2470ec96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a07f47688f286044b4b343b7f2470ec96">PADS_BANK0_GPIO13_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a07f47688f286044b4b343b7f2470ec96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c34d9b0c8ca6df0bdbda75adf08540" id="r_af5c34d9b0c8ca6df0bdbda75adf08540"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af5c34d9b0c8ca6df0bdbda75adf08540">PADS_BANK0_GPIO13_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af5c34d9b0c8ca6df0bdbda75adf08540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab4f879e4a924494a76531333c78ed1" id="r_a2ab4f879e4a924494a76531333c78ed1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2ab4f879e4a924494a76531333c78ed1">PADS_BANK0_GPIO13_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2ab4f879e4a924494a76531333c78ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c235c7e1457bab634686daebf7df32" id="r_a60c235c7e1457bab634686daebf7df32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60c235c7e1457bab634686daebf7df32">PADS_BANK0_GPIO13_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a60c235c7e1457bab634686daebf7df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ab7c0e3d9b42f20a9fafbe2915bd2c" id="r_ae8ab7c0e3d9b42f20a9fafbe2915bd2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8ab7c0e3d9b42f20a9fafbe2915bd2c">PADS_BANK0_GPIO13_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae8ab7c0e3d9b42f20a9fafbe2915bd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa5f5b7e67bf34b99ac9f3a17efa29e" id="r_a7aa5f5b7e67bf34b99ac9f3a17efa29e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7aa5f5b7e67bf34b99ac9f3a17efa29e">PADS_BANK0_GPIO13_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7aa5f5b7e67bf34b99ac9f3a17efa29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d3d31d3a1cc1edf4e5b8d765563be3" id="r_a75d3d31d3a1cc1edf4e5b8d765563be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a75d3d31d3a1cc1edf4e5b8d765563be3">PADS_BANK0_GPIO13_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a75d3d31d3a1cc1edf4e5b8d765563be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb3bc288501efac0d967d6793012096" id="r_afdb3bc288501efac0d967d6793012096"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afdb3bc288501efac0d967d6793012096">PADS_BANK0_GPIO13_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afdb3bc288501efac0d967d6793012096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6e02d3ab4c13fadb6c9a357e599b62" id="r_a9d6e02d3ab4c13fadb6c9a357e599b62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d6e02d3ab4c13fadb6c9a357e599b62">PADS_BANK0_GPIO13_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9d6e02d3ab4c13fadb6c9a357e599b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d1c861e0beb377b81afa8ca5d78d37" id="r_a57d1c861e0beb377b81afa8ca5d78d37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a57d1c861e0beb377b81afa8ca5d78d37">PADS_BANK0_GPIO13_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a57d1c861e0beb377b81afa8ca5d78d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bc7788a8f6f4bf9739fdbd3f3653bc" id="r_a78bc7788a8f6f4bf9739fdbd3f3653bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a78bc7788a8f6f4bf9739fdbd3f3653bc">PADS_BANK0_GPIO13_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a78bc7788a8f6f4bf9739fdbd3f3653bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe751345c3c740f0c5abc497ff618489" id="r_afe751345c3c740f0c5abc497ff618489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afe751345c3c740f0c5abc497ff618489">PADS_BANK0_GPIO13_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:afe751345c3c740f0c5abc497ff618489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b112e6bbcff55202061f3a3c0217e3b" id="r_a8b112e6bbcff55202061f3a3c0217e3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b112e6bbcff55202061f3a3c0217e3b">PADS_BANK0_GPIO13_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8b112e6bbcff55202061f3a3c0217e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa274d0a9cb2a1b1c19856f81a351993" id="r_aaa274d0a9cb2a1b1c19856f81a351993"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaa274d0a9cb2a1b1c19856f81a351993">PADS_BANK0_GPIO13_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aaa274d0a9cb2a1b1c19856f81a351993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1066d39557e7bcc639dbe512bb449c01" id="r_a1066d39557e7bcc639dbe512bb449c01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1066d39557e7bcc639dbe512bb449c01">PADS_BANK0_GPIO13_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1066d39557e7bcc639dbe512bb449c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161a22dcb852c93b735a225e8047cdc5" id="r_a161a22dcb852c93b735a225e8047cdc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a161a22dcb852c93b735a225e8047cdc5">PADS_BANK0_GPIO13_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a161a22dcb852c93b735a225e8047cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0477bde3357dea90348e8fab0f41d968" id="r_a0477bde3357dea90348e8fab0f41d968"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0477bde3357dea90348e8fab0f41d968">PADS_BANK0_GPIO13_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a0477bde3357dea90348e8fab0f41d968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bee5077c8c13bfa2b044abd20c1f20" id="r_ab0bee5077c8c13bfa2b044abd20c1f20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab0bee5077c8c13bfa2b044abd20c1f20">PADS_BANK0_GPIO13_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab0bee5077c8c13bfa2b044abd20c1f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7206f99253403a5305484d9518ff6f8" id="r_ac7206f99253403a5305484d9518ff6f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac7206f99253403a5305484d9518ff6f8">PADS_BANK0_GPIO13_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac7206f99253403a5305484d9518ff6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcb321fb8adb3f6c31dccaad6603b01" id="r_a2fcb321fb8adb3f6c31dccaad6603b01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2fcb321fb8adb3f6c31dccaad6603b01">PADS_BANK0_GPIO13_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2fcb321fb8adb3f6c31dccaad6603b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b73f80e9ae2955bf1c9fec8417ceb46" id="r_a8b73f80e9ae2955bf1c9fec8417ceb46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b73f80e9ae2955bf1c9fec8417ceb46">PADS_BANK0_GPIO13_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a8b73f80e9ae2955bf1c9fec8417ceb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294505b058337f6cf06f991c182b9f98" id="r_a294505b058337f6cf06f991c182b9f98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a294505b058337f6cf06f991c182b9f98">PADS_BANK0_GPIO13_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a294505b058337f6cf06f991c182b9f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da23743eae75d5b0126cb9eace1ec3c" id="r_a8da23743eae75d5b0126cb9eace1ec3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8da23743eae75d5b0126cb9eace1ec3c">PADS_BANK0_GPIO13_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8da23743eae75d5b0126cb9eace1ec3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c3a265908e77b244df4f8b9d878467" id="r_aa9c3a265908e77b244df4f8b9d878467"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa9c3a265908e77b244df4f8b9d878467">PADS_BANK0_GPIO13_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa9c3a265908e77b244df4f8b9d878467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42e7a5e50703568bb99d4899091e3a1" id="r_ab42e7a5e50703568bb99d4899091e3a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab42e7a5e50703568bb99d4899091e3a1">PADS_BANK0_GPIO13_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab42e7a5e50703568bb99d4899091e3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cf284271e57540c77c4818cb73198c" id="r_ad9cf284271e57540c77c4818cb73198c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad9cf284271e57540c77c4818cb73198c">PADS_BANK0_GPIO13_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad9cf284271e57540c77c4818cb73198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf604b6d3e03d184e1466f3991b24138" id="r_abf604b6d3e03d184e1466f3991b24138"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abf604b6d3e03d184e1466f3991b24138">PADS_BANK0_GPIO13_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf604b6d3e03d184e1466f3991b24138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73403c7554631e7cba85bb18401ed34" id="r_af73403c7554631e7cba85bb18401ed34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af73403c7554631e7cba85bb18401ed34">PADS_BANK0_GPIO13_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af73403c7554631e7cba85bb18401ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4acf0f707dfd3b29fdbf30a8582f0b" id="r_a4d4acf0f707dfd3b29fdbf30a8582f0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4d4acf0f707dfd3b29fdbf30a8582f0b">PADS_BANK0_GPIO13_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4d4acf0f707dfd3b29fdbf30a8582f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36fd510f13d22dc12c36db42ff29ef1" id="r_ae36fd510f13d22dc12c36db42ff29ef1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae36fd510f13d22dc12c36db42ff29ef1">PADS_BANK0_GPIO13_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae36fd510f13d22dc12c36db42ff29ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfae60f510206b60b4420c2e2c96510" id="r_a0cfae60f510206b60b4420c2e2c96510"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0cfae60f510206b60b4420c2e2c96510">PADS_BANK0_GPIO13_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0cfae60f510206b60b4420c2e2c96510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a67c81f9f85465520e3d661653ad59" id="r_a77a67c81f9f85465520e3d661653ad59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77a67c81f9f85465520e3d661653ad59">PADS_BANK0_GPIO14_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a77a67c81f9f85465520e3d661653ad59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1013e93dc4ba2d3764587ae1b6dba4" id="r_ace1013e93dc4ba2d3764587ae1b6dba4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace1013e93dc4ba2d3764587ae1b6dba4">PADS_BANK0_GPIO14_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ace1013e93dc4ba2d3764587ae1b6dba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af850c7fa132a3c62dcf8ce0cd1fe9151" id="r_af850c7fa132a3c62dcf8ce0cd1fe9151"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af850c7fa132a3c62dcf8ce0cd1fe9151">PADS_BANK0_GPIO14_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:af850c7fa132a3c62dcf8ce0cd1fe9151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d149db868574c0c1a04749370587d21" id="r_a2d149db868574c0c1a04749370587d21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2d149db868574c0c1a04749370587d21">PADS_BANK0_GPIO14_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2d149db868574c0c1a04749370587d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079086b344e6f5dfc659522e399a9a70" id="r_a079086b344e6f5dfc659522e399a9a70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a079086b344e6f5dfc659522e399a9a70">PADS_BANK0_GPIO14_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a079086b344e6f5dfc659522e399a9a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e52be18ddfb99568f5908260ef1030a" id="r_a8e52be18ddfb99568f5908260ef1030a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8e52be18ddfb99568f5908260ef1030a">PADS_BANK0_GPIO14_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8e52be18ddfb99568f5908260ef1030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af263fd32808bb5ce3a36147c8a64a54f" id="r_af263fd32808bb5ce3a36147c8a64a54f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af263fd32808bb5ce3a36147c8a64a54f">PADS_BANK0_GPIO14_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af263fd32808bb5ce3a36147c8a64a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e8b9db02908ebd849f867faac4c4cc" id="r_aa7e8b9db02908ebd849f867faac4c4cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7e8b9db02908ebd849f867faac4c4cc">PADS_BANK0_GPIO14_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa7e8b9db02908ebd849f867faac4c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002e6f3f6110a4bccce8b53f2b232e39" id="r_a002e6f3f6110a4bccce8b53f2b232e39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a002e6f3f6110a4bccce8b53f2b232e39">PADS_BANK0_GPIO14_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a002e6f3f6110a4bccce8b53f2b232e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91383e1a0522246391cf56c7440d7c7f" id="r_a91383e1a0522246391cf56c7440d7c7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a91383e1a0522246391cf56c7440d7c7f">PADS_BANK0_GPIO14_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a91383e1a0522246391cf56c7440d7c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283b4c882769bdebbc2fcc2b958dcfd1" id="r_a283b4c882769bdebbc2fcc2b958dcfd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a283b4c882769bdebbc2fcc2b958dcfd1">PADS_BANK0_GPIO14_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a283b4c882769bdebbc2fcc2b958dcfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d8a9ecc23b7263238e5f49c9d45c6c" id="r_a55d8a9ecc23b7263238e5f49c9d45c6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a55d8a9ecc23b7263238e5f49c9d45c6c">PADS_BANK0_GPIO14_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a55d8a9ecc23b7263238e5f49c9d45c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48839bef169de300677ae065024353b" id="r_ae48839bef169de300677ae065024353b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae48839bef169de300677ae065024353b">PADS_BANK0_GPIO14_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae48839bef169de300677ae065024353b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a650e3b65b4522a7581f7502fd523e" id="r_a46a650e3b65b4522a7581f7502fd523e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a46a650e3b65b4522a7581f7502fd523e">PADS_BANK0_GPIO14_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a46a650e3b65b4522a7581f7502fd523e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a10c70236ddb67345f7622398edd07" id="r_a39a10c70236ddb67345f7622398edd07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a39a10c70236ddb67345f7622398edd07">PADS_BANK0_GPIO14_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a39a10c70236ddb67345f7622398edd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6110a5c2700bcc9c8a86e56366d63e3a" id="r_a6110a5c2700bcc9c8a86e56366d63e3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6110a5c2700bcc9c8a86e56366d63e3a">PADS_BANK0_GPIO14_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6110a5c2700bcc9c8a86e56366d63e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cd07a22aeb178642a2454e08ce0668" id="r_a03cd07a22aeb178642a2454e08ce0668"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a03cd07a22aeb178642a2454e08ce0668">PADS_BANK0_GPIO14_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a03cd07a22aeb178642a2454e08ce0668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d8e9b2206a7270df563518745658df" id="r_a12d8e9b2206a7270df563518745658df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a12d8e9b2206a7270df563518745658df">PADS_BANK0_GPIO14_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a12d8e9b2206a7270df563518745658df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7726ad63b1bf01ae5b1ed751ea1401" id="r_a9c7726ad63b1bf01ae5b1ed751ea1401"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c7726ad63b1bf01ae5b1ed751ea1401">PADS_BANK0_GPIO14_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9c7726ad63b1bf01ae5b1ed751ea1401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d9dfa1ce728df6a97804b180477f78" id="r_a79d9dfa1ce728df6a97804b180477f78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79d9dfa1ce728df6a97804b180477f78">PADS_BANK0_GPIO14_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a79d9dfa1ce728df6a97804b180477f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229bec32be9a2c367c93b0d5a66e714f" id="r_a229bec32be9a2c367c93b0d5a66e714f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a229bec32be9a2c367c93b0d5a66e714f">PADS_BANK0_GPIO14_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a229bec32be9a2c367c93b0d5a66e714f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1675073599cde6bd26a730dc281ab89e" id="r_a1675073599cde6bd26a730dc281ab89e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1675073599cde6bd26a730dc281ab89e">PADS_BANK0_GPIO14_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a1675073599cde6bd26a730dc281ab89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d30a6ae615d7a20328f486a3fb7554" id="r_ab5d30a6ae615d7a20328f486a3fb7554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5d30a6ae615d7a20328f486a3fb7554">PADS_BANK0_GPIO14_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab5d30a6ae615d7a20328f486a3fb7554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbf440e3c920bfb67a79b30f007dd44" id="r_aecbf440e3c920bfb67a79b30f007dd44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aecbf440e3c920bfb67a79b30f007dd44">PADS_BANK0_GPIO14_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aecbf440e3c920bfb67a79b30f007dd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbc504034138c5cb67bafd629f2435f" id="r_adfbc504034138c5cb67bafd629f2435f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adfbc504034138c5cb67bafd629f2435f">PADS_BANK0_GPIO14_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adfbc504034138c5cb67bafd629f2435f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5397d1e2714497c5c93937057b427e0" id="r_ab5397d1e2714497c5c93937057b427e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5397d1e2714497c5c93937057b427e0">PADS_BANK0_GPIO14_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:ab5397d1e2714497c5c93937057b427e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2a7dbfdb9230c074cdf9db25490b39" id="r_a6e2a7dbfdb9230c074cdf9db25490b39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6e2a7dbfdb9230c074cdf9db25490b39">PADS_BANK0_GPIO14_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6e2a7dbfdb9230c074cdf9db25490b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bb6caa238c5994f57c603871787ff0" id="r_a12bb6caa238c5994f57c603871787ff0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a12bb6caa238c5994f57c603871787ff0">PADS_BANK0_GPIO14_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a12bb6caa238c5994f57c603871787ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236bd084ca266cbca3eb22da03a7ab87" id="r_a236bd084ca266cbca3eb22da03a7ab87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a236bd084ca266cbca3eb22da03a7ab87">PADS_BANK0_GPIO14_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a236bd084ca266cbca3eb22da03a7ab87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6893a13554db40f1fdcfd4d28fe34f84" id="r_a6893a13554db40f1fdcfd4d28fe34f84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6893a13554db40f1fdcfd4d28fe34f84">PADS_BANK0_GPIO14_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6893a13554db40f1fdcfd4d28fe34f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd16f82393bb914e6959779ff2c124fc" id="r_abd16f82393bb914e6959779ff2c124fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd16f82393bb914e6959779ff2c124fc">PADS_BANK0_GPIO14_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abd16f82393bb914e6959779ff2c124fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1118b3a521074a667212399e36b4c76f" id="r_a1118b3a521074a667212399e36b4c76f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1118b3a521074a667212399e36b4c76f">PADS_BANK0_GPIO14_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1118b3a521074a667212399e36b4c76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2497d73bf9ea71fc34813e8e0c280910" id="r_a2497d73bf9ea71fc34813e8e0c280910"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2497d73bf9ea71fc34813e8e0c280910">PADS_BANK0_GPIO14_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a2497d73bf9ea71fc34813e8e0c280910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c4c2d34ab5cb43ae8d4fbea2d8f76a" id="r_a06c4c2d34ab5cb43ae8d4fbea2d8f76a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a06c4c2d34ab5cb43ae8d4fbea2d8f76a">PADS_BANK0_GPIO14_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a06c4c2d34ab5cb43ae8d4fbea2d8f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f0c504aba4e04c5c584351d095644a" id="r_af2f0c504aba4e04c5c584351d095644a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af2f0c504aba4e04c5c584351d095644a">PADS_BANK0_GPIO14_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af2f0c504aba4e04c5c584351d095644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cd13c8c83ebe6e3803d671ead3faea" id="r_a83cd13c8c83ebe6e3803d671ead3faea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a83cd13c8c83ebe6e3803d671ead3faea">PADS_BANK0_GPIO14_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a83cd13c8c83ebe6e3803d671ead3faea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8410da5a70f8bee4243465cc9ac6c5" id="r_adc8410da5a70f8bee4243465cc9ac6c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adc8410da5a70f8bee4243465cc9ac6c5">PADS_BANK0_GPIO14_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:adc8410da5a70f8bee4243465cc9ac6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b652cf4ff624e4195ded42d9acda238" id="r_a4b652cf4ff624e4195ded42d9acda238"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4b652cf4ff624e4195ded42d9acda238">PADS_BANK0_GPIO14_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4b652cf4ff624e4195ded42d9acda238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4c8cad3c3a843a96a0c9efccc58fea" id="r_aba4c8cad3c3a843a96a0c9efccc58fea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba4c8cad3c3a843a96a0c9efccc58fea">PADS_BANK0_GPIO14_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aba4c8cad3c3a843a96a0c9efccc58fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364ce5df02071a70f4523c4594eba952" id="r_a364ce5df02071a70f4523c4594eba952"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a364ce5df02071a70f4523c4594eba952">PADS_BANK0_GPIO14_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a364ce5df02071a70f4523c4594eba952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623c9a6ab189bd4e9eede55bbc96ae36" id="r_a623c9a6ab189bd4e9eede55bbc96ae36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a623c9a6ab189bd4e9eede55bbc96ae36">PADS_BANK0_GPIO14_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a623c9a6ab189bd4e9eede55bbc96ae36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26536ac7c657d66e4e6d33f1d7fc6910" id="r_a26536ac7c657d66e4e6d33f1d7fc6910"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a26536ac7c657d66e4e6d33f1d7fc6910">PADS_BANK0_GPIO14_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a26536ac7c657d66e4e6d33f1d7fc6910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5766d5c92c41e25492f23703af179e86" id="r_a5766d5c92c41e25492f23703af179e86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5766d5c92c41e25492f23703af179e86">PADS_BANK0_GPIO14_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5766d5c92c41e25492f23703af179e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1a1ac2092b62a15d04c5da13392709" id="r_a7e1a1ac2092b62a15d04c5da13392709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e1a1ac2092b62a15d04c5da13392709">PADS_BANK0_GPIO14_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7e1a1ac2092b62a15d04c5da13392709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4986a5f3bfdeba4dacfe5b72cc647769" id="r_a4986a5f3bfdeba4dacfe5b72cc647769"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4986a5f3bfdeba4dacfe5b72cc647769">PADS_BANK0_GPIO14_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4986a5f3bfdeba4dacfe5b72cc647769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23ea18125579ef57d908b26aca8a28b" id="r_aa23ea18125579ef57d908b26aca8a28b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa23ea18125579ef57d908b26aca8a28b">PADS_BANK0_GPIO14_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa23ea18125579ef57d908b26aca8a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ff7af7b1c1b7dff966521c10e55e9a" id="r_a16ff7af7b1c1b7dff966521c10e55e9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a16ff7af7b1c1b7dff966521c10e55e9a">PADS_BANK0_GPIO14_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a16ff7af7b1c1b7dff966521c10e55e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6254a8c931f217b88e0324f0e22e29" id="r_a5c6254a8c931f217b88e0324f0e22e29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c6254a8c931f217b88e0324f0e22e29">PADS_BANK0_GPIO15_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a5c6254a8c931f217b88e0324f0e22e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cceec45f689d20ca378cbb220192cf" id="r_ac3cceec45f689d20ca378cbb220192cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3cceec45f689d20ca378cbb220192cf">PADS_BANK0_GPIO15_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac3cceec45f689d20ca378cbb220192cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5f2c4187334740639208d163c99654" id="r_a3f5f2c4187334740639208d163c99654"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3f5f2c4187334740639208d163c99654">PADS_BANK0_GPIO15_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a3f5f2c4187334740639208d163c99654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c06d4681af6f4d61f90a71bf6381380" id="r_a0c06d4681af6f4d61f90a71bf6381380"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0c06d4681af6f4d61f90a71bf6381380">PADS_BANK0_GPIO15_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0c06d4681af6f4d61f90a71bf6381380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61126658417c19f54c450cb3485e43fc" id="r_a61126658417c19f54c450cb3485e43fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a61126658417c19f54c450cb3485e43fc">PADS_BANK0_GPIO15_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a61126658417c19f54c450cb3485e43fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af433975c31978f47fa3b8df8cd009195" id="r_af433975c31978f47fa3b8df8cd009195"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af433975c31978f47fa3b8df8cd009195">PADS_BANK0_GPIO15_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af433975c31978f47fa3b8df8cd009195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253264c699722069b320781cb160f77f" id="r_a253264c699722069b320781cb160f77f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a253264c699722069b320781cb160f77f">PADS_BANK0_GPIO15_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a253264c699722069b320781cb160f77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76defcced2b00fadaadeed639c3db2e8" id="r_a76defcced2b00fadaadeed639c3db2e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a76defcced2b00fadaadeed639c3db2e8">PADS_BANK0_GPIO15_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76defcced2b00fadaadeed639c3db2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45a6dae34af6fcd29a32f9d67c81c55" id="r_ad45a6dae34af6fcd29a32f9d67c81c55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad45a6dae34af6fcd29a32f9d67c81c55">PADS_BANK0_GPIO15_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad45a6dae34af6fcd29a32f9d67c81c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9794f773c7d755b5363954f5fd93340" id="r_ab9794f773c7d755b5363954f5fd93340"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab9794f773c7d755b5363954f5fd93340">PADS_BANK0_GPIO15_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ab9794f773c7d755b5363954f5fd93340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fe90550348e07cea5a4f4726997d27" id="r_a16fe90550348e07cea5a4f4726997d27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a16fe90550348e07cea5a4f4726997d27">PADS_BANK0_GPIO15_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16fe90550348e07cea5a4f4726997d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3071589578554bf02ef80705643ee6f2" id="r_a3071589578554bf02ef80705643ee6f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3071589578554bf02ef80705643ee6f2">PADS_BANK0_GPIO15_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a3071589578554bf02ef80705643ee6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994d2be36d593ac347181967b53fd9ed" id="r_a994d2be36d593ac347181967b53fd9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a994d2be36d593ac347181967b53fd9ed">PADS_BANK0_GPIO15_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a994d2be36d593ac347181967b53fd9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197c018e38e669d937f4d521457b6ecc" id="r_a197c018e38e669d937f4d521457b6ecc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a197c018e38e669d937f4d521457b6ecc">PADS_BANK0_GPIO15_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a197c018e38e669d937f4d521457b6ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacbad41561512f42524486dbe294df6" id="r_acacbad41561512f42524486dbe294df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acacbad41561512f42524486dbe294df6">PADS_BANK0_GPIO15_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acacbad41561512f42524486dbe294df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc495959839fcb5db35e834f3206ad84" id="r_afc495959839fcb5db35e834f3206ad84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc495959839fcb5db35e834f3206ad84">PADS_BANK0_GPIO15_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afc495959839fcb5db35e834f3206ad84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90040ad358e56fb4f20d3e44f542419e" id="r_a90040ad358e56fb4f20d3e44f542419e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a90040ad358e56fb4f20d3e44f542419e">PADS_BANK0_GPIO15_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a90040ad358e56fb4f20d3e44f542419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1625967a7f0a82dd0cd7e4b81eb8098" id="r_aa1625967a7f0a82dd0cd7e4b81eb8098"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa1625967a7f0a82dd0cd7e4b81eb8098">PADS_BANK0_GPIO15_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa1625967a7f0a82dd0cd7e4b81eb8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1ece0ba7fb53b7e4b4d91d00209259" id="r_abd1ece0ba7fb53b7e4b4d91d00209259"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd1ece0ba7fb53b7e4b4d91d00209259">PADS_BANK0_GPIO15_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:abd1ece0ba7fb53b7e4b4d91d00209259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37337bea2db4892a8d29227ca5307866" id="r_a37337bea2db4892a8d29227ca5307866"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a37337bea2db4892a8d29227ca5307866">PADS_BANK0_GPIO15_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a37337bea2db4892a8d29227ca5307866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf887bf23cfd83983b12a031379694b3" id="r_adf887bf23cfd83983b12a031379694b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adf887bf23cfd83983b12a031379694b3">PADS_BANK0_GPIO15_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf887bf23cfd83983b12a031379694b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7a31866d38c48339fcc01c57fd7c85" id="r_aec7a31866d38c48339fcc01c57fd7c85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aec7a31866d38c48339fcc01c57fd7c85">PADS_BANK0_GPIO15_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aec7a31866d38c48339fcc01c57fd7c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f133a41f063f9f8187188c97f4c3a00" id="r_a5f133a41f063f9f8187188c97f4c3a00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5f133a41f063f9f8187188c97f4c3a00">PADS_BANK0_GPIO15_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a5f133a41f063f9f8187188c97f4c3a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaceb2edbef0676483e9d7189c38ce128" id="r_aaceb2edbef0676483e9d7189c38ce128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaceb2edbef0676483e9d7189c38ce128">PADS_BANK0_GPIO15_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aaceb2edbef0676483e9d7189c38ce128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fce1bbb2a0524ec3e246c4bf8623601" id="r_a9fce1bbb2a0524ec3e246c4bf8623601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fce1bbb2a0524ec3e246c4bf8623601">PADS_BANK0_GPIO15_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9fce1bbb2a0524ec3e246c4bf8623601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba878a1e418cfb6ad0d4d7537c0af14" id="r_a7ba878a1e418cfb6ad0d4d7537c0af14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ba878a1e418cfb6ad0d4d7537c0af14">PADS_BANK0_GPIO15_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a7ba878a1e418cfb6ad0d4d7537c0af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6320bc03af454cd684b9149bf444caa8" id="r_a6320bc03af454cd684b9149bf444caa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6320bc03af454cd684b9149bf444caa8">PADS_BANK0_GPIO15_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6320bc03af454cd684b9149bf444caa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d8bb94954750c1f7f49582cea47606" id="r_a48d8bb94954750c1f7f49582cea47606"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a48d8bb94954750c1f7f49582cea47606">PADS_BANK0_GPIO15_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a48d8bb94954750c1f7f49582cea47606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8464f104d91ee54d195d903ee53b409" id="r_af8464f104d91ee54d195d903ee53b409"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af8464f104d91ee54d195d903ee53b409">PADS_BANK0_GPIO15_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:af8464f104d91ee54d195d903ee53b409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7837bb62273e9c201b7bc392ddcede47" id="r_a7837bb62273e9c201b7bc392ddcede47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7837bb62273e9c201b7bc392ddcede47">PADS_BANK0_GPIO15_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7837bb62273e9c201b7bc392ddcede47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfee37f0677a06123c911ae38db782d6" id="r_adfee37f0677a06123c911ae38db782d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adfee37f0677a06123c911ae38db782d6">PADS_BANK0_GPIO15_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adfee37f0677a06123c911ae38db782d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f90b76d1750537abf6d62983c0797dc" id="r_a2f90b76d1750537abf6d62983c0797dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2f90b76d1750537abf6d62983c0797dc">PADS_BANK0_GPIO15_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2f90b76d1750537abf6d62983c0797dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab816a5c6263ba0c269ea57b7a71abdbd" id="r_ab816a5c6263ba0c269ea57b7a71abdbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab816a5c6263ba0c269ea57b7a71abdbd">PADS_BANK0_GPIO15_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ab816a5c6263ba0c269ea57b7a71abdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67804bb32afee35e3be4d4a73b985621" id="r_a67804bb32afee35e3be4d4a73b985621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a67804bb32afee35e3be4d4a73b985621">PADS_BANK0_GPIO15_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a67804bb32afee35e3be4d4a73b985621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce38f147d744b19248d67ba265cf773" id="r_a2ce38f147d744b19248d67ba265cf773"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2ce38f147d744b19248d67ba265cf773">PADS_BANK0_GPIO15_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2ce38f147d744b19248d67ba265cf773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51950fe3a0cedd4dff9c2309a436c3b" id="r_aa51950fe3a0cedd4dff9c2309a436c3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa51950fe3a0cedd4dff9c2309a436c3b">PADS_BANK0_GPIO15_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa51950fe3a0cedd4dff9c2309a436c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40fc984d8033e512bb57aa45158d849d" id="r_a40fc984d8033e512bb57aa45158d849d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40fc984d8033e512bb57aa45158d849d">PADS_BANK0_GPIO15_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a40fc984d8033e512bb57aa45158d849d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ddecca471a93cd4d88410b73e7c7ab3" id="r_a6ddecca471a93cd4d88410b73e7c7ab3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6ddecca471a93cd4d88410b73e7c7ab3">PADS_BANK0_GPIO15_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6ddecca471a93cd4d88410b73e7c7ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4dcbe0ca37b4db1d4a077b5df1fce0f" id="r_ad4dcbe0ca37b4db1d4a077b5df1fce0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad4dcbe0ca37b4db1d4a077b5df1fce0f">PADS_BANK0_GPIO15_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad4dcbe0ca37b4db1d4a077b5df1fce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391fc293bd295b6ca42aaf6093aa072c" id="r_a391fc293bd295b6ca42aaf6093aa072c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a391fc293bd295b6ca42aaf6093aa072c">PADS_BANK0_GPIO15_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a391fc293bd295b6ca42aaf6093aa072c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cef7ff552b39453833d56fb9f0e4ec" id="r_a51cef7ff552b39453833d56fb9f0e4ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a51cef7ff552b39453833d56fb9f0e4ec">PADS_BANK0_GPIO15_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a51cef7ff552b39453833d56fb9f0e4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0f26ac851bd11bb7f5d41ad7d872ce" id="r_a8f0f26ac851bd11bb7f5d41ad7d872ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f0f26ac851bd11bb7f5d41ad7d872ce">PADS_BANK0_GPIO15_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8f0f26ac851bd11bb7f5d41ad7d872ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f645ed767c36b256a961617e8772d9" id="r_ab0f645ed767c36b256a961617e8772d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab0f645ed767c36b256a961617e8772d9">PADS_BANK0_GPIO15_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab0f645ed767c36b256a961617e8772d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f14fba88e4ea7c98901976dad37d4d" id="r_a74f14fba88e4ea7c98901976dad37d4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a74f14fba88e4ea7c98901976dad37d4d">PADS_BANK0_GPIO15_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a74f14fba88e4ea7c98901976dad37d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40ddae99bfc21de0aecfbb047c28d" id="r_af2b40ddae99bfc21de0aecfbb047c28d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af2b40ddae99bfc21de0aecfbb047c28d">PADS_BANK0_GPIO15_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af2b40ddae99bfc21de0aecfbb047c28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5533a847be432f70a8421290d362cfb2" id="r_a5533a847be432f70a8421290d362cfb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5533a847be432f70a8421290d362cfb2">PADS_BANK0_GPIO15_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5533a847be432f70a8421290d362cfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c3dd14ca6e85e180eed623df17232c" id="r_ad9c3dd14ca6e85e180eed623df17232c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad9c3dd14ca6e85e180eed623df17232c">PADS_BANK0_GPIO15_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad9c3dd14ca6e85e180eed623df17232c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132574688f1381387afebea0256c685d" id="r_a132574688f1381387afebea0256c685d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a132574688f1381387afebea0256c685d">PADS_BANK0_GPIO16_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a132574688f1381387afebea0256c685d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0c4e526ee8586c9d52e15a5b1a3b5a" id="r_a5e0c4e526ee8586c9d52e15a5b1a3b5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5e0c4e526ee8586c9d52e15a5b1a3b5a">PADS_BANK0_GPIO16_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5e0c4e526ee8586c9d52e15a5b1a3b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b64c11cacc27c9e440add9c1beea5c" id="r_a77b64c11cacc27c9e440add9c1beea5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77b64c11cacc27c9e440add9c1beea5c">PADS_BANK0_GPIO16_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a77b64c11cacc27c9e440add9c1beea5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e2112bb133f88e6827b16639119e7e" id="r_ad0e2112bb133f88e6827b16639119e7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad0e2112bb133f88e6827b16639119e7e">PADS_BANK0_GPIO16_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad0e2112bb133f88e6827b16639119e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc091e35a01c1cfbe144c21bae12ea0d" id="r_afc091e35a01c1cfbe144c21bae12ea0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc091e35a01c1cfbe144c21bae12ea0d">PADS_BANK0_GPIO16_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:afc091e35a01c1cfbe144c21bae12ea0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c26623569c043c024682be7b7e728cf" id="r_a5c26623569c043c024682be7b7e728cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c26623569c043c024682be7b7e728cf">PADS_BANK0_GPIO16_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5c26623569c043c024682be7b7e728cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dcbba492cd1178d683ff83847a3b96" id="r_a61dcbba492cd1178d683ff83847a3b96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a61dcbba492cd1178d683ff83847a3b96">PADS_BANK0_GPIO16_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a61dcbba492cd1178d683ff83847a3b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4810668fcd271de4165e69ffae785c0b" id="r_a4810668fcd271de4165e69ffae785c0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4810668fcd271de4165e69ffae785c0b">PADS_BANK0_GPIO16_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4810668fcd271de4165e69ffae785c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6ff7d6afc731555c0e5291adbac87b" id="r_a1e6ff7d6afc731555c0e5291adbac87b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1e6ff7d6afc731555c0e5291adbac87b">PADS_BANK0_GPIO16_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1e6ff7d6afc731555c0e5291adbac87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bd8f249f5e3e30f535b9e376effb70" id="r_a51bd8f249f5e3e30f535b9e376effb70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a51bd8f249f5e3e30f535b9e376effb70">PADS_BANK0_GPIO16_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a51bd8f249f5e3e30f535b9e376effb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e76299d844d47d6bce4148c26dc788" id="r_a75e76299d844d47d6bce4148c26dc788"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a75e76299d844d47d6bce4148c26dc788">PADS_BANK0_GPIO16_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a75e76299d844d47d6bce4148c26dc788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455f2696dfccd068d39dd37e58b965d6" id="r_a455f2696dfccd068d39dd37e58b965d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a455f2696dfccd068d39dd37e58b965d6">PADS_BANK0_GPIO16_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a455f2696dfccd068d39dd37e58b965d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9981eb0e59b9b2eead08fbfc5c66a5" id="r_a3c9981eb0e59b9b2eead08fbfc5c66a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c9981eb0e59b9b2eead08fbfc5c66a5">PADS_BANK0_GPIO16_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a3c9981eb0e59b9b2eead08fbfc5c66a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a46cd1db2090be9d96d463ce65f333f" id="r_a6a46cd1db2090be9d96d463ce65f333f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a46cd1db2090be9d96d463ce65f333f">PADS_BANK0_GPIO16_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6a46cd1db2090be9d96d463ce65f333f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7114745fe863b41a5986c79075862d04" id="r_a7114745fe863b41a5986c79075862d04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7114745fe863b41a5986c79075862d04">PADS_BANK0_GPIO16_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7114745fe863b41a5986c79075862d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c793f7a4b7bdc7a24f5a16e01f8bea" id="r_a83c793f7a4b7bdc7a24f5a16e01f8bea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a83c793f7a4b7bdc7a24f5a16e01f8bea">PADS_BANK0_GPIO16_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a83c793f7a4b7bdc7a24f5a16e01f8bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee626449e5fd8ef84c9e98512d225190" id="r_aee626449e5fd8ef84c9e98512d225190"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aee626449e5fd8ef84c9e98512d225190">PADS_BANK0_GPIO16_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aee626449e5fd8ef84c9e98512d225190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca48afff3c0000085a5ad4ff929c83a" id="r_adca48afff3c0000085a5ad4ff929c83a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adca48afff3c0000085a5ad4ff929c83a">PADS_BANK0_GPIO16_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:adca48afff3c0000085a5ad4ff929c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c28e2227cb2d4dbe5676106a339e306" id="r_a7c28e2227cb2d4dbe5676106a339e306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c28e2227cb2d4dbe5676106a339e306">PADS_BANK0_GPIO16_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7c28e2227cb2d4dbe5676106a339e306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3126244336ea7492e962a81203a5c9d6" id="r_a3126244336ea7492e962a81203a5c9d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3126244336ea7492e962a81203a5c9d6">PADS_BANK0_GPIO16_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3126244336ea7492e962a81203a5c9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa67d525ee7a622d8f124d90ac94a18" id="r_a9aa67d525ee7a622d8f124d90ac94a18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9aa67d525ee7a622d8f124d90ac94a18">PADS_BANK0_GPIO16_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9aa67d525ee7a622d8f124d90ac94a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9679dc77ad5af3b6a5a8935c905134" id="r_afb9679dc77ad5af3b6a5a8935c905134"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afb9679dc77ad5af3b6a5a8935c905134">PADS_BANK0_GPIO16_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:afb9679dc77ad5af3b6a5a8935c905134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0831a205b82da99944773441c19ab34" id="r_af0831a205b82da99944773441c19ab34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0831a205b82da99944773441c19ab34">PADS_BANK0_GPIO16_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af0831a205b82da99944773441c19ab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1780c2900e5de5ca88988ef1a330ea94" id="r_a1780c2900e5de5ca88988ef1a330ea94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1780c2900e5de5ca88988ef1a330ea94">PADS_BANK0_GPIO16_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1780c2900e5de5ca88988ef1a330ea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c19e9f86906d50b4c341b9450da450" id="r_a97c19e9f86906d50b4c341b9450da450"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a97c19e9f86906d50b4c341b9450da450">PADS_BANK0_GPIO16_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a97c19e9f86906d50b4c341b9450da450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8563ed6f975b32c6c4409e02ad11004" id="r_ac8563ed6f975b32c6c4409e02ad11004"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac8563ed6f975b32c6c4409e02ad11004">PADS_BANK0_GPIO16_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:ac8563ed6f975b32c6c4409e02ad11004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa054252ee2cf5c169aa1b5a57a5b2c59" id="r_aa054252ee2cf5c169aa1b5a57a5b2c59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa054252ee2cf5c169aa1b5a57a5b2c59">PADS_BANK0_GPIO16_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa054252ee2cf5c169aa1b5a57a5b2c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a9fc2c55049ded87ae3785e13c9076" id="r_a79a9fc2c55049ded87ae3785e13c9076"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79a9fc2c55049ded87ae3785e13c9076">PADS_BANK0_GPIO16_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a79a9fc2c55049ded87ae3785e13c9076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac969f8a99d39615d5adab5feb5d22055" id="r_ac969f8a99d39615d5adab5feb5d22055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac969f8a99d39615d5adab5feb5d22055">PADS_BANK0_GPIO16_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac969f8a99d39615d5adab5feb5d22055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462694c65fe4cbe94f83c494b13073d7" id="r_a462694c65fe4cbe94f83c494b13073d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a462694c65fe4cbe94f83c494b13073d7">PADS_BANK0_GPIO16_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a462694c65fe4cbe94f83c494b13073d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8d00a0bd7411faf152c2c2ef489bc2" id="r_aaa8d00a0bd7411faf152c2c2ef489bc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaa8d00a0bd7411faf152c2c2ef489bc2">PADS_BANK0_GPIO16_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aaa8d00a0bd7411faf152c2c2ef489bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa53766182047a2163a2db8c52db0fbb" id="r_afa53766182047a2163a2db8c52db0fbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa53766182047a2163a2db8c52db0fbb">PADS_BANK0_GPIO16_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afa53766182047a2163a2db8c52db0fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b173bef69b86ce4d8cf5eac63cc8ed2" id="r_a2b173bef69b86ce4d8cf5eac63cc8ed2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b173bef69b86ce4d8cf5eac63cc8ed2">PADS_BANK0_GPIO16_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a2b173bef69b86ce4d8cf5eac63cc8ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada603ce922baa77f1c233e3940fa9ea2" id="r_ada603ce922baa77f1c233e3940fa9ea2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada603ce922baa77f1c233e3940fa9ea2">PADS_BANK0_GPIO16_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ada603ce922baa77f1c233e3940fa9ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656ceebe5095fbba0c8ce4c0445d1452" id="r_a656ceebe5095fbba0c8ce4c0445d1452"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a656ceebe5095fbba0c8ce4c0445d1452">PADS_BANK0_GPIO16_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a656ceebe5095fbba0c8ce4c0445d1452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cdbba365a49bf8f72cd8ca3d197507" id="r_aa4cdbba365a49bf8f72cd8ca3d197507"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa4cdbba365a49bf8f72cd8ca3d197507">PADS_BANK0_GPIO16_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa4cdbba365a49bf8f72cd8ca3d197507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac924ed7337422cfac83078bc30d65cf3" id="r_ac924ed7337422cfac83078bc30d65cf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac924ed7337422cfac83078bc30d65cf3">PADS_BANK0_GPIO16_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ac924ed7337422cfac83078bc30d65cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f4832695f5455e9cb342e8e4b63090" id="r_a13f4832695f5455e9cb342e8e4b63090"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a13f4832695f5455e9cb342e8e4b63090">PADS_BANK0_GPIO16_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a13f4832695f5455e9cb342e8e4b63090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec83ba72ac232a0058f391fd3286babf" id="r_aec83ba72ac232a0058f391fd3286babf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aec83ba72ac232a0058f391fd3286babf">PADS_BANK0_GPIO16_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aec83ba72ac232a0058f391fd3286babf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f4cc9d956394f08b36b801cad4ea86" id="r_a42f4cc9d956394f08b36b801cad4ea86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a42f4cc9d956394f08b36b801cad4ea86">PADS_BANK0_GPIO16_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a42f4cc9d956394f08b36b801cad4ea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585fba5bca904fbbcf5cb17479bc2b0e" id="r_a585fba5bca904fbbcf5cb17479bc2b0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a585fba5bca904fbbcf5cb17479bc2b0e">PADS_BANK0_GPIO16_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a585fba5bca904fbbcf5cb17479bc2b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07eb61d6e595c92392c6f72c4bcec50d" id="r_a07eb61d6e595c92392c6f72c4bcec50d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a07eb61d6e595c92392c6f72c4bcec50d">PADS_BANK0_GPIO16_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a07eb61d6e595c92392c6f72c4bcec50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fc48f79a0ee3f77e90065ee174edd9" id="r_aa0fc48f79a0ee3f77e90065ee174edd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa0fc48f79a0ee3f77e90065ee174edd9">PADS_BANK0_GPIO16_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa0fc48f79a0ee3f77e90065ee174edd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbe2dbfe6528ad8c35ec11d774488bd" id="r_afdbe2dbfe6528ad8c35ec11d774488bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afdbe2dbfe6528ad8c35ec11d774488bd">PADS_BANK0_GPIO16_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:afdbe2dbfe6528ad8c35ec11d774488bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed4382c7cd49741019b5799c984c69d" id="r_a5ed4382c7cd49741019b5799c984c69d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5ed4382c7cd49741019b5799c984c69d">PADS_BANK0_GPIO16_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5ed4382c7cd49741019b5799c984c69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bd187aaf08b12a485c7572fc2921a9" id="r_ae1bd187aaf08b12a485c7572fc2921a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1bd187aaf08b12a485c7572fc2921a9">PADS_BANK0_GPIO16_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae1bd187aaf08b12a485c7572fc2921a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa9db6ae4f315dac0360caece0582d8" id="r_a6aa9db6ae4f315dac0360caece0582d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6aa9db6ae4f315dac0360caece0582d8">PADS_BANK0_GPIO16_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6aa9db6ae4f315dac0360caece0582d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca874289975e587e8d754f9b2f3db08" id="r_abca874289975e587e8d754f9b2f3db08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abca874289975e587e8d754f9b2f3db08">PADS_BANK0_GPIO17_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:abca874289975e587e8d754f9b2f3db08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7900630e4386eeb7f07bb59ed2439736" id="r_a7900630e4386eeb7f07bb59ed2439736"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7900630e4386eeb7f07bb59ed2439736">PADS_BANK0_GPIO17_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7900630e4386eeb7f07bb59ed2439736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4876c4fc8d1f60240cc699dca6b888bb" id="r_a4876c4fc8d1f60240cc699dca6b888bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4876c4fc8d1f60240cc699dca6b888bb">PADS_BANK0_GPIO17_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a4876c4fc8d1f60240cc699dca6b888bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3172f6aab04490eb45f32b4d296ec50b" id="r_a3172f6aab04490eb45f32b4d296ec50b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3172f6aab04490eb45f32b4d296ec50b">PADS_BANK0_GPIO17_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a3172f6aab04490eb45f32b4d296ec50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0283044b50b0b99a0d5edd91a5be020b" id="r_a0283044b50b0b99a0d5edd91a5be020b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0283044b50b0b99a0d5edd91a5be020b">PADS_BANK0_GPIO17_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0283044b50b0b99a0d5edd91a5be020b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29315d3a74eff1eff5654f6fc0c1e313" id="r_a29315d3a74eff1eff5654f6fc0c1e313"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29315d3a74eff1eff5654f6fc0c1e313">PADS_BANK0_GPIO17_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a29315d3a74eff1eff5654f6fc0c1e313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fa6c8f3103464142124c534ed85a14" id="r_ac1fa6c8f3103464142124c534ed85a14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac1fa6c8f3103464142124c534ed85a14">PADS_BANK0_GPIO17_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ac1fa6c8f3103464142124c534ed85a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763483f51bff1091105c3cb6bc1450d2" id="r_a763483f51bff1091105c3cb6bc1450d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a763483f51bff1091105c3cb6bc1450d2">PADS_BANK0_GPIO17_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a763483f51bff1091105c3cb6bc1450d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b9efd9ef5305e1b3b036af2b8e5dc8" id="r_a00b9efd9ef5305e1b3b036af2b8e5dc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a00b9efd9ef5305e1b3b036af2b8e5dc8">PADS_BANK0_GPIO17_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a00b9efd9ef5305e1b3b036af2b8e5dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7316bffd7613fe84d6a9f7f2b038a785" id="r_a7316bffd7613fe84d6a9f7f2b038a785"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7316bffd7613fe84d6a9f7f2b038a785">PADS_BANK0_GPIO17_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a7316bffd7613fe84d6a9f7f2b038a785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578d9afb3cc9c836bd1cdbb725c53747" id="r_a578d9afb3cc9c836bd1cdbb725c53747"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a578d9afb3cc9c836bd1cdbb725c53747">PADS_BANK0_GPIO17_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a578d9afb3cc9c836bd1cdbb725c53747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17d570bc5d5d0f3b636aed3513fe999" id="r_ab17d570bc5d5d0f3b636aed3513fe999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab17d570bc5d5d0f3b636aed3513fe999">PADS_BANK0_GPIO17_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ab17d570bc5d5d0f3b636aed3513fe999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efb65ac31c379830b08ba4eb32ebef3" id="r_a9efb65ac31c379830b08ba4eb32ebef3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9efb65ac31c379830b08ba4eb32ebef3">PADS_BANK0_GPIO17_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9efb65ac31c379830b08ba4eb32ebef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8139a87588cf9942b5127c88d4d88842" id="r_a8139a87588cf9942b5127c88d4d88842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8139a87588cf9942b5127c88d4d88842">PADS_BANK0_GPIO17_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8139a87588cf9942b5127c88d4d88842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f695b9f30edf86bdeeb4ed27a3f573" id="r_a01f695b9f30edf86bdeeb4ed27a3f573"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a01f695b9f30edf86bdeeb4ed27a3f573">PADS_BANK0_GPIO17_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a01f695b9f30edf86bdeeb4ed27a3f573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73b93d058a00a60d79c177221bb987a" id="r_ab73b93d058a00a60d79c177221bb987a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab73b93d058a00a60d79c177221bb987a">PADS_BANK0_GPIO17_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab73b93d058a00a60d79c177221bb987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefad0ebab1741e7270f098821d4eaab4" id="r_aefad0ebab1741e7270f098821d4eaab4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aefad0ebab1741e7270f098821d4eaab4">PADS_BANK0_GPIO17_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aefad0ebab1741e7270f098821d4eaab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae38b07854f55b7a38182b04d25f0ee" id="r_afae38b07854f55b7a38182b04d25f0ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afae38b07854f55b7a38182b04d25f0ee">PADS_BANK0_GPIO17_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afae38b07854f55b7a38182b04d25f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff4acbca8106d7ae7680db23fea6250" id="r_aeff4acbca8106d7ae7680db23fea6250"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeff4acbca8106d7ae7680db23fea6250">PADS_BANK0_GPIO17_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aeff4acbca8106d7ae7680db23fea6250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac108621b2a5d2d636e84c9b9fc49ae55" id="r_ac108621b2a5d2d636e84c9b9fc49ae55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac108621b2a5d2d636e84c9b9fc49ae55">PADS_BANK0_GPIO17_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac108621b2a5d2d636e84c9b9fc49ae55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa4571586f91029fbb37b70c5db4997" id="r_adfa4571586f91029fbb37b70c5db4997"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adfa4571586f91029fbb37b70c5db4997">PADS_BANK0_GPIO17_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adfa4571586f91029fbb37b70c5db4997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408332701c56a230854e2a8c92afc1f3" id="r_a408332701c56a230854e2a8c92afc1f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a408332701c56a230854e2a8c92afc1f3">PADS_BANK0_GPIO17_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a408332701c56a230854e2a8c92afc1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912de49ebbd281603b35dddb7941917a" id="r_a912de49ebbd281603b35dddb7941917a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a912de49ebbd281603b35dddb7941917a">PADS_BANK0_GPIO17_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a912de49ebbd281603b35dddb7941917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78577620467f4bd24a2bfa81b8edde2" id="r_ac78577620467f4bd24a2bfa81b8edde2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac78577620467f4bd24a2bfa81b8edde2">PADS_BANK0_GPIO17_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac78577620467f4bd24a2bfa81b8edde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4869d482d8d5e05b99dc9e127eec0ca2" id="r_a4869d482d8d5e05b99dc9e127eec0ca2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4869d482d8d5e05b99dc9e127eec0ca2">PADS_BANK0_GPIO17_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4869d482d8d5e05b99dc9e127eec0ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bab48a708b663ce915c2fd84bf87900" id="r_a6bab48a708b663ce915c2fd84bf87900"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6bab48a708b663ce915c2fd84bf87900">PADS_BANK0_GPIO17_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:a6bab48a708b663ce915c2fd84bf87900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cdbf6cc2db426c86a116fb2eea5b8e5" id="r_a6cdbf6cc2db426c86a116fb2eea5b8e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6cdbf6cc2db426c86a116fb2eea5b8e5">PADS_BANK0_GPIO17_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6cdbf6cc2db426c86a116fb2eea5b8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b46e5c586ab3e6cf5d811713bfcd21" id="r_af2b46e5c586ab3e6cf5d811713bfcd21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af2b46e5c586ab3e6cf5d811713bfcd21">PADS_BANK0_GPIO17_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:af2b46e5c586ab3e6cf5d811713bfcd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8129a7259da62fdf60b247af47352b2" id="r_ae8129a7259da62fdf60b247af47352b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8129a7259da62fdf60b247af47352b2">PADS_BANK0_GPIO17_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae8129a7259da62fdf60b247af47352b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ad358b25b74f74b07c79250cea9bd2" id="r_ae6ad358b25b74f74b07c79250cea9bd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae6ad358b25b74f74b07c79250cea9bd2">PADS_BANK0_GPIO17_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae6ad358b25b74f74b07c79250cea9bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea935dfb4808fa649e60f38cd3a91ff" id="r_a4ea935dfb4808fa649e60f38cd3a91ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ea935dfb4808fa649e60f38cd3a91ff">PADS_BANK0_GPIO17_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4ea935dfb4808fa649e60f38cd3a91ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac401b63bcd370a269a62f6daa4d10a1e" id="r_ac401b63bcd370a269a62f6daa4d10a1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac401b63bcd370a269a62f6daa4d10a1e">PADS_BANK0_GPIO17_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac401b63bcd370a269a62f6daa4d10a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773de1572fdf32eec251a6a83d51f37" id="r_aa773de1572fdf32eec251a6a83d51f37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa773de1572fdf32eec251a6a83d51f37">PADS_BANK0_GPIO17_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa773de1572fdf32eec251a6a83d51f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78c5ec6f1a61be6cb59ad6c58988993" id="r_aa78c5ec6f1a61be6cb59ad6c58988993"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa78c5ec6f1a61be6cb59ad6c58988993">PADS_BANK0_GPIO17_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa78c5ec6f1a61be6cb59ad6c58988993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc88c22a9fc979d2e6480a75135778c" id="r_abcc88c22a9fc979d2e6480a75135778c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abcc88c22a9fc979d2e6480a75135778c">PADS_BANK0_GPIO17_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abcc88c22a9fc979d2e6480a75135778c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0267caaedbc883f74c8a5a01a2083e06" id="r_a0267caaedbc883f74c8a5a01a2083e06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0267caaedbc883f74c8a5a01a2083e06">PADS_BANK0_GPIO17_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0267caaedbc883f74c8a5a01a2083e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051eab12ef219ec481fdd90a521b1f94" id="r_a051eab12ef219ec481fdd90a521b1f94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a051eab12ef219ec481fdd90a521b1f94">PADS_BANK0_GPIO17_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a051eab12ef219ec481fdd90a521b1f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910933a984d25b5628433e3bf1caf40e" id="r_a910933a984d25b5628433e3bf1caf40e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a910933a984d25b5628433e3bf1caf40e">PADS_BANK0_GPIO17_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a910933a984d25b5628433e3bf1caf40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934526ab6d65b1d0c90cb732efdff8dc" id="r_a934526ab6d65b1d0c90cb732efdff8dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a934526ab6d65b1d0c90cb732efdff8dc">PADS_BANK0_GPIO17_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a934526ab6d65b1d0c90cb732efdff8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363032290566607fcdbf02b262b70667" id="r_a363032290566607fcdbf02b262b70667"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a363032290566607fcdbf02b262b70667">PADS_BANK0_GPIO17_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a363032290566607fcdbf02b262b70667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07537dcfc62d914a8fbb3bd5a3c1174f" id="r_a07537dcfc62d914a8fbb3bd5a3c1174f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a07537dcfc62d914a8fbb3bd5a3c1174f">PADS_BANK0_GPIO17_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a07537dcfc62d914a8fbb3bd5a3c1174f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a91f3b5c62708bf33b9caf6fb9b429" id="r_a23a91f3b5c62708bf33b9caf6fb9b429"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23a91f3b5c62708bf33b9caf6fb9b429">PADS_BANK0_GPIO17_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a23a91f3b5c62708bf33b9caf6fb9b429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429b373140d2e9f747642be9573d8093" id="r_a429b373140d2e9f747642be9573d8093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a429b373140d2e9f747642be9573d8093">PADS_BANK0_GPIO17_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a429b373140d2e9f747642be9573d8093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26302d03eeaee364ccc7e552c99f6368" id="r_a26302d03eeaee364ccc7e552c99f6368"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a26302d03eeaee364ccc7e552c99f6368">PADS_BANK0_GPIO17_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a26302d03eeaee364ccc7e552c99f6368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ee9c81954835ef8750d57f588ac83e" id="r_a40ee9c81954835ef8750d57f588ac83e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40ee9c81954835ef8750d57f588ac83e">PADS_BANK0_GPIO17_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a40ee9c81954835ef8750d57f588ac83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895edd60dc05ed92639c15e3013c086b" id="r_a895edd60dc05ed92639c15e3013c086b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a895edd60dc05ed92639c15e3013c086b">PADS_BANK0_GPIO17_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a895edd60dc05ed92639c15e3013c086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848d08a2b9ddebd401f1670b1be472a7" id="r_a848d08a2b9ddebd401f1670b1be472a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a848d08a2b9ddebd401f1670b1be472a7">PADS_BANK0_GPIO17_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a848d08a2b9ddebd401f1670b1be472a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12dd91b720bcac9fcd8a54803ad7909" id="r_ad12dd91b720bcac9fcd8a54803ad7909"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad12dd91b720bcac9fcd8a54803ad7909">PADS_BANK0_GPIO18_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ad12dd91b720bcac9fcd8a54803ad7909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3c6f7f68974990c75af6a654ac3cc9" id="r_adb3c6f7f68974990c75af6a654ac3cc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adb3c6f7f68974990c75af6a654ac3cc9">PADS_BANK0_GPIO18_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adb3c6f7f68974990c75af6a654ac3cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d24a4001836c085d199009d29b55001" id="r_a6d24a4001836c085d199009d29b55001"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6d24a4001836c085d199009d29b55001">PADS_BANK0_GPIO18_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a6d24a4001836c085d199009d29b55001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d66ffbfe583377e9aaf582cc2699d1" id="r_a74d66ffbfe583377e9aaf582cc2699d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a74d66ffbfe583377e9aaf582cc2699d1">PADS_BANK0_GPIO18_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a74d66ffbfe583377e9aaf582cc2699d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe6126867a09f6f69981b1961239d2f" id="r_affe6126867a09f6f69981b1961239d2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#affe6126867a09f6f69981b1961239d2f">PADS_BANK0_GPIO18_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:affe6126867a09f6f69981b1961239d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c79a6cfa000d14323ce4baaf7c4ff0f" id="r_a0c79a6cfa000d14323ce4baaf7c4ff0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0c79a6cfa000d14323ce4baaf7c4ff0f">PADS_BANK0_GPIO18_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0c79a6cfa000d14323ce4baaf7c4ff0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe88af861e89bff05594b15caa2f7ad2" id="r_abe88af861e89bff05594b15caa2f7ad2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abe88af861e89bff05594b15caa2f7ad2">PADS_BANK0_GPIO18_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:abe88af861e89bff05594b15caa2f7ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2570991ee8ea72b4ecfab61487dfe566" id="r_a2570991ee8ea72b4ecfab61487dfe566"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2570991ee8ea72b4ecfab61487dfe566">PADS_BANK0_GPIO18_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2570991ee8ea72b4ecfab61487dfe566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef030110994dbf5f21af2d1be28cac6" id="r_aeef030110994dbf5f21af2d1be28cac6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeef030110994dbf5f21af2d1be28cac6">PADS_BANK0_GPIO18_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aeef030110994dbf5f21af2d1be28cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86db15723a4bc727e0ed5a02639a27c" id="r_af86db15723a4bc727e0ed5a02639a27c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af86db15723a4bc727e0ed5a02639a27c">PADS_BANK0_GPIO18_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:af86db15723a4bc727e0ed5a02639a27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641e3623411f745acc6005eca36a385d" id="r_a641e3623411f745acc6005eca36a385d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a641e3623411f745acc6005eca36a385d">PADS_BANK0_GPIO18_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a641e3623411f745acc6005eca36a385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517532f7b9e90638f780104d0416b0f3" id="r_a517532f7b9e90638f780104d0416b0f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a517532f7b9e90638f780104d0416b0f3">PADS_BANK0_GPIO18_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a517532f7b9e90638f780104d0416b0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a163ee0b87f8f34a6b1b5d7e1275ac" id="r_a81a163ee0b87f8f34a6b1b5d7e1275ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a81a163ee0b87f8f34a6b1b5d7e1275ac">PADS_BANK0_GPIO18_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a81a163ee0b87f8f34a6b1b5d7e1275ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2190ead73bd75222500c160c39c42a0e" id="r_a2190ead73bd75222500c160c39c42a0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2190ead73bd75222500c160c39c42a0e">PADS_BANK0_GPIO18_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2190ead73bd75222500c160c39c42a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdcfb3e9fc7d93df9627adcdedea125" id="r_abcdcfb3e9fc7d93df9627adcdedea125"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abcdcfb3e9fc7d93df9627adcdedea125">PADS_BANK0_GPIO18_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abcdcfb3e9fc7d93df9627adcdedea125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cefaabd514c16791b4f2f900735dd3d" id="r_a1cefaabd514c16791b4f2f900735dd3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1cefaabd514c16791b4f2f900735dd3d">PADS_BANK0_GPIO18_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1cefaabd514c16791b4f2f900735dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01358596967694b15670d9588baadd0c" id="r_a01358596967694b15670d9588baadd0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a01358596967694b15670d9588baadd0c">PADS_BANK0_GPIO18_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a01358596967694b15670d9588baadd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f7c1785f22a415d8f7d74971379250" id="r_ab0f7c1785f22a415d8f7d74971379250"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab0f7c1785f22a415d8f7d74971379250">PADS_BANK0_GPIO18_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab0f7c1785f22a415d8f7d74971379250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffb2bcd8120be36a47a6efeac23aca4" id="r_a5ffb2bcd8120be36a47a6efeac23aca4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5ffb2bcd8120be36a47a6efeac23aca4">PADS_BANK0_GPIO18_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5ffb2bcd8120be36a47a6efeac23aca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672034b3e9254b520a7ee35a97ff0ef0" id="r_a672034b3e9254b520a7ee35a97ff0ef0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a672034b3e9254b520a7ee35a97ff0ef0">PADS_BANK0_GPIO18_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a672034b3e9254b520a7ee35a97ff0ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd08501f02f8b346cb27e9b89649b984" id="r_abd08501f02f8b346cb27e9b89649b984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd08501f02f8b346cb27e9b89649b984">PADS_BANK0_GPIO18_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abd08501f02f8b346cb27e9b89649b984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f22b3724a004f3263fdcd5df7d3f508" id="r_a0f22b3724a004f3263fdcd5df7d3f508"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0f22b3724a004f3263fdcd5df7d3f508">PADS_BANK0_GPIO18_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0f22b3724a004f3263fdcd5df7d3f508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bb38bbec4569269d751f94899e9bb1" id="r_a16bb38bbec4569269d751f94899e9bb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a16bb38bbec4569269d751f94899e9bb1">PADS_BANK0_GPIO18_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a16bb38bbec4569269d751f94899e9bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdd9cd00884706aa1eaea557b37470a" id="r_aecdd9cd00884706aa1eaea557b37470a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aecdd9cd00884706aa1eaea557b37470a">PADS_BANK0_GPIO18_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aecdd9cd00884706aa1eaea557b37470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f9021c35b12beb5e3868f235cc746b" id="r_a08f9021c35b12beb5e3868f235cc746b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a08f9021c35b12beb5e3868f235cc746b">PADS_BANK0_GPIO18_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a08f9021c35b12beb5e3868f235cc746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740c5018329a174100a23286814eddc2" id="r_a740c5018329a174100a23286814eddc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a740c5018329a174100a23286814eddc2">PADS_BANK0_GPIO18_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:a740c5018329a174100a23286814eddc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf70d2e8075c3b851e62b2bc7277bcbc" id="r_aaf70d2e8075c3b851e62b2bc7277bcbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaf70d2e8075c3b851e62b2bc7277bcbc">PADS_BANK0_GPIO18_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf70d2e8075c3b851e62b2bc7277bcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dc32b4a539d15917f390a3e144b481" id="r_ac6dc32b4a539d15917f390a3e144b481"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac6dc32b4a539d15917f390a3e144b481">PADS_BANK0_GPIO18_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac6dc32b4a539d15917f390a3e144b481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33791d082838ad88ea27cb35e385478f" id="r_a33791d082838ad88ea27cb35e385478f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33791d082838ad88ea27cb35e385478f">PADS_BANK0_GPIO18_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a33791d082838ad88ea27cb35e385478f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd272472061ac7a39812b3ecee42690" id="r_a6cd272472061ac7a39812b3ecee42690"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6cd272472061ac7a39812b3ecee42690">PADS_BANK0_GPIO18_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6cd272472061ac7a39812b3ecee42690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168b3b4136a539cfaf133b22d9601d6f" id="r_a168b3b4136a539cfaf133b22d9601d6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a168b3b4136a539cfaf133b22d9601d6f">PADS_BANK0_GPIO18_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a168b3b4136a539cfaf133b22d9601d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b122739fe4346781640a80a28f370f" id="r_ab6b122739fe4346781640a80a28f370f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6b122739fe4346781640a80a28f370f">PADS_BANK0_GPIO18_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab6b122739fe4346781640a80a28f370f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04513f06ec0233c0202c4082eb37e0c3" id="r_a04513f06ec0233c0202c4082eb37e0c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a04513f06ec0233c0202c4082eb37e0c3">PADS_BANK0_GPIO18_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a04513f06ec0233c0202c4082eb37e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe97f1d9cce29ef4c66454c1f3668d7a" id="r_afe97f1d9cce29ef4c66454c1f3668d7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afe97f1d9cce29ef4c66454c1f3668d7a">PADS_BANK0_GPIO18_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afe97f1d9cce29ef4c66454c1f3668d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d2602110d8b98430dd4ecf415dbc8d" id="r_a75d2602110d8b98430dd4ecf415dbc8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a75d2602110d8b98430dd4ecf415dbc8d">PADS_BANK0_GPIO18_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a75d2602110d8b98430dd4ecf415dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5641e77e1d22698e530c3ee5965caa" id="r_a4f5641e77e1d22698e530c3ee5965caa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4f5641e77e1d22698e530c3ee5965caa">PADS_BANK0_GPIO18_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4f5641e77e1d22698e530c3ee5965caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829a1ac075a15eec36b7b1dd511b653e" id="r_a829a1ac075a15eec36b7b1dd511b653e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a829a1ac075a15eec36b7b1dd511b653e">PADS_BANK0_GPIO18_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a829a1ac075a15eec36b7b1dd511b653e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e910a4040051c17f3f1a25a80bcd41" id="r_a75e910a4040051c17f3f1a25a80bcd41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a75e910a4040051c17f3f1a25a80bcd41">PADS_BANK0_GPIO18_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a75e910a4040051c17f3f1a25a80bcd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68aa08998bd33f8fdbe842e05cba0708" id="r_a68aa08998bd33f8fdbe842e05cba0708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a68aa08998bd33f8fdbe842e05cba0708">PADS_BANK0_GPIO18_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a68aa08998bd33f8fdbe842e05cba0708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47dd2f93ae63f8e3fe1abce8ba20749c" id="r_a47dd2f93ae63f8e3fe1abce8ba20749c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47dd2f93ae63f8e3fe1abce8ba20749c">PADS_BANK0_GPIO18_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a47dd2f93ae63f8e3fe1abce8ba20749c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27915fca1bebc417822b4073e3e2303" id="r_af27915fca1bebc417822b4073e3e2303"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af27915fca1bebc417822b4073e3e2303">PADS_BANK0_GPIO18_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af27915fca1bebc417822b4073e3e2303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47522b0dda612a8553e3184f35d95a70" id="r_a47522b0dda612a8553e3184f35d95a70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47522b0dda612a8553e3184f35d95a70">PADS_BANK0_GPIO18_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a47522b0dda612a8553e3184f35d95a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d88a27a26f4301d9f6983909ed79eab" id="r_a7d88a27a26f4301d9f6983909ed79eab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7d88a27a26f4301d9f6983909ed79eab">PADS_BANK0_GPIO18_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7d88a27a26f4301d9f6983909ed79eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77176f734c8e633dc86298ba280350c6" id="r_a77176f734c8e633dc86298ba280350c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77176f734c8e633dc86298ba280350c6">PADS_BANK0_GPIO18_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a77176f734c8e633dc86298ba280350c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb484f7aa37a36de755485b94bb07cc3" id="r_acb484f7aa37a36de755485b94bb07cc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acb484f7aa37a36de755485b94bb07cc3">PADS_BANK0_GPIO18_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acb484f7aa37a36de755485b94bb07cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d5ba3336f71ad5f85998dcbeb02fbe" id="r_a16d5ba3336f71ad5f85998dcbeb02fbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a16d5ba3336f71ad5f85998dcbeb02fbe">PADS_BANK0_GPIO18_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a16d5ba3336f71ad5f85998dcbeb02fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a3776bec421e5b01bd2359a48558a2" id="r_a20a3776bec421e5b01bd2359a48558a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20a3776bec421e5b01bd2359a48558a2">PADS_BANK0_GPIO18_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a20a3776bec421e5b01bd2359a48558a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fee17b1f42f7a9242c2b45c3fd08b0" id="r_a93fee17b1f42f7a9242c2b45c3fd08b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93fee17b1f42f7a9242c2b45c3fd08b0">PADS_BANK0_GPIO19_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a93fee17b1f42f7a9242c2b45c3fd08b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8339d0ec1d0c54786d1b7c74f81f83c" id="r_af8339d0ec1d0c54786d1b7c74f81f83c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af8339d0ec1d0c54786d1b7c74f81f83c">PADS_BANK0_GPIO19_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af8339d0ec1d0c54786d1b7c74f81f83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1277c906e357923722f695daaa66a9" id="r_a8a1277c906e357923722f695daaa66a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8a1277c906e357923722f695daaa66a9">PADS_BANK0_GPIO19_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a8a1277c906e357923722f695daaa66a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ec87042a33b958308b7951936d9d4c" id="r_ab2ec87042a33b958308b7951936d9d4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab2ec87042a33b958308b7951936d9d4c">PADS_BANK0_GPIO19_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab2ec87042a33b958308b7951936d9d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929264f1e8957324984d2f473789b869" id="r_a929264f1e8957324984d2f473789b869"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a929264f1e8957324984d2f473789b869">PADS_BANK0_GPIO19_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a929264f1e8957324984d2f473789b869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79642379c48a9e636fd8bb19a639c708" id="r_a79642379c48a9e636fd8bb19a639c708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79642379c48a9e636fd8bb19a639c708">PADS_BANK0_GPIO19_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a79642379c48a9e636fd8bb19a639c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bebc822ce0172d6ab05182a258b4075" id="r_a3bebc822ce0172d6ab05182a258b4075"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3bebc822ce0172d6ab05182a258b4075">PADS_BANK0_GPIO19_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3bebc822ce0172d6ab05182a258b4075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bec28164848018c521aa8fc134f3a60" id="r_a7bec28164848018c521aa8fc134f3a60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7bec28164848018c521aa8fc134f3a60">PADS_BANK0_GPIO19_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7bec28164848018c521aa8fc134f3a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6eed4048466f3aa23bc395813bbacc4" id="r_ab6eed4048466f3aa23bc395813bbacc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6eed4048466f3aa23bc395813bbacc4">PADS_BANK0_GPIO19_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab6eed4048466f3aa23bc395813bbacc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d24646174907ad70fa75ce627e4c2b" id="r_a41d24646174907ad70fa75ce627e4c2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a41d24646174907ad70fa75ce627e4c2b">PADS_BANK0_GPIO19_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a41d24646174907ad70fa75ce627e4c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ff6ec44cbc0c1990129c337f25f615" id="r_a14ff6ec44cbc0c1990129c337f25f615"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14ff6ec44cbc0c1990129c337f25f615">PADS_BANK0_GPIO19_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a14ff6ec44cbc0c1990129c337f25f615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030144254911ced7b6f40459f3ef8b95" id="r_a030144254911ced7b6f40459f3ef8b95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a030144254911ced7b6f40459f3ef8b95">PADS_BANK0_GPIO19_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a030144254911ced7b6f40459f3ef8b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41730f542f46c87c8d4951e334818d01" id="r_a41730f542f46c87c8d4951e334818d01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a41730f542f46c87c8d4951e334818d01">PADS_BANK0_GPIO19_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a41730f542f46c87c8d4951e334818d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1d60e5188b951ed702191431315e4a" id="r_a4e1d60e5188b951ed702191431315e4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e1d60e5188b951ed702191431315e4a">PADS_BANK0_GPIO19_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4e1d60e5188b951ed702191431315e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b790aec7cf0cd185dc7a83e5f7f782f" id="r_a0b790aec7cf0cd185dc7a83e5f7f782f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0b790aec7cf0cd185dc7a83e5f7f782f">PADS_BANK0_GPIO19_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b790aec7cf0cd185dc7a83e5f7f782f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d0da1f631e3c33a372b426f914bd92" id="r_ae4d0da1f631e3c33a372b426f914bd92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4d0da1f631e3c33a372b426f914bd92">PADS_BANK0_GPIO19_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4d0da1f631e3c33a372b426f914bd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e2f1e0052100e1cfb5ca0881d1ccbf" id="r_aa2e2f1e0052100e1cfb5ca0881d1ccbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa2e2f1e0052100e1cfb5ca0881d1ccbf">PADS_BANK0_GPIO19_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aa2e2f1e0052100e1cfb5ca0881d1ccbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea63da9436962864944ed9dda664f5b" id="r_a3ea63da9436962864944ed9dda664f5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ea63da9436962864944ed9dda664f5b">PADS_BANK0_GPIO19_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a3ea63da9436962864944ed9dda664f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cb9585785fa6f6f8d8853aa6644571" id="r_af6cb9585785fa6f6f8d8853aa6644571"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af6cb9585785fa6f6f8d8853aa6644571">PADS_BANK0_GPIO19_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af6cb9585785fa6f6f8d8853aa6644571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4e6acb3627ef9c910a5b04def7019f" id="r_a9b4e6acb3627ef9c910a5b04def7019f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9b4e6acb3627ef9c910a5b04def7019f">PADS_BANK0_GPIO19_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9b4e6acb3627ef9c910a5b04def7019f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22eb84932aab1acf4fa057fc6870071" id="r_ad22eb84932aab1acf4fa057fc6870071"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad22eb84932aab1acf4fa057fc6870071">PADS_BANK0_GPIO19_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad22eb84932aab1acf4fa057fc6870071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969bd232cef0ee486e038a9899f43eb2" id="r_a969bd232cef0ee486e038a9899f43eb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a969bd232cef0ee486e038a9899f43eb2">PADS_BANK0_GPIO19_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a969bd232cef0ee486e038a9899f43eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a874a3d7f6026b197e38b4505f87cb3" id="r_a9a874a3d7f6026b197e38b4505f87cb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9a874a3d7f6026b197e38b4505f87cb3">PADS_BANK0_GPIO19_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9a874a3d7f6026b197e38b4505f87cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b2f9e40d87aa429c8fa5363a36f385" id="r_a46b2f9e40d87aa429c8fa5363a36f385"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a46b2f9e40d87aa429c8fa5363a36f385">PADS_BANK0_GPIO19_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a46b2f9e40d87aa429c8fa5363a36f385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a89499f1901aeb74272a914c6a09e4" id="r_a28a89499f1901aeb74272a914c6a09e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a28a89499f1901aeb74272a914c6a09e4">PADS_BANK0_GPIO19_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a28a89499f1901aeb74272a914c6a09e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d7271a6f83fcd4450ac85a0bf84e35" id="r_ad8d7271a6f83fcd4450ac85a0bf84e35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad8d7271a6f83fcd4450ac85a0bf84e35">PADS_BANK0_GPIO19_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:ad8d7271a6f83fcd4450ac85a0bf84e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2128b015c39bb2aa5fc0f267b35a459" id="r_ad2128b015c39bb2aa5fc0f267b35a459"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2128b015c39bb2aa5fc0f267b35a459">PADS_BANK0_GPIO19_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2128b015c39bb2aa5fc0f267b35a459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5342a7a30a1425ef20fe8e0216da534c" id="r_a5342a7a30a1425ef20fe8e0216da534c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5342a7a30a1425ef20fe8e0216da534c">PADS_BANK0_GPIO19_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a5342a7a30a1425ef20fe8e0216da534c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac687298412854dfac2487b3fb4e7db8e" id="r_ac687298412854dfac2487b3fb4e7db8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac687298412854dfac2487b3fb4e7db8e">PADS_BANK0_GPIO19_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac687298412854dfac2487b3fb4e7db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2633ea3023b245a565c762fd0e7201e8" id="r_a2633ea3023b245a565c762fd0e7201e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2633ea3023b245a565c762fd0e7201e8">PADS_BANK0_GPIO19_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2633ea3023b245a565c762fd0e7201e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad52c1f7e3758923deea3706546bb617" id="r_aad52c1f7e3758923deea3706546bb617"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aad52c1f7e3758923deea3706546bb617">PADS_BANK0_GPIO19_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aad52c1f7e3758923deea3706546bb617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5099f40b63de2ae873c9e0783521ca42" id="r_a5099f40b63de2ae873c9e0783521ca42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5099f40b63de2ae873c9e0783521ca42">PADS_BANK0_GPIO19_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5099f40b63de2ae873c9e0783521ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3fa54434262e52ff7958f8727631f0" id="r_a6c3fa54434262e52ff7958f8727631f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6c3fa54434262e52ff7958f8727631f0">PADS_BANK0_GPIO19_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6c3fa54434262e52ff7958f8727631f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79930b234557c358dbd6208fb27fd26c" id="r_a79930b234557c358dbd6208fb27fd26c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79930b234557c358dbd6208fb27fd26c">PADS_BANK0_GPIO19_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a79930b234557c358dbd6208fb27fd26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1733a8cb0a7fe2ea103d2cb3cf51f83a" id="r_a1733a8cb0a7fe2ea103d2cb3cf51f83a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1733a8cb0a7fe2ea103d2cb3cf51f83a">PADS_BANK0_GPIO19_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1733a8cb0a7fe2ea103d2cb3cf51f83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2738858e285a4f9e7c95a24e72eca6b8" id="r_a2738858e285a4f9e7c95a24e72eca6b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2738858e285a4f9e7c95a24e72eca6b8">PADS_BANK0_GPIO19_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2738858e285a4f9e7c95a24e72eca6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50772f18bd8bde77b9befd912d83b222" id="r_a50772f18bd8bde77b9befd912d83b222"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a50772f18bd8bde77b9befd912d83b222">PADS_BANK0_GPIO19_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a50772f18bd8bde77b9befd912d83b222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aac73f93478bc8083b14b25c4f13798" id="r_a0aac73f93478bc8083b14b25c4f13798"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0aac73f93478bc8083b14b25c4f13798">PADS_BANK0_GPIO19_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0aac73f93478bc8083b14b25c4f13798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0a4c93beb06b51666bbc7a5d19efc5" id="r_a4d0a4c93beb06b51666bbc7a5d19efc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4d0a4c93beb06b51666bbc7a5d19efc5">PADS_BANK0_GPIO19_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a4d0a4c93beb06b51666bbc7a5d19efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b66c3f203230cee849aaaa861596e32" id="r_a2b66c3f203230cee849aaaa861596e32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b66c3f203230cee849aaaa861596e32">PADS_BANK0_GPIO19_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2b66c3f203230cee849aaaa861596e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbbe0875b33cbba59f5ee59a285e3b2" id="r_aedbbe0875b33cbba59f5ee59a285e3b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aedbbe0875b33cbba59f5ee59a285e3b2">PADS_BANK0_GPIO19_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aedbbe0875b33cbba59f5ee59a285e3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a386bd6811390e4f4dbeff9e903d33" id="r_a60a386bd6811390e4f4dbeff9e903d33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60a386bd6811390e4f4dbeff9e903d33">PADS_BANK0_GPIO19_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a60a386bd6811390e4f4dbeff9e903d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2efac296d13cb78a97d0ccc2d0b551fd" id="r_a2efac296d13cb78a97d0ccc2d0b551fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2efac296d13cb78a97d0ccc2d0b551fd">PADS_BANK0_GPIO19_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2efac296d13cb78a97d0ccc2d0b551fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc243391f7fff1acf85362954a06c665" id="r_abc243391f7fff1acf85362954a06c665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abc243391f7fff1acf85362954a06c665">PADS_BANK0_GPIO19_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abc243391f7fff1acf85362954a06c665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4360bb01880a66a7438c46b66dbde2a" id="r_af4360bb01880a66a7438c46b66dbde2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af4360bb01880a66a7438c46b66dbde2a">PADS_BANK0_GPIO19_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af4360bb01880a66a7438c46b66dbde2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64339055e20d3d8b71c4eb62b0bbc7b0" id="r_a64339055e20d3d8b71c4eb62b0bbc7b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64339055e20d3d8b71c4eb62b0bbc7b0">PADS_BANK0_GPIO19_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a64339055e20d3d8b71c4eb62b0bbc7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9caca9258b61da2c340e4e325e0673" id="r_a7b9caca9258b61da2c340e4e325e0673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7b9caca9258b61da2c340e4e325e0673">PADS_BANK0_GPIO19_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7b9caca9258b61da2c340e4e325e0673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b7e174face2c3d4f7e425bc75f86f2" id="r_ae4b7e174face2c3d4f7e425bc75f86f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4b7e174face2c3d4f7e425bc75f86f2">PADS_BANK0_GPIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ae4b7e174face2c3d4f7e425bc75f86f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b599d2f5f2c1b66391f6a5abe83e7d" id="r_a23b599d2f5f2c1b66391f6a5abe83e7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23b599d2f5f2c1b66391f6a5abe83e7d">PADS_BANK0_GPIO1_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a23b599d2f5f2c1b66391f6a5abe83e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6574f5a963fa105008a837ba3bde4dc" id="r_aa6574f5a963fa105008a837ba3bde4dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa6574f5a963fa105008a837ba3bde4dc">PADS_BANK0_GPIO1_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aa6574f5a963fa105008a837ba3bde4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa9edc198768cd7cc99dd1e3c63dfb1" id="r_a6fa9edc198768cd7cc99dd1e3c63dfb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6fa9edc198768cd7cc99dd1e3c63dfb1">PADS_BANK0_GPIO1_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6fa9edc198768cd7cc99dd1e3c63dfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c61879195f28f40911e0347011cea0d" id="r_a5c61879195f28f40911e0347011cea0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c61879195f28f40911e0347011cea0d">PADS_BANK0_GPIO1_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5c61879195f28f40911e0347011cea0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9394bf5185ced2d0e2c3ccdf9210537a" id="r_a9394bf5185ced2d0e2c3ccdf9210537a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9394bf5185ced2d0e2c3ccdf9210537a">PADS_BANK0_GPIO1_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9394bf5185ced2d0e2c3ccdf9210537a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb51d732ef2003ed384dac48081620f" id="r_adbb51d732ef2003ed384dac48081620f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adbb51d732ef2003ed384dac48081620f">PADS_BANK0_GPIO1_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:adbb51d732ef2003ed384dac48081620f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bbfac55caae8173c91bcbbb03db0fd" id="r_a23bbfac55caae8173c91bcbbb03db0fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23bbfac55caae8173c91bcbbb03db0fd">PADS_BANK0_GPIO1_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a23bbfac55caae8173c91bcbbb03db0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0c0bf0d5c79578060cbcde717ee443" id="r_a9f0c0bf0d5c79578060cbcde717ee443"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f0c0bf0d5c79578060cbcde717ee443">PADS_BANK0_GPIO1_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9f0c0bf0d5c79578060cbcde717ee443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad139e2d5ef75018168024d56d33657f8" id="r_ad139e2d5ef75018168024d56d33657f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad139e2d5ef75018168024d56d33657f8">PADS_BANK0_GPIO1_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ad139e2d5ef75018168024d56d33657f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6653577021a77e9ecc89f67f38369bbd" id="r_a6653577021a77e9ecc89f67f38369bbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6653577021a77e9ecc89f67f38369bbd">PADS_BANK0_GPIO1_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6653577021a77e9ecc89f67f38369bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc5a0be12024c396bf305a0b0267b9f" id="r_addc5a0be12024c396bf305a0b0267b9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#addc5a0be12024c396bf305a0b0267b9f">PADS_BANK0_GPIO1_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:addc5a0be12024c396bf305a0b0267b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a050b7ea6e05d2801c9189dca39467" id="r_a94a050b7ea6e05d2801c9189dca39467"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a94a050b7ea6e05d2801c9189dca39467">PADS_BANK0_GPIO1_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a94a050b7ea6e05d2801c9189dca39467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b208f2fd119ad5bb40305e6220762bb" id="r_a1b208f2fd119ad5bb40305e6220762bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1b208f2fd119ad5bb40305e6220762bb">PADS_BANK0_GPIO1_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1b208f2fd119ad5bb40305e6220762bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5531817aeeda330ca5bffc35ea95fdba" id="r_a5531817aeeda330ca5bffc35ea95fdba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5531817aeeda330ca5bffc35ea95fdba">PADS_BANK0_GPIO1_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5531817aeeda330ca5bffc35ea95fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7b1136d1270bb4a88975a6b7323901" id="r_aba7b1136d1270bb4a88975a6b7323901"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba7b1136d1270bb4a88975a6b7323901">PADS_BANK0_GPIO1_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aba7b1136d1270bb4a88975a6b7323901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24005754e19b885e6f44cd8fc3eb7f8d" id="r_a24005754e19b885e6f44cd8fc3eb7f8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a24005754e19b885e6f44cd8fc3eb7f8d">PADS_BANK0_GPIO1_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a24005754e19b885e6f44cd8fc3eb7f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba67dccccc880696432a5bd35bf0493" id="r_afba67dccccc880696432a5bd35bf0493"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afba67dccccc880696432a5bd35bf0493">PADS_BANK0_GPIO1_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afba67dccccc880696432a5bd35bf0493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec4f4d298d5ae071788d1d8d9bb0eb3" id="r_a3ec4f4d298d5ae071788d1d8d9bb0eb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ec4f4d298d5ae071788d1d8d9bb0eb3">PADS_BANK0_GPIO1_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a3ec4f4d298d5ae071788d1d8d9bb0eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c16c9e1efb8aefb646af33c11bb7c58" id="r_a6c16c9e1efb8aefb646af33c11bb7c58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6c16c9e1efb8aefb646af33c11bb7c58">PADS_BANK0_GPIO1_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6c16c9e1efb8aefb646af33c11bb7c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1fc72e31923b62a5e51e17efe5b0d3" id="r_a5e1fc72e31923b62a5e51e17efe5b0d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5e1fc72e31923b62a5e51e17efe5b0d3">PADS_BANK0_GPIO1_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5e1fc72e31923b62a5e51e17efe5b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf798f99b0bcf0565736446ba3d68d04" id="r_acf798f99b0bcf0565736446ba3d68d04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf798f99b0bcf0565736446ba3d68d04">PADS_BANK0_GPIO1_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:acf798f99b0bcf0565736446ba3d68d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3b2206cc02883f9cc687cc417886e8" id="r_aba3b2206cc02883f9cc687cc417886e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba3b2206cc02883f9cc687cc417886e8">PADS_BANK0_GPIO1_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aba3b2206cc02883f9cc687cc417886e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6964923ea1b176dc96a84bab106f862" id="r_ab6964923ea1b176dc96a84bab106f862"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6964923ea1b176dc96a84bab106f862">PADS_BANK0_GPIO1_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab6964923ea1b176dc96a84bab106f862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9f1cf686cfcffa4c964571e52ad154" id="r_a8b9f1cf686cfcffa4c964571e52ad154"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b9f1cf686cfcffa4c964571e52ad154">PADS_BANK0_GPIO1_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b9f1cf686cfcffa4c964571e52ad154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f3f8abdd4f2fd13af0f5635532df39" id="r_a11f3f8abdd4f2fd13af0f5635532df39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a11f3f8abdd4f2fd13af0f5635532df39">PADS_BANK0_GPIO1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a11f3f8abdd4f2fd13af0f5635532df39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecd100178232d42468909645e3cd3af" id="r_aeecd100178232d42468909645e3cd3af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeecd100178232d42468909645e3cd3af">PADS_BANK0_GPIO1_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeecd100178232d42468909645e3cd3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288b27f24f6ea3845a3735e152f02501" id="r_a288b27f24f6ea3845a3735e152f02501"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a288b27f24f6ea3845a3735e152f02501">PADS_BANK0_GPIO1_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a288b27f24f6ea3845a3735e152f02501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a01b116c7cbd0ecebd8cf70bcccd78" id="r_a98a01b116c7cbd0ecebd8cf70bcccd78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98a01b116c7cbd0ecebd8cf70bcccd78">PADS_BANK0_GPIO1_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a98a01b116c7cbd0ecebd8cf70bcccd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f581707452f5cfff1d0ad5c121e6e51" id="r_a0f581707452f5cfff1d0ad5c121e6e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0f581707452f5cfff1d0ad5c121e6e51">PADS_BANK0_GPIO1_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0f581707452f5cfff1d0ad5c121e6e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb36672cf5b370bd788787f40976d279" id="r_acb36672cf5b370bd788787f40976d279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acb36672cf5b370bd788787f40976d279">PADS_BANK0_GPIO1_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acb36672cf5b370bd788787f40976d279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0739a1be9ac9ff3e7eaeadbbcc5aa834" id="r_a0739a1be9ac9ff3e7eaeadbbcc5aa834"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0739a1be9ac9ff3e7eaeadbbcc5aa834">PADS_BANK0_GPIO1_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0739a1be9ac9ff3e7eaeadbbcc5aa834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8982df0e782a79d5acef4119b4952a57" id="r_a8982df0e782a79d5acef4119b4952a57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8982df0e782a79d5acef4119b4952a57">PADS_BANK0_GPIO1_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a8982df0e782a79d5acef4119b4952a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec6ef814ff24cbf745ac55f20607099" id="r_a3ec6ef814ff24cbf745ac55f20607099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ec6ef814ff24cbf745ac55f20607099">PADS_BANK0_GPIO1_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3ec6ef814ff24cbf745ac55f20607099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf4c68630c6622602052f73b2618d83" id="r_afcf4c68630c6622602052f73b2618d83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afcf4c68630c6622602052f73b2618d83">PADS_BANK0_GPIO1_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afcf4c68630c6622602052f73b2618d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9abadffee2678b310e441d2aa7d13e" id="r_add9abadffee2678b310e441d2aa7d13e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#add9abadffee2678b310e441d2aa7d13e">PADS_BANK0_GPIO1_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:add9abadffee2678b310e441d2aa7d13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e24dd23dfd0622aa8f9b1eacf7ab07" id="r_a19e24dd23dfd0622aa8f9b1eacf7ab07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19e24dd23dfd0622aa8f9b1eacf7ab07">PADS_BANK0_GPIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a19e24dd23dfd0622aa8f9b1eacf7ab07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa564aca3f48ff37cb798a4489a8d0495" id="r_aa564aca3f48ff37cb798a4489a8d0495"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa564aca3f48ff37cb798a4489a8d0495">PADS_BANK0_GPIO1_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa564aca3f48ff37cb798a4489a8d0495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fc043d52f2f51973a3535ea133cfd2" id="r_a52fc043d52f2f51973a3535ea133cfd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a52fc043d52f2f51973a3535ea133cfd2">PADS_BANK0_GPIO1_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a52fc043d52f2f51973a3535ea133cfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398b0acc708ed711da26e6e5de5e5703" id="r_a398b0acc708ed711da26e6e5de5e5703"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a398b0acc708ed711da26e6e5de5e5703">PADS_BANK0_GPIO1_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a398b0acc708ed711da26e6e5de5e5703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf2059f4731471bca16d0b224423292" id="r_afcf2059f4731471bca16d0b224423292"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afcf2059f4731471bca16d0b224423292">PADS_BANK0_GPIO1_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afcf2059f4731471bca16d0b224423292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649f96f88dd68f851e631829b75de29c" id="r_a649f96f88dd68f851e631829b75de29c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a649f96f88dd68f851e631829b75de29c">PADS_BANK0_GPIO1_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a649f96f88dd68f851e631829b75de29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e24c41f089f085a25c5934546f1095a" id="r_a2e24c41f089f085a25c5934546f1095a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2e24c41f089f085a25c5934546f1095a">PADS_BANK0_GPIO1_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2e24c41f089f085a25c5934546f1095a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e1687793c67ddaa1fa5e905aadfb6d" id="r_aa3e1687793c67ddaa1fa5e905aadfb6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa3e1687793c67ddaa1fa5e905aadfb6d">PADS_BANK0_GPIO1_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa3e1687793c67ddaa1fa5e905aadfb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5bf2ea33e577a48205a97cb0932cb7" id="r_a3b5bf2ea33e577a48205a97cb0932cb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3b5bf2ea33e577a48205a97cb0932cb7">PADS_BANK0_GPIO1_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3b5bf2ea33e577a48205a97cb0932cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae58f2b8e37fcd10bcde1a092b05a40a" id="r_aae58f2b8e37fcd10bcde1a092b05a40a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aae58f2b8e37fcd10bcde1a092b05a40a">PADS_BANK0_GPIO1_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aae58f2b8e37fcd10bcde1a092b05a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eebdd5bf593ea58b9dede5ba72a60cc" id="r_a6eebdd5bf593ea58b9dede5ba72a60cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6eebdd5bf593ea58b9dede5ba72a60cc">PADS_BANK0_GPIO1_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6eebdd5bf593ea58b9dede5ba72a60cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92d7e45bf12027a8bb1ac7ccd0a75d8" id="r_aa92d7e45bf12027a8bb1ac7ccd0a75d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa92d7e45bf12027a8bb1ac7ccd0a75d8">PADS_BANK0_GPIO20_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:aa92d7e45bf12027a8bb1ac7ccd0a75d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0dfc563e4675323697380465c6fdfd" id="r_aee0dfc563e4675323697380465c6fdfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aee0dfc563e4675323697380465c6fdfd">PADS_BANK0_GPIO20_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aee0dfc563e4675323697380465c6fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae009e764bdf4a38ce35fdad95c5158eb" id="r_ae009e764bdf4a38ce35fdad95c5158eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae009e764bdf4a38ce35fdad95c5158eb">PADS_BANK0_GPIO20_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ae009e764bdf4a38ce35fdad95c5158eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e9889e63cebcb926661f9e416ed196" id="r_a25e9889e63cebcb926661f9e416ed196"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a25e9889e63cebcb926661f9e416ed196">PADS_BANK0_GPIO20_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a25e9889e63cebcb926661f9e416ed196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae3183b20d7fd1afde0fb42621416fd" id="r_abae3183b20d7fd1afde0fb42621416fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abae3183b20d7fd1afde0fb42621416fd">PADS_BANK0_GPIO20_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:abae3183b20d7fd1afde0fb42621416fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5e105967fdd8bf2fc579d9e14c0cdd" id="r_a9c5e105967fdd8bf2fc579d9e14c0cdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c5e105967fdd8bf2fc579d9e14c0cdd">PADS_BANK0_GPIO20_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9c5e105967fdd8bf2fc579d9e14c0cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c717de539744cb3124b31b453fc266b" id="r_a3c717de539744cb3124b31b453fc266b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c717de539744cb3124b31b453fc266b">PADS_BANK0_GPIO20_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3c717de539744cb3124b31b453fc266b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c2cd5afb519ff9f10c12872c8a94d9" id="r_a15c2cd5afb519ff9f10c12872c8a94d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a15c2cd5afb519ff9f10c12872c8a94d9">PADS_BANK0_GPIO20_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15c2cd5afb519ff9f10c12872c8a94d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcc0509954a50e6e055e2b480890e6f" id="r_a4fcc0509954a50e6e055e2b480890e6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4fcc0509954a50e6e055e2b480890e6f">PADS_BANK0_GPIO20_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4fcc0509954a50e6e055e2b480890e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a908e9b12f7b8b5a203b0bbc105b95871" id="r_a908e9b12f7b8b5a203b0bbc105b95871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a908e9b12f7b8b5a203b0bbc105b95871">PADS_BANK0_GPIO20_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a908e9b12f7b8b5a203b0bbc105b95871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27db3fa02b9c0143d2667899d9980401" id="r_a27db3fa02b9c0143d2667899d9980401"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a27db3fa02b9c0143d2667899d9980401">PADS_BANK0_GPIO20_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a27db3fa02b9c0143d2667899d9980401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4053fb038e94143b5feb68ed753327" id="r_aca4053fb038e94143b5feb68ed753327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aca4053fb038e94143b5feb68ed753327">PADS_BANK0_GPIO20_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aca4053fb038e94143b5feb68ed753327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71207763ec4eb6cb50659e17af35b073" id="r_a71207763ec4eb6cb50659e17af35b073"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71207763ec4eb6cb50659e17af35b073">PADS_BANK0_GPIO20_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a71207763ec4eb6cb50659e17af35b073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1ddf99a14af23a4dc28f23b207624d" id="r_aac1ddf99a14af23a4dc28f23b207624d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aac1ddf99a14af23a4dc28f23b207624d">PADS_BANK0_GPIO20_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aac1ddf99a14af23a4dc28f23b207624d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063d96396f26451c285404dd6fe74e43" id="r_a063d96396f26451c285404dd6fe74e43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a063d96396f26451c285404dd6fe74e43">PADS_BANK0_GPIO20_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a063d96396f26451c285404dd6fe74e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d2e9ae72aa79a08c6ba90abf4a9bb4" id="r_a87d2e9ae72aa79a08c6ba90abf4a9bb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a87d2e9ae72aa79a08c6ba90abf4a9bb4">PADS_BANK0_GPIO20_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a87d2e9ae72aa79a08c6ba90abf4a9bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4373f05f6c9161da4b31cc47b8e5653c" id="r_a4373f05f6c9161da4b31cc47b8e5653c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4373f05f6c9161da4b31cc47b8e5653c">PADS_BANK0_GPIO20_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a4373f05f6c9161da4b31cc47b8e5653c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf73b8bd81fa8bf397aad044e2a6dcdb" id="r_acf73b8bd81fa8bf397aad044e2a6dcdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf73b8bd81fa8bf397aad044e2a6dcdb">PADS_BANK0_GPIO20_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:acf73b8bd81fa8bf397aad044e2a6dcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb703252209d60c37ab2703b4f29842" id="r_a1eb703252209d60c37ab2703b4f29842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1eb703252209d60c37ab2703b4f29842">PADS_BANK0_GPIO20_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a1eb703252209d60c37ab2703b4f29842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74dccf8ae038cd750d75e2056cb6c8e" id="r_ae74dccf8ae038cd750d75e2056cb6c8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae74dccf8ae038cd750d75e2056cb6c8e">PADS_BANK0_GPIO20_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae74dccf8ae038cd750d75e2056cb6c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae34fd9c0588494c132e0a524c01adb" id="r_afae34fd9c0588494c132e0a524c01adb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afae34fd9c0588494c132e0a524c01adb">PADS_BANK0_GPIO20_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afae34fd9c0588494c132e0a524c01adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90230104a8c0d25f72f7494cce3ddafb" id="r_a90230104a8c0d25f72f7494cce3ddafb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a90230104a8c0d25f72f7494cce3ddafb">PADS_BANK0_GPIO20_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a90230104a8c0d25f72f7494cce3ddafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae776f74a4bc909a2c1bb5ac0c3fe3df2" id="r_ae776f74a4bc909a2c1bb5ac0c3fe3df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae776f74a4bc909a2c1bb5ac0c3fe3df2">PADS_BANK0_GPIO20_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae776f74a4bc909a2c1bb5ac0c3fe3df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a1f0e3e34cab3a8c9b494cc695f9d4" id="r_a05a1f0e3e34cab3a8c9b494cc695f9d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a05a1f0e3e34cab3a8c9b494cc695f9d4">PADS_BANK0_GPIO20_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a05a1f0e3e34cab3a8c9b494cc695f9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a095efb0c7dfb108a1b44ebe33f017" id="r_ae0a095efb0c7dfb108a1b44ebe33f017"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0a095efb0c7dfb108a1b44ebe33f017">PADS_BANK0_GPIO20_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae0a095efb0c7dfb108a1b44ebe33f017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b040a838570642f8591366cf67d7f79" id="r_a6b040a838570642f8591366cf67d7f79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6b040a838570642f8591366cf67d7f79">PADS_BANK0_GPIO20_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:a6b040a838570642f8591366cf67d7f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86637e37aef91fbba472ea7c582bedab" id="r_a86637e37aef91fbba472ea7c582bedab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a86637e37aef91fbba472ea7c582bedab">PADS_BANK0_GPIO20_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a86637e37aef91fbba472ea7c582bedab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6b21cff568567e0023761507b0bdb0" id="r_abd6b21cff568567e0023761507b0bdb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd6b21cff568567e0023761507b0bdb0">PADS_BANK0_GPIO20_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:abd6b21cff568567e0023761507b0bdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9217c5df7ae4ed151560c15b4f8db8" id="r_abb9217c5df7ae4ed151560c15b4f8db8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abb9217c5df7ae4ed151560c15b4f8db8">PADS_BANK0_GPIO20_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abb9217c5df7ae4ed151560c15b4f8db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24149a5cc2699bee8a1bcfe9eaea0241" id="r_a24149a5cc2699bee8a1bcfe9eaea0241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a24149a5cc2699bee8a1bcfe9eaea0241">PADS_BANK0_GPIO20_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a24149a5cc2699bee8a1bcfe9eaea0241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4dabbd328fb474d0ad889ca9e6e6fc" id="r_a1f4dabbd328fb474d0ad889ca9e6e6fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1f4dabbd328fb474d0ad889ca9e6e6fc">PADS_BANK0_GPIO20_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1f4dabbd328fb474d0ad889ca9e6e6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd31f1ebea64abfee1c16370a4bba9e" id="r_acfd31f1ebea64abfee1c16370a4bba9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acfd31f1ebea64abfee1c16370a4bba9e">PADS_BANK0_GPIO20_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acfd31f1ebea64abfee1c16370a4bba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0e7a7f5eaf27c0e0beca725e59d9cc" id="r_a3d0e7a7f5eaf27c0e0beca725e59d9cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d0e7a7f5eaf27c0e0beca725e59d9cc">PADS_BANK0_GPIO20_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a3d0e7a7f5eaf27c0e0beca725e59d9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10159b735edd7e367e9863111af382df" id="r_a10159b735edd7e367e9863111af382df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a10159b735edd7e367e9863111af382df">PADS_BANK0_GPIO20_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a10159b735edd7e367e9863111af382df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5797938a2b56b9cab15a6737a0eafd" id="r_a1b5797938a2b56b9cab15a6737a0eafd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1b5797938a2b56b9cab15a6737a0eafd">PADS_BANK0_GPIO20_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1b5797938a2b56b9cab15a6737a0eafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89934c648245dbf827f924e96d5b0201" id="r_a89934c648245dbf827f924e96d5b0201"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a89934c648245dbf827f924e96d5b0201">PADS_BANK0_GPIO20_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a89934c648245dbf827f924e96d5b0201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acbc64d52da1adf6973706505d1db20" id="r_a2acbc64d52da1adf6973706505d1db20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2acbc64d52da1adf6973706505d1db20">PADS_BANK0_GPIO20_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a2acbc64d52da1adf6973706505d1db20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d29a38a6275be2398770aa5e800f86" id="r_ad3d29a38a6275be2398770aa5e800f86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad3d29a38a6275be2398770aa5e800f86">PADS_BANK0_GPIO20_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad3d29a38a6275be2398770aa5e800f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a57c919fa7a05b7ec014499d8ff055" id="r_a38a57c919fa7a05b7ec014499d8ff055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38a57c919fa7a05b7ec014499d8ff055">PADS_BANK0_GPIO20_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a38a57c919fa7a05b7ec014499d8ff055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade29e38bb7e026fba36f494e989db272" id="r_ade29e38bb7e026fba36f494e989db272"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade29e38bb7e026fba36f494e989db272">PADS_BANK0_GPIO20_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ade29e38bb7e026fba36f494e989db272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f56287aa4d265718d75d44561e1c3a" id="r_a44f56287aa4d265718d75d44561e1c3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a44f56287aa4d265718d75d44561e1c3a">PADS_BANK0_GPIO20_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a44f56287aa4d265718d75d44561e1c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b2bcaeb89c3df61a75e24ed86cebd" id="r_a7e6b2bcaeb89c3df61a75e24ed86cebd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e6b2bcaeb89c3df61a75e24ed86cebd">PADS_BANK0_GPIO20_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7e6b2bcaeb89c3df61a75e24ed86cebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151af9c018b73240cf6386324ab526e2" id="r_a151af9c018b73240cf6386324ab526e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a151af9c018b73240cf6386324ab526e2">PADS_BANK0_GPIO20_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a151af9c018b73240cf6386324ab526e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8afb38be312a38b059bac349ed82c45e" id="r_a8afb38be312a38b059bac349ed82c45e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8afb38be312a38b059bac349ed82c45e">PADS_BANK0_GPIO20_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a8afb38be312a38b059bac349ed82c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ea3b846e4b32f022987d02a35fb371" id="r_aa7ea3b846e4b32f022987d02a35fb371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7ea3b846e4b32f022987d02a35fb371">PADS_BANK0_GPIO20_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa7ea3b846e4b32f022987d02a35fb371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32eb7e4fde80f022545bf02a03fba4eb" id="r_a32eb7e4fde80f022545bf02a03fba4eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a32eb7e4fde80f022545bf02a03fba4eb">PADS_BANK0_GPIO20_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a32eb7e4fde80f022545bf02a03fba4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e01a6049af1076223a5a5ec860ba1f" id="r_ab5e01a6049af1076223a5a5ec860ba1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5e01a6049af1076223a5a5ec860ba1f">PADS_BANK0_GPIO20_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5e01a6049af1076223a5a5ec860ba1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9016d9ed6e40f2480991c338d426dd0" id="r_af9016d9ed6e40f2480991c338d426dd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9016d9ed6e40f2480991c338d426dd0">PADS_BANK0_GPIO21_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:af9016d9ed6e40f2480991c338d426dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa1a3040042c4a6898dc517319b7c328" id="r_afa1a3040042c4a6898dc517319b7c328"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa1a3040042c4a6898dc517319b7c328">PADS_BANK0_GPIO21_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afa1a3040042c4a6898dc517319b7c328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f61fe7043469974ad9debf6ac7ffba" id="r_a58f61fe7043469974ad9debf6ac7ffba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a58f61fe7043469974ad9debf6ac7ffba">PADS_BANK0_GPIO21_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a58f61fe7043469974ad9debf6ac7ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24daa7d6837da690cab577bf8d71894" id="r_ad24daa7d6837da690cab577bf8d71894"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad24daa7d6837da690cab577bf8d71894">PADS_BANK0_GPIO21_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad24daa7d6837da690cab577bf8d71894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fd7edf2e1dc1d3e7208e06bdf7903e" id="r_a94fd7edf2e1dc1d3e7208e06bdf7903e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a94fd7edf2e1dc1d3e7208e06bdf7903e">PADS_BANK0_GPIO21_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a94fd7edf2e1dc1d3e7208e06bdf7903e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fbb3dd01e3f591b819b89a0d548070" id="r_a29fbb3dd01e3f591b819b89a0d548070"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29fbb3dd01e3f591b819b89a0d548070">PADS_BANK0_GPIO21_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a29fbb3dd01e3f591b819b89a0d548070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b58f375f856d19a532d45b21dd6074" id="r_a37b58f375f856d19a532d45b21dd6074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a37b58f375f856d19a532d45b21dd6074">PADS_BANK0_GPIO21_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a37b58f375f856d19a532d45b21dd6074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4f34a678e4d79f62788919fbd635d6" id="r_a1a4f34a678e4d79f62788919fbd635d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a4f34a678e4d79f62788919fbd635d6">PADS_BANK0_GPIO21_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a4f34a678e4d79f62788919fbd635d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17070d6745986585a2923431a8555819" id="r_a17070d6745986585a2923431a8555819"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a17070d6745986585a2923431a8555819">PADS_BANK0_GPIO21_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a17070d6745986585a2923431a8555819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add57935f7471369d86d48edb761d85b0" id="r_add57935f7471369d86d48edb761d85b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#add57935f7471369d86d48edb761d85b0">PADS_BANK0_GPIO21_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:add57935f7471369d86d48edb761d85b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e331e577984cff79e0b3f5bec0dbe6" id="r_a50e331e577984cff79e0b3f5bec0dbe6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a50e331e577984cff79e0b3f5bec0dbe6">PADS_BANK0_GPIO21_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a50e331e577984cff79e0b3f5bec0dbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427ffc90232fc9b07e66ba1479022d61" id="r_a427ffc90232fc9b07e66ba1479022d61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a427ffc90232fc9b07e66ba1479022d61">PADS_BANK0_GPIO21_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a427ffc90232fc9b07e66ba1479022d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00ca1abc4372747aa573fa500e2d9eb" id="r_aa00ca1abc4372747aa573fa500e2d9eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa00ca1abc4372747aa573fa500e2d9eb">PADS_BANK0_GPIO21_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa00ca1abc4372747aa573fa500e2d9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afccd42a5ab6a8aef80016aca82b4e414" id="r_afccd42a5ab6a8aef80016aca82b4e414"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afccd42a5ab6a8aef80016aca82b4e414">PADS_BANK0_GPIO21_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:afccd42a5ab6a8aef80016aca82b4e414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc8f32aa54f38bf80bcad55628620e3" id="r_aadc8f32aa54f38bf80bcad55628620e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aadc8f32aa54f38bf80bcad55628620e3">PADS_BANK0_GPIO21_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aadc8f32aa54f38bf80bcad55628620e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae511972685bd10effaed1c004fb48c8f" id="r_ae511972685bd10effaed1c004fb48c8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae511972685bd10effaed1c004fb48c8f">PADS_BANK0_GPIO21_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae511972685bd10effaed1c004fb48c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2134f5cde91f7a504c71fcc1b7e0b0b3" id="r_a2134f5cde91f7a504c71fcc1b7e0b0b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2134f5cde91f7a504c71fcc1b7e0b0b3">PADS_BANK0_GPIO21_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a2134f5cde91f7a504c71fcc1b7e0b0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22121f271b06c0d80a2f17efdc80e565" id="r_a22121f271b06c0d80a2f17efdc80e565"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a22121f271b06c0d80a2f17efdc80e565">PADS_BANK0_GPIO21_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a22121f271b06c0d80a2f17efdc80e565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00197061d22d252dc07673118bc2eac" id="r_af00197061d22d252dc07673118bc2eac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af00197061d22d252dc07673118bc2eac">PADS_BANK0_GPIO21_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af00197061d22d252dc07673118bc2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84e389f75d4f3d232a586c6e4218914" id="r_ad84e389f75d4f3d232a586c6e4218914"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad84e389f75d4f3d232a586c6e4218914">PADS_BANK0_GPIO21_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad84e389f75d4f3d232a586c6e4218914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61924ca4a1036ba72277974aa20f14e5" id="r_a61924ca4a1036ba72277974aa20f14e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a61924ca4a1036ba72277974aa20f14e5">PADS_BANK0_GPIO21_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a61924ca4a1036ba72277974aa20f14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ce5dbddc3b6c966d664d887c50a2cb" id="r_ae6ce5dbddc3b6c966d664d887c50a2cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae6ce5dbddc3b6c966d664d887c50a2cb">PADS_BANK0_GPIO21_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ae6ce5dbddc3b6c966d664d887c50a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af958eea08a0bf75dcc3b58e0f6cb09f1" id="r_af958eea08a0bf75dcc3b58e0f6cb09f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af958eea08a0bf75dcc3b58e0f6cb09f1">PADS_BANK0_GPIO21_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af958eea08a0bf75dcc3b58e0f6cb09f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f3c5ad74c76eab15f62c2800b91e9a" id="r_ad0f3c5ad74c76eab15f62c2800b91e9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad0f3c5ad74c76eab15f62c2800b91e9a">PADS_BANK0_GPIO21_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad0f3c5ad74c76eab15f62c2800b91e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8d7cdcd150c1b0f89a170616c49e59" id="r_acf8d7cdcd150c1b0f89a170616c49e59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf8d7cdcd150c1b0f89a170616c49e59">PADS_BANK0_GPIO21_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf8d7cdcd150c1b0f89a170616c49e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa1eba49bb6d3b1c6951458eae56f85" id="r_abfa1eba49bb6d3b1c6951458eae56f85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abfa1eba49bb6d3b1c6951458eae56f85">PADS_BANK0_GPIO21_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:abfa1eba49bb6d3b1c6951458eae56f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7468fbd7972e0531cc441f4b8b34636f" id="r_a7468fbd7972e0531cc441f4b8b34636f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7468fbd7972e0531cc441f4b8b34636f">PADS_BANK0_GPIO21_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7468fbd7972e0531cc441f4b8b34636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de86fa53e58161689d538e685af0dda" id="r_a9de86fa53e58161689d538e685af0dda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9de86fa53e58161689d538e685af0dda">PADS_BANK0_GPIO21_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9de86fa53e58161689d538e685af0dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ca959a90bbb2433e72eb7318d1c170" id="r_a51ca959a90bbb2433e72eb7318d1c170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a51ca959a90bbb2433e72eb7318d1c170">PADS_BANK0_GPIO21_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a51ca959a90bbb2433e72eb7318d1c170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa616259a6de63a56351fd6d8a4fed693" id="r_aa616259a6de63a56351fd6d8a4fed693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa616259a6de63a56351fd6d8a4fed693">PADS_BANK0_GPIO21_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa616259a6de63a56351fd6d8a4fed693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8b103ee2adf83b0cecfe5e5d662c24" id="r_aff8b103ee2adf83b0cecfe5e5d662c24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff8b103ee2adf83b0cecfe5e5d662c24">PADS_BANK0_GPIO21_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aff8b103ee2adf83b0cecfe5e5d662c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed254df1767aa97ceb8b833ae8fa23b" id="r_a4ed254df1767aa97ceb8b833ae8fa23b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ed254df1767aa97ceb8b833ae8fa23b">PADS_BANK0_GPIO21_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4ed254df1767aa97ceb8b833ae8fa23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0f8b5e3cd57dae22b0ead4d84e746b" id="r_a1f0f8b5e3cd57dae22b0ead4d84e746b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1f0f8b5e3cd57dae22b0ead4d84e746b">PADS_BANK0_GPIO21_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a1f0f8b5e3cd57dae22b0ead4d84e746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5538007ade5239e805197b990c49c7dd" id="r_a5538007ade5239e805197b990c49c7dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5538007ade5239e805197b990c49c7dd">PADS_BANK0_GPIO21_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5538007ade5239e805197b990c49c7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477d37aec85165d40924b55493572fe7" id="r_a477d37aec85165d40924b55493572fe7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a477d37aec85165d40924b55493572fe7">PADS_BANK0_GPIO21_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a477d37aec85165d40924b55493572fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0929035caff356439191b3ab138709" id="r_afd0929035caff356439191b3ab138709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd0929035caff356439191b3ab138709">PADS_BANK0_GPIO21_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afd0929035caff356439191b3ab138709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7ed820b88849c6d492e30123300ffe" id="r_ade7ed820b88849c6d492e30123300ffe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade7ed820b88849c6d492e30123300ffe">PADS_BANK0_GPIO21_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ade7ed820b88849c6d492e30123300ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faa4ffd910e701f9318788b3b19d97a" id="r_a2faa4ffd910e701f9318788b3b19d97a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2faa4ffd910e701f9318788b3b19d97a">PADS_BANK0_GPIO21_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2faa4ffd910e701f9318788b3b19d97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ab0d008f74ffae4a521737a832db04" id="r_a47ab0d008f74ffae4a521737a832db04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47ab0d008f74ffae4a521737a832db04">PADS_BANK0_GPIO21_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a47ab0d008f74ffae4a521737a832db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13d5f630e034e492530149cb7d7c216" id="r_aa13d5f630e034e492530149cb7d7c216"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa13d5f630e034e492530149cb7d7c216">PADS_BANK0_GPIO21_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa13d5f630e034e492530149cb7d7c216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae686e61cc7476378c4d18373d78acc" id="r_a3ae686e61cc7476378c4d18373d78acc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ae686e61cc7476378c4d18373d78acc">PADS_BANK0_GPIO21_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3ae686e61cc7476378c4d18373d78acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753001017cf0e5595144cdbb482e5af6" id="r_a753001017cf0e5595144cdbb482e5af6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a753001017cf0e5595144cdbb482e5af6">PADS_BANK0_GPIO21_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a753001017cf0e5595144cdbb482e5af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5225862161ad472ce5497a3cc9520bbc" id="r_a5225862161ad472ce5497a3cc9520bbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5225862161ad472ce5497a3cc9520bbc">PADS_BANK0_GPIO21_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5225862161ad472ce5497a3cc9520bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45fccd7f4b1508d6fc196515d8373877" id="r_a45fccd7f4b1508d6fc196515d8373877"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a45fccd7f4b1508d6fc196515d8373877">PADS_BANK0_GPIO21_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a45fccd7f4b1508d6fc196515d8373877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd53b25cb4a31cf657ccf6058e4e5f3" id="r_a7cd53b25cb4a31cf657ccf6058e4e5f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7cd53b25cb4a31cf657ccf6058e4e5f3">PADS_BANK0_GPIO21_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7cd53b25cb4a31cf657ccf6058e4e5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec89647e031f27ed920a6506200463a" id="r_aeec89647e031f27ed920a6506200463a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeec89647e031f27ed920a6506200463a">PADS_BANK0_GPIO21_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeec89647e031f27ed920a6506200463a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bf5294d7778e5fdbb4fcee24fe8dae" id="r_a25bf5294d7778e5fdbb4fcee24fe8dae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a25bf5294d7778e5fdbb4fcee24fe8dae">PADS_BANK0_GPIO21_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a25bf5294d7778e5fdbb4fcee24fe8dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e3f78d453d9dcf9df9acd6764582cd" id="r_a79e3f78d453d9dcf9df9acd6764582cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79e3f78d453d9dcf9df9acd6764582cd">PADS_BANK0_GPIO22_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a79e3f78d453d9dcf9df9acd6764582cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b222ff9c60018311c4000bc5dc0375d" id="r_a3b222ff9c60018311c4000bc5dc0375d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3b222ff9c60018311c4000bc5dc0375d">PADS_BANK0_GPIO22_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3b222ff9c60018311c4000bc5dc0375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe00f2355f3962b76a9c52286df37de" id="r_a1fe00f2355f3962b76a9c52286df37de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1fe00f2355f3962b76a9c52286df37de">PADS_BANK0_GPIO22_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a1fe00f2355f3962b76a9c52286df37de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc5d87354fcd8a64e86aba7d18ba7a8" id="r_a4bc5d87354fcd8a64e86aba7d18ba7a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4bc5d87354fcd8a64e86aba7d18ba7a8">PADS_BANK0_GPIO22_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a4bc5d87354fcd8a64e86aba7d18ba7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdba01ac39342a6cc6b00b0d5ce3a94a" id="r_acdba01ac39342a6cc6b00b0d5ce3a94a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acdba01ac39342a6cc6b00b0d5ce3a94a">PADS_BANK0_GPIO22_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:acdba01ac39342a6cc6b00b0d5ce3a94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd8a76a33be89ea183f77d645b5b438" id="r_a7cd8a76a33be89ea183f77d645b5b438"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7cd8a76a33be89ea183f77d645b5b438">PADS_BANK0_GPIO22_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7cd8a76a33be89ea183f77d645b5b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa441d8435aef0af0e1e34520237efc39" id="r_aa441d8435aef0af0e1e34520237efc39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa441d8435aef0af0e1e34520237efc39">PADS_BANK0_GPIO22_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa441d8435aef0af0e1e34520237efc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab87f7bab4ad71d64b77c1f061405b4e" id="r_aab87f7bab4ad71d64b77c1f061405b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aab87f7bab4ad71d64b77c1f061405b4e">PADS_BANK0_GPIO22_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aab87f7bab4ad71d64b77c1f061405b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3db49b0bd7465d879f8f3576a6363e9" id="r_af3db49b0bd7465d879f8f3576a6363e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af3db49b0bd7465d879f8f3576a6363e9">PADS_BANK0_GPIO22_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af3db49b0bd7465d879f8f3576a6363e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033575369a5dc434bee0f2beb4508a74" id="r_a033575369a5dc434bee0f2beb4508a74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a033575369a5dc434bee0f2beb4508a74">PADS_BANK0_GPIO22_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a033575369a5dc434bee0f2beb4508a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb9a41954a3fc0e9fb7151c3f533b2c" id="r_a0bb9a41954a3fc0e9fb7151c3f533b2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0bb9a41954a3fc0e9fb7151c3f533b2c">PADS_BANK0_GPIO22_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0bb9a41954a3fc0e9fb7151c3f533b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848aa1c3245bfda78d9716c9352dc2b3" id="r_a848aa1c3245bfda78d9716c9352dc2b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a848aa1c3245bfda78d9716c9352dc2b3">PADS_BANK0_GPIO22_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a848aa1c3245bfda78d9716c9352dc2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab588086c9464b93202819975bb7a8661" id="r_ab588086c9464b93202819975bb7a8661"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab588086c9464b93202819975bb7a8661">PADS_BANK0_GPIO22_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab588086c9464b93202819975bb7a8661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c2d8f6666fbaa813972b5611b481a9" id="r_a84c2d8f6666fbaa813972b5611b481a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a84c2d8f6666fbaa813972b5611b481a9">PADS_BANK0_GPIO22_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a84c2d8f6666fbaa813972b5611b481a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274f51af7e1bf81675e4e2cd65b1f19b" id="r_a274f51af7e1bf81675e4e2cd65b1f19b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a274f51af7e1bf81675e4e2cd65b1f19b">PADS_BANK0_GPIO22_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a274f51af7e1bf81675e4e2cd65b1f19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fa2df40939298be5573b682b8e0bb9" id="r_a76fa2df40939298be5573b682b8e0bb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a76fa2df40939298be5573b682b8e0bb9">PADS_BANK0_GPIO22_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a76fa2df40939298be5573b682b8e0bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9ca6797e7c975bf7dde6a26cd4a33f" id="r_a4e9ca6797e7c975bf7dde6a26cd4a33f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e9ca6797e7c975bf7dde6a26cd4a33f">PADS_BANK0_GPIO22_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a4e9ca6797e7c975bf7dde6a26cd4a33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58742e9322505ade4d3d4a4cd299d266" id="r_a58742e9322505ade4d3d4a4cd299d266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a58742e9322505ade4d3d4a4cd299d266">PADS_BANK0_GPIO22_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a58742e9322505ade4d3d4a4cd299d266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3086d790c6b743d5659bf1a0791574bf" id="r_a3086d790c6b743d5659bf1a0791574bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3086d790c6b743d5659bf1a0791574bf">PADS_BANK0_GPIO22_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a3086d790c6b743d5659bf1a0791574bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536fc8a7a04d981dc3c4edf8540ba0de" id="r_a536fc8a7a04d981dc3c4edf8540ba0de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a536fc8a7a04d981dc3c4edf8540ba0de">PADS_BANK0_GPIO22_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a536fc8a7a04d981dc3c4edf8540ba0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383697773e125ed5d9642a1c55d37bf5" id="r_a383697773e125ed5d9642a1c55d37bf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a383697773e125ed5d9642a1c55d37bf5">PADS_BANK0_GPIO22_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a383697773e125ed5d9642a1c55d37bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8853a288ffda62ba767d00344e23c42" id="r_af8853a288ffda62ba767d00344e23c42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af8853a288ffda62ba767d00344e23c42">PADS_BANK0_GPIO22_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af8853a288ffda62ba767d00344e23c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fa578e832eb2c63f8f4ad2c8ee7b5e" id="r_a75fa578e832eb2c63f8f4ad2c8ee7b5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a75fa578e832eb2c63f8f4ad2c8ee7b5e">PADS_BANK0_GPIO22_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a75fa578e832eb2c63f8f4ad2c8ee7b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186af89ac5eb8d01fe268dbde3a859bd" id="r_a186af89ac5eb8d01fe268dbde3a859bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a186af89ac5eb8d01fe268dbde3a859bd">PADS_BANK0_GPIO22_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a186af89ac5eb8d01fe268dbde3a859bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67de4c0ff03452f021c161010d0226a" id="r_af67de4c0ff03452f021c161010d0226a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af67de4c0ff03452f021c161010d0226a">PADS_BANK0_GPIO22_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af67de4c0ff03452f021c161010d0226a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b3dbc3d7a2ff1f4c825e5c015d9160" id="r_a06b3dbc3d7a2ff1f4c825e5c015d9160"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a06b3dbc3d7a2ff1f4c825e5c015d9160">PADS_BANK0_GPIO22_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a06b3dbc3d7a2ff1f4c825e5c015d9160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55d9ecee2abe398e9752d0f27711174" id="r_ac55d9ecee2abe398e9752d0f27711174"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac55d9ecee2abe398e9752d0f27711174">PADS_BANK0_GPIO22_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac55d9ecee2abe398e9752d0f27711174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7385f57144dfda664452b5b6c305abf" id="r_aa7385f57144dfda664452b5b6c305abf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7385f57144dfda664452b5b6c305abf">PADS_BANK0_GPIO22_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa7385f57144dfda664452b5b6c305abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155c30afbc75e7704227e962596f93a5" id="r_a155c30afbc75e7704227e962596f93a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a155c30afbc75e7704227e962596f93a5">PADS_BANK0_GPIO22_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a155c30afbc75e7704227e962596f93a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48babd2f97620b7b7c027db123950c2" id="r_aa48babd2f97620b7b7c027db123950c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa48babd2f97620b7b7c027db123950c2">PADS_BANK0_GPIO22_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa48babd2f97620b7b7c027db123950c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e82b0d36d34bb8be1b8fb61badf1c3" id="r_ae0e82b0d36d34bb8be1b8fb61badf1c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0e82b0d36d34bb8be1b8fb61badf1c3">PADS_BANK0_GPIO22_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae0e82b0d36d34bb8be1b8fb61badf1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e9b0c2e9a2be05f48cc4a2bd494dcf" id="r_a45e9b0c2e9a2be05f48cc4a2bd494dcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a45e9b0c2e9a2be05f48cc4a2bd494dcf">PADS_BANK0_GPIO22_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a45e9b0c2e9a2be05f48cc4a2bd494dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05666ee6112ef0ce252d4f85d8bba265" id="r_a05666ee6112ef0ce252d4f85d8bba265"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a05666ee6112ef0ce252d4f85d8bba265">PADS_BANK0_GPIO22_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a05666ee6112ef0ce252d4f85d8bba265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8f01308ec133abdc683c8e6be784d2" id="r_a3c8f01308ec133abdc683c8e6be784d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c8f01308ec133abdc683c8e6be784d2">PADS_BANK0_GPIO22_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3c8f01308ec133abdc683c8e6be784d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b86e54c675ebe38da23704acc47f8b" id="r_aa7b86e54c675ebe38da23704acc47f8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7b86e54c675ebe38da23704acc47f8b">PADS_BANK0_GPIO22_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa7b86e54c675ebe38da23704acc47f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2e094a356d0946ac2ae205de85fb49" id="r_a9a2e094a356d0946ac2ae205de85fb49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9a2e094a356d0946ac2ae205de85fb49">PADS_BANK0_GPIO22_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9a2e094a356d0946ac2ae205de85fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8293e3bee70881da9c1f4c9d938adb" id="r_a5c8293e3bee70881da9c1f4c9d938adb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c8293e3bee70881da9c1f4c9d938adb">PADS_BANK0_GPIO22_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a5c8293e3bee70881da9c1f4c9d938adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace81bdf57625d23a999bb83c7e47d953" id="r_ace81bdf57625d23a999bb83c7e47d953"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace81bdf57625d23a999bb83c7e47d953">PADS_BANK0_GPIO22_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ace81bdf57625d23a999bb83c7e47d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb11da166906455a8c99ecf36f29a15" id="r_a5cb11da166906455a8c99ecf36f29a15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5cb11da166906455a8c99ecf36f29a15">PADS_BANK0_GPIO22_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a5cb11da166906455a8c99ecf36f29a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698d13df341b8150e44f892b1d803878" id="r_a698d13df341b8150e44f892b1d803878"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a698d13df341b8150e44f892b1d803878">PADS_BANK0_GPIO22_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a698d13df341b8150e44f892b1d803878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63abb210b4a32ade4be21d1d39a16eb" id="r_aa63abb210b4a32ade4be21d1d39a16eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa63abb210b4a32ade4be21d1d39a16eb">PADS_BANK0_GPIO22_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa63abb210b4a32ade4be21d1d39a16eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cb8448ab75271a366c57f193be100d" id="r_a33cb8448ab75271a366c57f193be100d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33cb8448ab75271a366c57f193be100d">PADS_BANK0_GPIO22_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a33cb8448ab75271a366c57f193be100d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd4de8923c35dd732ebae9c2d424353" id="r_abbd4de8923c35dd732ebae9c2d424353"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abbd4de8923c35dd732ebae9c2d424353">PADS_BANK0_GPIO22_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abbd4de8923c35dd732ebae9c2d424353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698f8460f62a33afe5764362d35a775f" id="r_a698f8460f62a33afe5764362d35a775f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a698f8460f62a33afe5764362d35a775f">PADS_BANK0_GPIO22_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a698f8460f62a33afe5764362d35a775f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac060f6e8b5464ef96089468d01252d24" id="r_ac060f6e8b5464ef96089468d01252d24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac060f6e8b5464ef96089468d01252d24">PADS_BANK0_GPIO22_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac060f6e8b5464ef96089468d01252d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd32275ad023023ff24ec4768041e51" id="r_a1fd32275ad023023ff24ec4768041e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1fd32275ad023023ff24ec4768041e51">PADS_BANK0_GPIO22_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1fd32275ad023023ff24ec4768041e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fc05565b3e0bc1816ce23933278532" id="r_af9fc05565b3e0bc1816ce23933278532"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9fc05565b3e0bc1816ce23933278532">PADS_BANK0_GPIO22_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9fc05565b3e0bc1816ce23933278532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b39df880ff8f4543611394a58b74f4" id="r_ae8b39df880ff8f4543611394a58b74f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8b39df880ff8f4543611394a58b74f4">PADS_BANK0_GPIO23_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ae8b39df880ff8f4543611394a58b74f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76618676df5263106b44fd73ee3ac98b" id="r_a76618676df5263106b44fd73ee3ac98b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a76618676df5263106b44fd73ee3ac98b">PADS_BANK0_GPIO23_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a76618676df5263106b44fd73ee3ac98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b85095c22561486dbb0315f6ec4294" id="r_a70b85095c22561486dbb0315f6ec4294"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70b85095c22561486dbb0315f6ec4294">PADS_BANK0_GPIO23_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a70b85095c22561486dbb0315f6ec4294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbae1772312abc072f1907880f2ab721" id="r_afbae1772312abc072f1907880f2ab721"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afbae1772312abc072f1907880f2ab721">PADS_BANK0_GPIO23_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:afbae1772312abc072f1907880f2ab721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e55ab48b8ebe9da17ded27233a642c" id="r_af4e55ab48b8ebe9da17ded27233a642c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af4e55ab48b8ebe9da17ded27233a642c">PADS_BANK0_GPIO23_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af4e55ab48b8ebe9da17ded27233a642c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a2f09193e6297a783a7d57f5c6cf65" id="r_aa6a2f09193e6297a783a7d57f5c6cf65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa6a2f09193e6297a783a7d57f5c6cf65">PADS_BANK0_GPIO23_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa6a2f09193e6297a783a7d57f5c6cf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8639b4f7623847499fcbefa9a80bab04" id="r_a8639b4f7623847499fcbefa9a80bab04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8639b4f7623847499fcbefa9a80bab04">PADS_BANK0_GPIO23_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a8639b4f7623847499fcbefa9a80bab04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4fad256cf7ba4bb53a0a8b5e70b9f24" id="r_ae4fad256cf7ba4bb53a0a8b5e70b9f24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4fad256cf7ba4bb53a0a8b5e70b9f24">PADS_BANK0_GPIO23_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae4fad256cf7ba4bb53a0a8b5e70b9f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9966d9628c0a651907cf0e858f8ab33c" id="r_a9966d9628c0a651907cf0e858f8ab33c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9966d9628c0a651907cf0e858f8ab33c">PADS_BANK0_GPIO23_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9966d9628c0a651907cf0e858f8ab33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbe133dc366a857b226755581153686" id="r_aadbe133dc366a857b226755581153686"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aadbe133dc366a857b226755581153686">PADS_BANK0_GPIO23_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aadbe133dc366a857b226755581153686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27a44496752308973ad238f0f2bdfee" id="r_af27a44496752308973ad238f0f2bdfee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af27a44496752308973ad238f0f2bdfee">PADS_BANK0_GPIO23_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af27a44496752308973ad238f0f2bdfee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7b2695467698d0f018cb84502cbcf9" id="r_aba7b2695467698d0f018cb84502cbcf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba7b2695467698d0f018cb84502cbcf9">PADS_BANK0_GPIO23_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aba7b2695467698d0f018cb84502cbcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2ee75a6b00138ef87f3df2b4eca27b" id="r_a6c2ee75a6b00138ef87f3df2b4eca27b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6c2ee75a6b00138ef87f3df2b4eca27b">PADS_BANK0_GPIO23_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6c2ee75a6b00138ef87f3df2b4eca27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bb97c99aa1c86ef7eda0f14dac0cc6" id="r_a46bb97c99aa1c86ef7eda0f14dac0cc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a46bb97c99aa1c86ef7eda0f14dac0cc6">PADS_BANK0_GPIO23_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a46bb97c99aa1c86ef7eda0f14dac0cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d3461dde90a9652fd37af591c601c9" id="r_a34d3461dde90a9652fd37af591c601c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a34d3461dde90a9652fd37af591c601c9">PADS_BANK0_GPIO23_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a34d3461dde90a9652fd37af591c601c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba4b1d9d0f69c60f1e868db731ceaf7" id="r_adba4b1d9d0f69c60f1e868db731ceaf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adba4b1d9d0f69c60f1e868db731ceaf7">PADS_BANK0_GPIO23_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adba4b1d9d0f69c60f1e868db731ceaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd0d8d4798244bc3855f0453bfb959a" id="r_adfd0d8d4798244bc3855f0453bfb959a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adfd0d8d4798244bc3855f0453bfb959a">PADS_BANK0_GPIO23_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:adfd0d8d4798244bc3855f0453bfb959a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec30ffab99a6e6ec281879f5d3d2e7e4" id="r_aec30ffab99a6e6ec281879f5d3d2e7e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aec30ffab99a6e6ec281879f5d3d2e7e4">PADS_BANK0_GPIO23_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aec30ffab99a6e6ec281879f5d3d2e7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179e0921e1b68ccae78e1026caf025d7" id="r_a179e0921e1b68ccae78e1026caf025d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a179e0921e1b68ccae78e1026caf025d7">PADS_BANK0_GPIO23_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a179e0921e1b68ccae78e1026caf025d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14fefc039a1ad3022d10ce3df04efda4" id="r_a14fefc039a1ad3022d10ce3df04efda4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14fefc039a1ad3022d10ce3df04efda4">PADS_BANK0_GPIO23_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a14fefc039a1ad3022d10ce3df04efda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d65cb8d81a1c7e2e8f07573e1616b8b" id="r_a1d65cb8d81a1c7e2e8f07573e1616b8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d65cb8d81a1c7e2e8f07573e1616b8b">PADS_BANK0_GPIO23_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d65cb8d81a1c7e2e8f07573e1616b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c21cb5b6fd3004a54b2406843aebf0f" id="r_a7c21cb5b6fd3004a54b2406843aebf0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c21cb5b6fd3004a54b2406843aebf0f">PADS_BANK0_GPIO23_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7c21cb5b6fd3004a54b2406843aebf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940849a87918cf1d8cdaaf71d5c51e16" id="r_a940849a87918cf1d8cdaaf71d5c51e16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a940849a87918cf1d8cdaaf71d5c51e16">PADS_BANK0_GPIO23_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a940849a87918cf1d8cdaaf71d5c51e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacb89b94b546425c423215de2a7f5a9" id="r_acacb89b94b546425c423215de2a7f5a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acacb89b94b546425c423215de2a7f5a9">PADS_BANK0_GPIO23_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acacb89b94b546425c423215de2a7f5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f8b48de46924d92249e41516228c0c" id="r_a73f8b48de46924d92249e41516228c0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a73f8b48de46924d92249e41516228c0c">PADS_BANK0_GPIO23_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a73f8b48de46924d92249e41516228c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dabcc204ea53dc18e78cbddf041fb42" id="r_a8dabcc204ea53dc18e78cbddf041fb42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8dabcc204ea53dc18e78cbddf041fb42">PADS_BANK0_GPIO23_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:a8dabcc204ea53dc18e78cbddf041fb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7305973d478c7d1cb698c03819d32bca" id="r_a7305973d478c7d1cb698c03819d32bca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7305973d478c7d1cb698c03819d32bca">PADS_BANK0_GPIO23_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7305973d478c7d1cb698c03819d32bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8befcf46a8d8461ed9104989e857c258" id="r_a8befcf46a8d8461ed9104989e857c258"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8befcf46a8d8461ed9104989e857c258">PADS_BANK0_GPIO23_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a8befcf46a8d8461ed9104989e857c258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870d31ae24133a85aab94d68886a4d4" id="r_a0870d31ae24133a85aab94d68886a4d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0870d31ae24133a85aab94d68886a4d4">PADS_BANK0_GPIO23_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0870d31ae24133a85aab94d68886a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6894444d03bc9347c4448aae0eb7a6" id="r_a6f6894444d03bc9347c4448aae0eb7a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6f6894444d03bc9347c4448aae0eb7a6">PADS_BANK0_GPIO23_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6f6894444d03bc9347c4448aae0eb7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72eff63e7ec45c1488fb0b4142cdb3d" id="r_ac72eff63e7ec45c1488fb0b4142cdb3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac72eff63e7ec45c1488fb0b4142cdb3d">PADS_BANK0_GPIO23_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac72eff63e7ec45c1488fb0b4142cdb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145d3b7e5d0c92c33d7adc2c32379fe6" id="r_a145d3b7e5d0c92c33d7adc2c32379fe6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a145d3b7e5d0c92c33d7adc2c32379fe6">PADS_BANK0_GPIO23_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a145d3b7e5d0c92c33d7adc2c32379fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac111a6b1a039c11263f9a59b8e968cef" id="r_ac111a6b1a039c11263f9a59b8e968cef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac111a6b1a039c11263f9a59b8e968cef">PADS_BANK0_GPIO23_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ac111a6b1a039c11263f9a59b8e968cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff18f7ccda81aa65e611e059ff18a1cf" id="r_aff18f7ccda81aa65e611e059ff18a1cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff18f7ccda81aa65e611e059ff18a1cf">PADS_BANK0_GPIO23_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aff18f7ccda81aa65e611e059ff18a1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c0be113510280e922fc531cb57d8c3" id="r_a12c0be113510280e922fc531cb57d8c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a12c0be113510280e922fc531cb57d8c3">PADS_BANK0_GPIO23_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a12c0be113510280e922fc531cb57d8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae8f06b4c909d51875545da499a36ec" id="r_a7ae8f06b4c909d51875545da499a36ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ae8f06b4c909d51875545da499a36ec">PADS_BANK0_GPIO23_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7ae8f06b4c909d51875545da499a36ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ab282f14e5205030009800941fb8b1" id="r_a40ab282f14e5205030009800941fb8b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40ab282f14e5205030009800941fb8b1">PADS_BANK0_GPIO23_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a40ab282f14e5205030009800941fb8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cbe92cf2090d5fdbc54e34e9dff8e0" id="r_a32cbe92cf2090d5fdbc54e34e9dff8e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a32cbe92cf2090d5fdbc54e34e9dff8e0">PADS_BANK0_GPIO23_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32cbe92cf2090d5fdbc54e34e9dff8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb861cf934ffc9662a656a2285439c39" id="r_aeb861cf934ffc9662a656a2285439c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb861cf934ffc9662a656a2285439c39">PADS_BANK0_GPIO23_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aeb861cf934ffc9662a656a2285439c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5c61d944a528b70fe22a6662328def" id="r_aca5c61d944a528b70fe22a6662328def"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aca5c61d944a528b70fe22a6662328def">PADS_BANK0_GPIO23_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aca5c61d944a528b70fe22a6662328def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe09b45e22245ac0e5f85650604ad07e" id="r_abe09b45e22245ac0e5f85650604ad07e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abe09b45e22245ac0e5f85650604ad07e">PADS_BANK0_GPIO23_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:abe09b45e22245ac0e5f85650604ad07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa" id="r_a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa">PADS_BANK0_GPIO23_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002727e812178cf4480c892ba7fc4da6" id="r_a002727e812178cf4480c892ba7fc4da6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a002727e812178cf4480c892ba7fc4da6">PADS_BANK0_GPIO23_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a002727e812178cf4480c892ba7fc4da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53841a7c7518d8bce8ea33446403a32c" id="r_a53841a7c7518d8bce8ea33446403a32c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a53841a7c7518d8bce8ea33446403a32c">PADS_BANK0_GPIO23_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a53841a7c7518d8bce8ea33446403a32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbbc08de8451057cfd560963cb7f36a" id="r_a0cbbc08de8451057cfd560963cb7f36a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0cbbc08de8451057cfd560963cb7f36a">PADS_BANK0_GPIO23_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0cbbc08de8451057cfd560963cb7f36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5a51470ea7fce52bf8b4a6bb1f9515" id="r_a1c5a51470ea7fce52bf8b4a6bb1f9515"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1c5a51470ea7fce52bf8b4a6bb1f9515">PADS_BANK0_GPIO23_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1c5a51470ea7fce52bf8b4a6bb1f9515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc60ca4f55cc2701b08711660ed7133b" id="r_afc60ca4f55cc2701b08711660ed7133b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc60ca4f55cc2701b08711660ed7133b">PADS_BANK0_GPIO23_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc60ca4f55cc2701b08711660ed7133b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925b635978cdcfccfc365c389f5137dd" id="r_a925b635978cdcfccfc365c389f5137dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a925b635978cdcfccfc365c389f5137dd">PADS_BANK0_GPIO24_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a925b635978cdcfccfc365c389f5137dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa374c579e0ac308e1c6f78a1ce466148" id="r_aa374c579e0ac308e1c6f78a1ce466148"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa374c579e0ac308e1c6f78a1ce466148">PADS_BANK0_GPIO24_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa374c579e0ac308e1c6f78a1ce466148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9da8264b479bc1b1f7c2e0fa36fb52" id="r_a9d9da8264b479bc1b1f7c2e0fa36fb52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d9da8264b479bc1b1f7c2e0fa36fb52">PADS_BANK0_GPIO24_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a9d9da8264b479bc1b1f7c2e0fa36fb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2827dea95c5bf4a39dd72f17cca50d8" id="r_ab2827dea95c5bf4a39dd72f17cca50d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab2827dea95c5bf4a39dd72f17cca50d8">PADS_BANK0_GPIO24_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab2827dea95c5bf4a39dd72f17cca50d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9410fecdca81a81a674248588d2d3bbc" id="r_a9410fecdca81a81a674248588d2d3bbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9410fecdca81a81a674248588d2d3bbc">PADS_BANK0_GPIO24_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9410fecdca81a81a674248588d2d3bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c76885aa824a3dc64ef4f672599b85" id="r_a04c76885aa824a3dc64ef4f672599b85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a04c76885aa824a3dc64ef4f672599b85">PADS_BANK0_GPIO24_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a04c76885aa824a3dc64ef4f672599b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e437a2ae7eaa9a912337c7a6dd1376" id="r_aa2e437a2ae7eaa9a912337c7a6dd1376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa2e437a2ae7eaa9a912337c7a6dd1376">PADS_BANK0_GPIO24_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa2e437a2ae7eaa9a912337c7a6dd1376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a036cb89a0988b3eac127a5cc464439" id="r_a9a036cb89a0988b3eac127a5cc464439"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9a036cb89a0988b3eac127a5cc464439">PADS_BANK0_GPIO24_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9a036cb89a0988b3eac127a5cc464439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9cb8d4c63da341f1ef244d28adf2e8" id="r_aea9cb8d4c63da341f1ef244d28adf2e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aea9cb8d4c63da341f1ef244d28adf2e8">PADS_BANK0_GPIO24_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aea9cb8d4c63da341f1ef244d28adf2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f99bce8cb36fbc7856cdc5864a4ff75" id="r_a9f99bce8cb36fbc7856cdc5864a4ff75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f99bce8cb36fbc7856cdc5864a4ff75">PADS_BANK0_GPIO24_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a9f99bce8cb36fbc7856cdc5864a4ff75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25158716eca55b4eccbf40b8dea89b46" id="r_a25158716eca55b4eccbf40b8dea89b46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a25158716eca55b4eccbf40b8dea89b46">PADS_BANK0_GPIO24_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a25158716eca55b4eccbf40b8dea89b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4800bc2c5856f766cd32343f7f7e0d" id="r_a6b4800bc2c5856f766cd32343f7f7e0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6b4800bc2c5856f766cd32343f7f7e0d">PADS_BANK0_GPIO24_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a6b4800bc2c5856f766cd32343f7f7e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c5fd77a97195e50e5cca24f95dd6fd" id="r_af1c5fd77a97195e50e5cca24f95dd6fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af1c5fd77a97195e50e5cca24f95dd6fd">PADS_BANK0_GPIO24_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af1c5fd77a97195e50e5cca24f95dd6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bd1ea349ff1984ce4345cc39026822" id="r_ab4bd1ea349ff1984ce4345cc39026822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab4bd1ea349ff1984ce4345cc39026822">PADS_BANK0_GPIO24_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab4bd1ea349ff1984ce4345cc39026822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b2a59f0b21c6190eeae8170fcdd789" id="r_a77b2a59f0b21c6190eeae8170fcdd789"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77b2a59f0b21c6190eeae8170fcdd789">PADS_BANK0_GPIO24_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a77b2a59f0b21c6190eeae8170fcdd789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb5bd7735b2dc9f67f1aa9991686416" id="r_a6cb5bd7735b2dc9f67f1aa9991686416"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6cb5bd7735b2dc9f67f1aa9991686416">PADS_BANK0_GPIO24_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6cb5bd7735b2dc9f67f1aa9991686416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b53ba015f8906ba8b22cc6d625d3b2" id="r_a95b53ba015f8906ba8b22cc6d625d3b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a95b53ba015f8906ba8b22cc6d625d3b2">PADS_BANK0_GPIO24_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a95b53ba015f8906ba8b22cc6d625d3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cec28fc8b73b40f7c0e50d16e1ba8ec" id="r_a8cec28fc8b73b40f7c0e50d16e1ba8ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8cec28fc8b73b40f7c0e50d16e1ba8ec">PADS_BANK0_GPIO24_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a8cec28fc8b73b40f7c0e50d16e1ba8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fd5120e6c5c86bb3df70c1c9562a02" id="r_a38fd5120e6c5c86bb3df70c1c9562a02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38fd5120e6c5c86bb3df70c1c9562a02">PADS_BANK0_GPIO24_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a38fd5120e6c5c86bb3df70c1c9562a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb4b43be84353729aca117634ac3704" id="r_aafb4b43be84353729aca117634ac3704"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aafb4b43be84353729aca117634ac3704">PADS_BANK0_GPIO24_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aafb4b43be84353729aca117634ac3704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71264f86936c5d74af7134e5ae332c89" id="r_a71264f86936c5d74af7134e5ae332c89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71264f86936c5d74af7134e5ae332c89">PADS_BANK0_GPIO24_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a71264f86936c5d74af7134e5ae332c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3babd84440c683c50a0a9b3197c8cfd" id="r_ad3babd84440c683c50a0a9b3197c8cfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad3babd84440c683c50a0a9b3197c8cfd">PADS_BANK0_GPIO24_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ad3babd84440c683c50a0a9b3197c8cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99f701a78a3cabf6ad11a663e1c4371" id="r_ae99f701a78a3cabf6ad11a663e1c4371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae99f701a78a3cabf6ad11a663e1c4371">PADS_BANK0_GPIO24_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae99f701a78a3cabf6ad11a663e1c4371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7a0f48655d4769e2c87e6c28faf3e8" id="r_adb7a0f48655d4769e2c87e6c28faf3e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adb7a0f48655d4769e2c87e6c28faf3e8">PADS_BANK0_GPIO24_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:adb7a0f48655d4769e2c87e6c28faf3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab675e7fd6628a1bcd3a83d8b4c14be0d" id="r_ab675e7fd6628a1bcd3a83d8b4c14be0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab675e7fd6628a1bcd3a83d8b4c14be0d">PADS_BANK0_GPIO24_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab675e7fd6628a1bcd3a83d8b4c14be0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dbef99522fbf8548b7c039c0dfa890" id="r_a19dbef99522fbf8548b7c039c0dfa890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19dbef99522fbf8548b7c039c0dfa890">PADS_BANK0_GPIO24_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:a19dbef99522fbf8548b7c039c0dfa890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dad7521995df2ea1f8968b972cb113" id="r_a23dad7521995df2ea1f8968b972cb113"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23dad7521995df2ea1f8968b972cb113">PADS_BANK0_GPIO24_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a23dad7521995df2ea1f8968b972cb113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2fff438dc2710e875cd64082a1a4b62" id="r_ad2fff438dc2710e875cd64082a1a4b62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2fff438dc2710e875cd64082a1a4b62">PADS_BANK0_GPIO24_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad2fff438dc2710e875cd64082a1a4b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3238e377a4b3118273a4bb34ab3187f" id="r_ac3238e377a4b3118273a4bb34ab3187f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3238e377a4b3118273a4bb34ab3187f">PADS_BANK0_GPIO24_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac3238e377a4b3118273a4bb34ab3187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de6dcf278b39c0f94ecb4efc8bc55c3" id="r_a3de6dcf278b39c0f94ecb4efc8bc55c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3de6dcf278b39c0f94ecb4efc8bc55c3">PADS_BANK0_GPIO24_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a3de6dcf278b39c0f94ecb4efc8bc55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc86d344f867c4ef820f2c20a396aec1" id="r_abc86d344f867c4ef820f2c20a396aec1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abc86d344f867c4ef820f2c20a396aec1">PADS_BANK0_GPIO24_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abc86d344f867c4ef820f2c20a396aec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdbc66597def8dfb64cef2568c8f3d9" id="r_acfdbc66597def8dfb64cef2568c8f3d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acfdbc66597def8dfb64cef2568c8f3d9">PADS_BANK0_GPIO24_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acfdbc66597def8dfb64cef2568c8f3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad327ec1b27951bcac568b8addfdbe109" id="r_ad327ec1b27951bcac568b8addfdbe109"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad327ec1b27951bcac568b8addfdbe109">PADS_BANK0_GPIO24_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ad327ec1b27951bcac568b8addfdbe109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755978bce9a107a3fc0ddb1e75e93d24" id="r_a755978bce9a107a3fc0ddb1e75e93d24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a755978bce9a107a3fc0ddb1e75e93d24">PADS_BANK0_GPIO24_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a755978bce9a107a3fc0ddb1e75e93d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02387ce212d939fb43719f8fa41f667e" id="r_a02387ce212d939fb43719f8fa41f667e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a02387ce212d939fb43719f8fa41f667e">PADS_BANK0_GPIO24_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a02387ce212d939fb43719f8fa41f667e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5454e8740f99424e34616eb48a3d80d" id="r_af5454e8740f99424e34616eb48a3d80d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af5454e8740f99424e34616eb48a3d80d">PADS_BANK0_GPIO24_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af5454e8740f99424e34616eb48a3d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76b051310d2477a18fd87b70f25f1cd" id="r_af76b051310d2477a18fd87b70f25f1cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af76b051310d2477a18fd87b70f25f1cd">PADS_BANK0_GPIO24_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:af76b051310d2477a18fd87b70f25f1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7378380e3f4bf2eb3b4cd3a966d6294b" id="r_a7378380e3f4bf2eb3b4cd3a966d6294b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7378380e3f4bf2eb3b4cd3a966d6294b">PADS_BANK0_GPIO24_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7378380e3f4bf2eb3b4cd3a966d6294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e9291ebc0ff52b6a951a10bf6fa2c5" id="r_a10e9291ebc0ff52b6a951a10bf6fa2c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a10e9291ebc0ff52b6a951a10bf6fa2c5">PADS_BANK0_GPIO24_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a10e9291ebc0ff52b6a951a10bf6fa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed945c077816d9cfe24e0f21ee6235b" id="r_a8ed945c077816d9cfe24e0f21ee6235b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8ed945c077816d9cfe24e0f21ee6235b">PADS_BANK0_GPIO24_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8ed945c077816d9cfe24e0f21ee6235b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8057f78240fb618049f1123a586d173f" id="r_a8057f78240fb618049f1123a586d173f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8057f78240fb618049f1123a586d173f">PADS_BANK0_GPIO24_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8057f78240fb618049f1123a586d173f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc1b18f0f32452f49a4c75b8a0376a6" id="r_a7bc1b18f0f32452f49a4c75b8a0376a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7bc1b18f0f32452f49a4c75b8a0376a6">PADS_BANK0_GPIO24_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7bc1b18f0f32452f49a4c75b8a0376a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c00f7f6094d4a0d120b2f5091bf97b4" id="r_a4c00f7f6094d4a0d120b2f5091bf97b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4c00f7f6094d4a0d120b2f5091bf97b4">PADS_BANK0_GPIO24_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c00f7f6094d4a0d120b2f5091bf97b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbb54209d3ecf4de2acaddad71b0219" id="r_a9bbb54209d3ecf4de2acaddad71b0219"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9bbb54209d3ecf4de2acaddad71b0219">PADS_BANK0_GPIO24_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9bbb54209d3ecf4de2acaddad71b0219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195969a6770c2ade12822e3b80633ecf" id="r_a195969a6770c2ade12822e3b80633ecf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a195969a6770c2ade12822e3b80633ecf">PADS_BANK0_GPIO24_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a195969a6770c2ade12822e3b80633ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb506bcf7daf99a54ec866772cb08675" id="r_aeb506bcf7daf99a54ec866772cb08675"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb506bcf7daf99a54ec866772cb08675">PADS_BANK0_GPIO24_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeb506bcf7daf99a54ec866772cb08675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5f42332cc977e475cf82d06fcf95f1" id="r_a8a5f42332cc977e475cf82d06fcf95f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8a5f42332cc977e475cf82d06fcf95f1">PADS_BANK0_GPIO24_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8a5f42332cc977e475cf82d06fcf95f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e37c540fd544b0f34948913d85789c" id="r_ad8e37c540fd544b0f34948913d85789c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad8e37c540fd544b0f34948913d85789c">PADS_BANK0_GPIO25_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ad8e37c540fd544b0f34948913d85789c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd926ca129d05d2ab70b823acac4e5b5" id="r_afd926ca129d05d2ab70b823acac4e5b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd926ca129d05d2ab70b823acac4e5b5">PADS_BANK0_GPIO25_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd926ca129d05d2ab70b823acac4e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2038a2da3de522e75d5ff0f74cee76" id="r_ada2038a2da3de522e75d5ff0f74cee76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada2038a2da3de522e75d5ff0f74cee76">PADS_BANK0_GPIO25_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ada2038a2da3de522e75d5ff0f74cee76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2fa1f5164a287856efa267c8054bca" id="r_afe2fa1f5164a287856efa267c8054bca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afe2fa1f5164a287856efa267c8054bca">PADS_BANK0_GPIO25_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:afe2fa1f5164a287856efa267c8054bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d5abb5bc86d695d4b98e0a474c8e67" id="r_a12d5abb5bc86d695d4b98e0a474c8e67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a12d5abb5bc86d695d4b98e0a474c8e67">PADS_BANK0_GPIO25_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a12d5abb5bc86d695d4b98e0a474c8e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e5ca30e4be624685ec6cb0b41acca1" id="r_a93e5ca30e4be624685ec6cb0b41acca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93e5ca30e4be624685ec6cb0b41acca1">PADS_BANK0_GPIO25_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a93e5ca30e4be624685ec6cb0b41acca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2402a775a3bddc02efaedb3fc1883c0" id="r_aa2402a775a3bddc02efaedb3fc1883c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa2402a775a3bddc02efaedb3fc1883c0">PADS_BANK0_GPIO25_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa2402a775a3bddc02efaedb3fc1883c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30020b605cf7880786b16849c466e0cb" id="r_a30020b605cf7880786b16849c466e0cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a30020b605cf7880786b16849c466e0cb">PADS_BANK0_GPIO25_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a30020b605cf7880786b16849c466e0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba79861b8a16514468bef0bd7103f568" id="r_aba79861b8a16514468bef0bd7103f568"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba79861b8a16514468bef0bd7103f568">PADS_BANK0_GPIO25_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aba79861b8a16514468bef0bd7103f568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e0b4f46a00667ca715d29a78288b89" id="r_a34e0b4f46a00667ca715d29a78288b89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a34e0b4f46a00667ca715d29a78288b89">PADS_BANK0_GPIO25_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a34e0b4f46a00667ca715d29a78288b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c7bcf69afa90fd7414672d6afd08f3" id="r_a64c7bcf69afa90fd7414672d6afd08f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64c7bcf69afa90fd7414672d6afd08f3">PADS_BANK0_GPIO25_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a64c7bcf69afa90fd7414672d6afd08f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266b6c6d99d4b9bdfa2e31c666cec691" id="r_a266b6c6d99d4b9bdfa2e31c666cec691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a266b6c6d99d4b9bdfa2e31c666cec691">PADS_BANK0_GPIO25_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a266b6c6d99d4b9bdfa2e31c666cec691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8eb3be202a7967b973837ee8b520a08" id="r_ae8eb3be202a7967b973837ee8b520a08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8eb3be202a7967b973837ee8b520a08">PADS_BANK0_GPIO25_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae8eb3be202a7967b973837ee8b520a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68789b9350d87b18d2b66d5b708e4098" id="r_a68789b9350d87b18d2b66d5b708e4098"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a68789b9350d87b18d2b66d5b708e4098">PADS_BANK0_GPIO25_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a68789b9350d87b18d2b66d5b708e4098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3315c29fb7481a32c2b7e43449f23782" id="r_a3315c29fb7481a32c2b7e43449f23782"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3315c29fb7481a32c2b7e43449f23782">PADS_BANK0_GPIO25_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3315c29fb7481a32c2b7e43449f23782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac879c4f2e338f33c019392d8e74ea8" id="r_a7ac879c4f2e338f33c019392d8e74ea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ac879c4f2e338f33c019392d8e74ea8">PADS_BANK0_GPIO25_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7ac879c4f2e338f33c019392d8e74ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49750365be445f9a6334f50e7821909" id="r_ad49750365be445f9a6334f50e7821909"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad49750365be445f9a6334f50e7821909">PADS_BANK0_GPIO25_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ad49750365be445f9a6334f50e7821909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1609d7217a3c4a590e0e2e9cbcedef" id="r_abe1609d7217a3c4a590e0e2e9cbcedef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abe1609d7217a3c4a590e0e2e9cbcedef">PADS_BANK0_GPIO25_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:abe1609d7217a3c4a590e0e2e9cbcedef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ee3d3adbf027eeec2d8db9df0a0f47" id="r_af0ee3d3adbf027eeec2d8db9df0a0f47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0ee3d3adbf027eeec2d8db9df0a0f47">PADS_BANK0_GPIO25_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af0ee3d3adbf027eeec2d8db9df0a0f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa3cf0c401c298dd116f5b52577bb11" id="r_abfa3cf0c401c298dd116f5b52577bb11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abfa3cf0c401c298dd116f5b52577bb11">PADS_BANK0_GPIO25_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abfa3cf0c401c298dd116f5b52577bb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a5d0210a823913176b5645738f3a52" id="r_ad7a5d0210a823913176b5645738f3a52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad7a5d0210a823913176b5645738f3a52">PADS_BANK0_GPIO25_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad7a5d0210a823913176b5645738f3a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6661645d29ef8b012fd7b8e172b0b406" id="r_a6661645d29ef8b012fd7b8e172b0b406"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6661645d29ef8b012fd7b8e172b0b406">PADS_BANK0_GPIO25_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a6661645d29ef8b012fd7b8e172b0b406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567d1455ca77972ed3ff27767c0aa69e" id="r_a567d1455ca77972ed3ff27767c0aa69e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a567d1455ca77972ed3ff27767c0aa69e">PADS_BANK0_GPIO25_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a567d1455ca77972ed3ff27767c0aa69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b04f4fffcb66ca2362826821191af8" id="r_a50b04f4fffcb66ca2362826821191af8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a50b04f4fffcb66ca2362826821191af8">PADS_BANK0_GPIO25_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a50b04f4fffcb66ca2362826821191af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277c84eae80214c7090679e15e0435c1" id="r_a277c84eae80214c7090679e15e0435c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a277c84eae80214c7090679e15e0435c1">PADS_BANK0_GPIO25_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a277c84eae80214c7090679e15e0435c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab318c36909b242ce7d82b7c1710c9a00" id="r_ab318c36909b242ce7d82b7c1710c9a00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab318c36909b242ce7d82b7c1710c9a00">PADS_BANK0_GPIO25_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td></tr>
<tr class="separator:ab318c36909b242ce7d82b7c1710c9a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1530dfc2be41dddbb32f6d95e1c7affc" id="r_a1530dfc2be41dddbb32f6d95e1c7affc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1530dfc2be41dddbb32f6d95e1c7affc">PADS_BANK0_GPIO25_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1530dfc2be41dddbb32f6d95e1c7affc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e3ab713087f4820b82a9ee4056ebc8" id="r_aa9e3ab713087f4820b82a9ee4056ebc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa9e3ab713087f4820b82a9ee4056ebc8">PADS_BANK0_GPIO25_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa9e3ab713087f4820b82a9ee4056ebc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ce3545c548d2298d79e4ad88987676" id="r_a62ce3545c548d2298d79e4ad88987676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a62ce3545c548d2298d79e4ad88987676">PADS_BANK0_GPIO25_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a62ce3545c548d2298d79e4ad88987676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2614d47e5b5e550ba4717450e71184a4" id="r_a2614d47e5b5e550ba4717450e71184a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2614d47e5b5e550ba4717450e71184a4">PADS_BANK0_GPIO25_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2614d47e5b5e550ba4717450e71184a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69690dddccb4335d2021c813e5ad6c3" id="r_af69690dddccb4335d2021c813e5ad6c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af69690dddccb4335d2021c813e5ad6c3">PADS_BANK0_GPIO25_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af69690dddccb4335d2021c813e5ad6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39548f2f6787f1f189119a57df72ae49" id="r_a39548f2f6787f1f189119a57df72ae49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a39548f2f6787f1f189119a57df72ae49">PADS_BANK0_GPIO25_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a39548f2f6787f1f189119a57df72ae49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb37bb7ea0eea76d1f46184ea119247" id="r_abcb37bb7ea0eea76d1f46184ea119247"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abcb37bb7ea0eea76d1f46184ea119247">PADS_BANK0_GPIO25_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abcb37bb7ea0eea76d1f46184ea119247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd55bfe2a47292433b7f458b86c7e24" id="r_a0fd55bfe2a47292433b7f458b86c7e24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0fd55bfe2a47292433b7f458b86c7e24">PADS_BANK0_GPIO25_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0fd55bfe2a47292433b7f458b86c7e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f065f7c818fafdb5c6cf4867816fd9" id="r_a78f065f7c818fafdb5c6cf4867816fd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a78f065f7c818fafdb5c6cf4867816fd9">PADS_BANK0_GPIO25_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a78f065f7c818fafdb5c6cf4867816fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2997e3adccffd2faa8f932ebb9ba163e" id="r_a2997e3adccffd2faa8f932ebb9ba163e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2997e3adccffd2faa8f932ebb9ba163e">PADS_BANK0_GPIO25_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2997e3adccffd2faa8f932ebb9ba163e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f1e1527fb88ccbeb864eede2898ff0" id="r_a52f1e1527fb88ccbeb864eede2898ff0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a52f1e1527fb88ccbeb864eede2898ff0">PADS_BANK0_GPIO25_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a52f1e1527fb88ccbeb864eede2898ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1ebefd933a99804dac0a401b0db78a" id="r_acf1ebefd933a99804dac0a401b0db78a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf1ebefd933a99804dac0a401b0db78a">PADS_BANK0_GPIO25_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acf1ebefd933a99804dac0a401b0db78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579a32f0e78be31cd41f7ac638da8200" id="r_a579a32f0e78be31cd41f7ac638da8200"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a579a32f0e78be31cd41f7ac638da8200">PADS_BANK0_GPIO25_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a579a32f0e78be31cd41f7ac638da8200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1642a9814d26009e743a1d8f198c6661" id="r_a1642a9814d26009e743a1d8f198c6661"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1642a9814d26009e743a1d8f198c6661">PADS_BANK0_GPIO25_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1642a9814d26009e743a1d8f198c6661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0ee17e14050ba69d5bf0e5561fff84" id="r_afd0ee17e14050ba69d5bf0e5561fff84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd0ee17e14050ba69d5bf0e5561fff84">PADS_BANK0_GPIO25_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afd0ee17e14050ba69d5bf0e5561fff84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7376fc4e5dcd7ebc7d68a724f82a6cd" id="r_aa7376fc4e5dcd7ebc7d68a724f82a6cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7376fc4e5dcd7ebc7d68a724f82a6cd">PADS_BANK0_GPIO25_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa7376fc4e5dcd7ebc7d68a724f82a6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d32d1900de09e5292a577899d7a1302" id="r_a1d32d1900de09e5292a577899d7a1302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d32d1900de09e5292a577899d7a1302">PADS_BANK0_GPIO25_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d32d1900de09e5292a577899d7a1302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae249f9f6c0e9a65d8576f89da2c12d0c" id="r_ae249f9f6c0e9a65d8576f89da2c12d0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae249f9f6c0e9a65d8576f89da2c12d0c">PADS_BANK0_GPIO25_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae249f9f6c0e9a65d8576f89da2c12d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c14d5eba76190566b3352ce7a5f52a" id="r_ad1c14d5eba76190566b3352ce7a5f52a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad1c14d5eba76190566b3352ce7a5f52a">PADS_BANK0_GPIO25_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad1c14d5eba76190566b3352ce7a5f52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75bf4ed715024190ddaa1b84bef048d" id="r_ab75bf4ed715024190ddaa1b84bef048d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab75bf4ed715024190ddaa1b84bef048d">PADS_BANK0_GPIO25_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab75bf4ed715024190ddaa1b84bef048d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d8d07ed65ecfb027a84145461442fc" id="r_a64d8d07ed65ecfb027a84145461442fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64d8d07ed65ecfb027a84145461442fc">PADS_BANK0_GPIO25_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a64d8d07ed65ecfb027a84145461442fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc8acbe2f1f67ff3865f248b880b583" id="r_a6dc8acbe2f1f67ff3865f248b880b583"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6dc8acbe2f1f67ff3865f248b880b583">PADS_BANK0_GPIO26_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a6dc8acbe2f1f67ff3865f248b880b583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a45fed070efcc77e58e5c280ba33386" id="r_a2a45fed070efcc77e58e5c280ba33386"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2a45fed070efcc77e58e5c280ba33386">PADS_BANK0_GPIO26_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2a45fed070efcc77e58e5c280ba33386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54acf207ae123a52b2781178cf98fa3c" id="r_a54acf207ae123a52b2781178cf98fa3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a54acf207ae123a52b2781178cf98fa3c">PADS_BANK0_GPIO26_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a54acf207ae123a52b2781178cf98fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8f7eb6944b594f2b249e17a7d3ed2" id="r_af1c8f7eb6944b594f2b249e17a7d3ed2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af1c8f7eb6944b594f2b249e17a7d3ed2">PADS_BANK0_GPIO26_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af1c8f7eb6944b594f2b249e17a7d3ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4795355fa3a3560a203599f5fb3b562" id="r_ae4795355fa3a3560a203599f5fb3b562"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4795355fa3a3560a203599f5fb3b562">PADS_BANK0_GPIO26_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ae4795355fa3a3560a203599f5fb3b562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e703bee0a733d95d76e8239baa12965" id="r_a4e703bee0a733d95d76e8239baa12965"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e703bee0a733d95d76e8239baa12965">PADS_BANK0_GPIO26_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4e703bee0a733d95d76e8239baa12965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949f5224b930fb377f0a0a88f4ea1fd5" id="r_a949f5224b930fb377f0a0a88f4ea1fd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a949f5224b930fb377f0a0a88f4ea1fd5">PADS_BANK0_GPIO26_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a949f5224b930fb377f0a0a88f4ea1fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7620a18e5995db6dedadfc58a32cb7d" id="r_ae7620a18e5995db6dedadfc58a32cb7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae7620a18e5995db6dedadfc58a32cb7d">PADS_BANK0_GPIO26_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7620a18e5995db6dedadfc58a32cb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642f55b9d8d57cf875b4b131c3215792" id="r_a642f55b9d8d57cf875b4b131c3215792"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a642f55b9d8d57cf875b4b131c3215792">PADS_BANK0_GPIO26_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a642f55b9d8d57cf875b4b131c3215792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3589043cb6a0d10e894f3620a13e29f" id="r_ab3589043cb6a0d10e894f3620a13e29f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3589043cb6a0d10e894f3620a13e29f">PADS_BANK0_GPIO26_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ab3589043cb6a0d10e894f3620a13e29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed74bc06623486b09f9d2d6021b57452" id="r_aed74bc06623486b09f9d2d6021b57452"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aed74bc06623486b09f9d2d6021b57452">PADS_BANK0_GPIO26_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed74bc06623486b09f9d2d6021b57452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae424b8897a2cb5993048f7bcfccc10" id="r_abae424b8897a2cb5993048f7bcfccc10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abae424b8897a2cb5993048f7bcfccc10">PADS_BANK0_GPIO26_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:abae424b8897a2cb5993048f7bcfccc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb2ae40af62211b10f5fd5d7aa61c6f" id="r_acfb2ae40af62211b10f5fd5d7aa61c6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acfb2ae40af62211b10f5fd5d7aa61c6f">PADS_BANK0_GPIO26_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:acfb2ae40af62211b10f5fd5d7aa61c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5d864df29ad62183f7bf95b0aa7a32" id="r_a6e5d864df29ad62183f7bf95b0aa7a32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6e5d864df29ad62183f7bf95b0aa7a32">PADS_BANK0_GPIO26_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6e5d864df29ad62183f7bf95b0aa7a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a466df4c33483c689a77e9e816b18b" id="r_a99a466df4c33483c689a77e9e816b18b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a99a466df4c33483c689a77e9e816b18b">PADS_BANK0_GPIO26_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a99a466df4c33483c689a77e9e816b18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b38926c9275e48e6477b9dcd2cc38b" id="r_ab3b38926c9275e48e6477b9dcd2cc38b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3b38926c9275e48e6477b9dcd2cc38b">PADS_BANK0_GPIO26_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab3b38926c9275e48e6477b9dcd2cc38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b88ab449562916a2130a185ddd5b43e" id="r_a2b88ab449562916a2130a185ddd5b43e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b88ab449562916a2130a185ddd5b43e">PADS_BANK0_GPIO26_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a2b88ab449562916a2130a185ddd5b43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf78f7ffc45be90b255b10e941ed897" id="r_abcf78f7ffc45be90b255b10e941ed897"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abcf78f7ffc45be90b255b10e941ed897">PADS_BANK0_GPIO26_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:abcf78f7ffc45be90b255b10e941ed897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeca176592436d3f3a232304e406a95f" id="r_aeeca176592436d3f3a232304e406a95f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeeca176592436d3f3a232304e406a95f">PADS_BANK0_GPIO26_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aeeca176592436d3f3a232304e406a95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57acfe95283d30ec8426dcbb5b98222c" id="r_a57acfe95283d30ec8426dcbb5b98222c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a57acfe95283d30ec8426dcbb5b98222c">PADS_BANK0_GPIO26_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a57acfe95283d30ec8426dcbb5b98222c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c22ba9fe2398921b3b2f3bb6eb3c54e" id="r_a1c22ba9fe2398921b3b2f3bb6eb3c54e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1c22ba9fe2398921b3b2f3bb6eb3c54e">PADS_BANK0_GPIO26_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1c22ba9fe2398921b3b2f3bb6eb3c54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec7a66c4a591c0c0e2ae1747f1a9935" id="r_a0ec7a66c4a591c0c0e2ae1747f1a9935"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ec7a66c4a591c0c0e2ae1747f1a9935">PADS_BANK0_GPIO26_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0ec7a66c4a591c0c0e2ae1747f1a9935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ce157ed09db124a2b9ce34dc471cfb" id="r_a28ce157ed09db124a2b9ce34dc471cfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a28ce157ed09db124a2b9ce34dc471cfb">PADS_BANK0_GPIO26_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a28ce157ed09db124a2b9ce34dc471cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fb588b496f63ab116c264e142d3ee9" id="r_a17fb588b496f63ab116c264e142d3ee9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a17fb588b496f63ab116c264e142d3ee9">PADS_BANK0_GPIO26_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a17fb588b496f63ab116c264e142d3ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19a8bb466f760d01b3e4f36a33806a7" id="r_ad19a8bb466f760d01b3e4f36a33806a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad19a8bb466f760d01b3e4f36a33806a7">PADS_BANK0_GPIO26_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad19a8bb466f760d01b3e4f36a33806a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ddaa2afbe4a563152de729564255a2f" id="r_a9ddaa2afbe4a563152de729564255a2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ddaa2afbe4a563152de729564255a2f">PADS_BANK0_GPIO26_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td></tr>
<tr class="separator:a9ddaa2afbe4a563152de729564255a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0445406e59b08c98c11601e99bde659c" id="r_a0445406e59b08c98c11601e99bde659c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0445406e59b08c98c11601e99bde659c">PADS_BANK0_GPIO26_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0445406e59b08c98c11601e99bde659c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47de5707a9f8812b2a030aed49afa9" id="r_a3d47de5707a9f8812b2a030aed49afa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d47de5707a9f8812b2a030aed49afa9">PADS_BANK0_GPIO26_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a3d47de5707a9f8812b2a030aed49afa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88570c34dfcac1610f866d440b15d77e" id="r_a88570c34dfcac1610f866d440b15d77e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a88570c34dfcac1610f866d440b15d77e">PADS_BANK0_GPIO26_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a88570c34dfcac1610f866d440b15d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e4710779c63fa0d83ad480f6dd1855" id="r_a56e4710779c63fa0d83ad480f6dd1855"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a56e4710779c63fa0d83ad480f6dd1855">PADS_BANK0_GPIO26_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a56e4710779c63fa0d83ad480f6dd1855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f1ef4525e85382beedd00abac8bf40" id="r_a35f1ef4525e85382beedd00abac8bf40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a35f1ef4525e85382beedd00abac8bf40">PADS_BANK0_GPIO26_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a35f1ef4525e85382beedd00abac8bf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60aaa5b3972a96c7f7bf0fbd54ed2241" id="r_a60aaa5b3972a96c7f7bf0fbd54ed2241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60aaa5b3972a96c7f7bf0fbd54ed2241">PADS_BANK0_GPIO26_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a60aaa5b3972a96c7f7bf0fbd54ed2241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ecee73243e4a42aedcc5cc4d54b36d" id="r_a70ecee73243e4a42aedcc5cc4d54b36d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70ecee73243e4a42aedcc5cc4d54b36d">PADS_BANK0_GPIO26_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a70ecee73243e4a42aedcc5cc4d54b36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a70518c92a7b61612d2b8851c14d5db" id="r_a4a70518c92a7b61612d2b8851c14d5db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4a70518c92a7b61612d2b8851c14d5db">PADS_BANK0_GPIO26_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4a70518c92a7b61612d2b8851c14d5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb3fd0ffc7fdd3aef73fa730acb9789" id="r_a5cb3fd0ffc7fdd3aef73fa730acb9789"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5cb3fd0ffc7fdd3aef73fa730acb9789">PADS_BANK0_GPIO26_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5cb3fd0ffc7fdd3aef73fa730acb9789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5789d6b1ef82ebf695eea8ce5744df0e" id="r_a5789d6b1ef82ebf695eea8ce5744df0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5789d6b1ef82ebf695eea8ce5744df0e">PADS_BANK0_GPIO26_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5789d6b1ef82ebf695eea8ce5744df0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47c235886c89f3bf462bd3c2a9b6b4e" id="r_ab47c235886c89f3bf462bd3c2a9b6b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab47c235886c89f3bf462bd3c2a9b6b4e">PADS_BANK0_GPIO26_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ab47c235886c89f3bf462bd3c2a9b6b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9469831bd2aca01e7e0ff4f8863526" id="r_abc9469831bd2aca01e7e0ff4f8863526"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abc9469831bd2aca01e7e0ff4f8863526">PADS_BANK0_GPIO26_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abc9469831bd2aca01e7e0ff4f8863526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bd3a9f7e21cf5f17a270bf59759db3" id="r_a44bd3a9f7e21cf5f17a270bf59759db3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a44bd3a9f7e21cf5f17a270bf59759db3">PADS_BANK0_GPIO26_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a44bd3a9f7e21cf5f17a270bf59759db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5911a967be393d1185dd546373bbe6fb" id="r_a5911a967be393d1185dd546373bbe6fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5911a967be393d1185dd546373bbe6fb">PADS_BANK0_GPIO26_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5911a967be393d1185dd546373bbe6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68eabdc515cf26054bec7fad8342820e" id="r_a68eabdc515cf26054bec7fad8342820e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a68eabdc515cf26054bec7fad8342820e">PADS_BANK0_GPIO26_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a68eabdc515cf26054bec7fad8342820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734b5e6d3089368a52dc0c076555643d" id="r_a734b5e6d3089368a52dc0c076555643d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a734b5e6d3089368a52dc0c076555643d">PADS_BANK0_GPIO26_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a734b5e6d3089368a52dc0c076555643d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec7a9bf957fc33d58dc4a1eac78f753" id="r_a0ec7a9bf957fc33d58dc4a1eac78f753"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ec7a9bf957fc33d58dc4a1eac78f753">PADS_BANK0_GPIO26_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ec7a9bf957fc33d58dc4a1eac78f753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa8bda1bacf08eeb570b7f976ca0eb3" id="r_a5aa8bda1bacf08eeb570b7f976ca0eb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5aa8bda1bacf08eeb570b7f976ca0eb3">PADS_BANK0_GPIO26_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5aa8bda1bacf08eeb570b7f976ca0eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d990c0f15a7fa1a4c75fb31921106f5" id="r_a7d990c0f15a7fa1a4c75fb31921106f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7d990c0f15a7fa1a4c75fb31921106f5">PADS_BANK0_GPIO26_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7d990c0f15a7fa1a4c75fb31921106f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a85de5c0859b28e48053b19eb04b960" id="r_a2a85de5c0859b28e48053b19eb04b960"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2a85de5c0859b28e48053b19eb04b960">PADS_BANK0_GPIO26_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2a85de5c0859b28e48053b19eb04b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ceafe96d73164de53444286bb10d6aa" id="r_a6ceafe96d73164de53444286bb10d6aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6ceafe96d73164de53444286bb10d6aa">PADS_BANK0_GPIO26_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ceafe96d73164de53444286bb10d6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d629caf12466d2cac970b1ffe2e31f8" id="r_a8d629caf12466d2cac970b1ffe2e31f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8d629caf12466d2cac970b1ffe2e31f8">PADS_BANK0_GPIO27_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a8d629caf12466d2cac970b1ffe2e31f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62db4a70343fdfa243b067386695560c" id="r_a62db4a70343fdfa243b067386695560c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a62db4a70343fdfa243b067386695560c">PADS_BANK0_GPIO27_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a62db4a70343fdfa243b067386695560c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afadfeeeeeed6e6fd61fd1d150c30ad49" id="r_afadfeeeeeed6e6fd61fd1d150c30ad49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afadfeeeeeed6e6fd61fd1d150c30ad49">PADS_BANK0_GPIO27_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afadfeeeeeed6e6fd61fd1d150c30ad49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013fabcb1f9e43b48e1bb90948b0fb5d" id="r_a013fabcb1f9e43b48e1bb90948b0fb5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a013fabcb1f9e43b48e1bb90948b0fb5d">PADS_BANK0_GPIO27_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a013fabcb1f9e43b48e1bb90948b0fb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6047e290903b628c2f796a7fcd5c1f6a" id="r_a6047e290903b628c2f796a7fcd5c1f6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6047e290903b628c2f796a7fcd5c1f6a">PADS_BANK0_GPIO27_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a6047e290903b628c2f796a7fcd5c1f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f44989e6eb9c133ed5a0f18b9c10c0" id="r_a51f44989e6eb9c133ed5a0f18b9c10c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a51f44989e6eb9c133ed5a0f18b9c10c0">PADS_BANK0_GPIO27_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a51f44989e6eb9c133ed5a0f18b9c10c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc941dd24f694a94a3e67104cf9c79ad" id="r_acc941dd24f694a94a3e67104cf9c79ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acc941dd24f694a94a3e67104cf9c79ad">PADS_BANK0_GPIO27_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:acc941dd24f694a94a3e67104cf9c79ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d07c319c6e2f98d115584e39d94051a" id="r_a3d07c319c6e2f98d115584e39d94051a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d07c319c6e2f98d115584e39d94051a">PADS_BANK0_GPIO27_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3d07c319c6e2f98d115584e39d94051a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277b6f782f2eeac795480083186230c3" id="r_a277b6f782f2eeac795480083186230c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a277b6f782f2eeac795480083186230c3">PADS_BANK0_GPIO27_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a277b6f782f2eeac795480083186230c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabad6c836282739df0579e47ff8626e9" id="r_aabad6c836282739df0579e47ff8626e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aabad6c836282739df0579e47ff8626e9">PADS_BANK0_GPIO27_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aabad6c836282739df0579e47ff8626e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971606ce3e07c586edfbf93d5a618b30" id="r_a971606ce3e07c586edfbf93d5a618b30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a971606ce3e07c586edfbf93d5a618b30">PADS_BANK0_GPIO27_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a971606ce3e07c586edfbf93d5a618b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b638b20cd7f04ab6af4b03e5ecdc4b" id="r_a70b638b20cd7f04ab6af4b03e5ecdc4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70b638b20cd7f04ab6af4b03e5ecdc4b">PADS_BANK0_GPIO27_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a70b638b20cd7f04ab6af4b03e5ecdc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec1edb77aa03142d47828f56c36b063" id="r_a1ec1edb77aa03142d47828f56c36b063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1ec1edb77aa03142d47828f56c36b063">PADS_BANK0_GPIO27_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1ec1edb77aa03142d47828f56c36b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5cf50cd4ea177fabf9aa740e3437d1" id="r_a0e5cf50cd4ea177fabf9aa740e3437d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0e5cf50cd4ea177fabf9aa740e3437d1">PADS_BANK0_GPIO27_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a0e5cf50cd4ea177fabf9aa740e3437d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3d518003722ea805dec29059aff59b" id="r_aaa3d518003722ea805dec29059aff59b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaa3d518003722ea805dec29059aff59b">PADS_BANK0_GPIO27_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaa3d518003722ea805dec29059aff59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d69bd5c71fde5845ea66a0216c088c" id="r_a34d69bd5c71fde5845ea66a0216c088c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a34d69bd5c71fde5845ea66a0216c088c">PADS_BANK0_GPIO27_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a34d69bd5c71fde5845ea66a0216c088c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318de60fb2280c61ad990a2c322532f1" id="r_a318de60fb2280c61ad990a2c322532f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a318de60fb2280c61ad990a2c322532f1">PADS_BANK0_GPIO27_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a318de60fb2280c61ad990a2c322532f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0146a3e5d2b6e7101d6354b80a616584" id="r_a0146a3e5d2b6e7101d6354b80a616584"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0146a3e5d2b6e7101d6354b80a616584">PADS_BANK0_GPIO27_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a0146a3e5d2b6e7101d6354b80a616584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bd6f06b91adb2208336c97df536e36" id="r_a99bd6f06b91adb2208336c97df536e36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a99bd6f06b91adb2208336c97df536e36">PADS_BANK0_GPIO27_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a99bd6f06b91adb2208336c97df536e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0e4c995f4e80b204a6f4419107eba3" id="r_a4c0e4c995f4e80b204a6f4419107eba3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4c0e4c995f4e80b204a6f4419107eba3">PADS_BANK0_GPIO27_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4c0e4c995f4e80b204a6f4419107eba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a97ddeeb30754d94bf5e4836478a458" id="r_a6a97ddeeb30754d94bf5e4836478a458"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a97ddeeb30754d94bf5e4836478a458">PADS_BANK0_GPIO27_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6a97ddeeb30754d94bf5e4836478a458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949d321e07eeffaf77cbcb7c0b2f7f1e" id="r_a949d321e07eeffaf77cbcb7c0b2f7f1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a949d321e07eeffaf77cbcb7c0b2f7f1e">PADS_BANK0_GPIO27_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a949d321e07eeffaf77cbcb7c0b2f7f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b934b8f9c47ab87ba67a40e6e6d3119" id="r_a4b934b8f9c47ab87ba67a40e6e6d3119"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4b934b8f9c47ab87ba67a40e6e6d3119">PADS_BANK0_GPIO27_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4b934b8f9c47ab87ba67a40e6e6d3119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d15fe79d0a005b631a290bec204338b" id="r_a9d15fe79d0a005b631a290bec204338b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d15fe79d0a005b631a290bec204338b">PADS_BANK0_GPIO27_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9d15fe79d0a005b631a290bec204338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ae8794aee2dc2345ceff1c97b977d9" id="r_aa4ae8794aee2dc2345ceff1c97b977d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa4ae8794aee2dc2345ceff1c97b977d9">PADS_BANK0_GPIO27_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa4ae8794aee2dc2345ceff1c97b977d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab241b7340cdced9f02911861e9ed5e61" id="r_ab241b7340cdced9f02911861e9ed5e61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab241b7340cdced9f02911861e9ed5e61">PADS_BANK0_GPIO27_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:ab241b7340cdced9f02911861e9ed5e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2089723a337ee5ddcce477976161f8" id="r_abe2089723a337ee5ddcce477976161f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abe2089723a337ee5ddcce477976161f8">PADS_BANK0_GPIO27_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abe2089723a337ee5ddcce477976161f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e11683c6568e8bc4361782d6b441178" id="r_a0e11683c6568e8bc4361782d6b441178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0e11683c6568e8bc4361782d6b441178">PADS_BANK0_GPIO27_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0e11683c6568e8bc4361782d6b441178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0b4957c7670d8dd72c3e62baf8ac62" id="r_afc0b4957c7670d8dd72c3e62baf8ac62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc0b4957c7670d8dd72c3e62baf8ac62">PADS_BANK0_GPIO27_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:afc0b4957c7670d8dd72c3e62baf8ac62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa753a5aac40f9926228f7e880df00ca8" id="r_aa753a5aac40f9926228f7e880df00ca8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa753a5aac40f9926228f7e880df00ca8">PADS_BANK0_GPIO27_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa753a5aac40f9926228f7e880df00ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41a6953f5a7e430948adddb8e4dfc23" id="r_ae41a6953f5a7e430948adddb8e4dfc23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae41a6953f5a7e430948adddb8e4dfc23">PADS_BANK0_GPIO27_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae41a6953f5a7e430948adddb8e4dfc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521ae479dfa8bfc44556279a7b723885" id="r_a521ae479dfa8bfc44556279a7b723885"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a521ae479dfa8bfc44556279a7b723885">PADS_BANK0_GPIO27_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a521ae479dfa8bfc44556279a7b723885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6d1c08980f482a0b7ea0a8eb6d64b8" id="r_aed6d1c08980f482a0b7ea0a8eb6d64b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aed6d1c08980f482a0b7ea0a8eb6d64b8">PADS_BANK0_GPIO27_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aed6d1c08980f482a0b7ea0a8eb6d64b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415a2d9621f368d89c6f63d047a32d6d" id="r_a415a2d9621f368d89c6f63d047a32d6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a415a2d9621f368d89c6f63d047a32d6d">PADS_BANK0_GPIO27_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a415a2d9621f368d89c6f63d047a32d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81dea94d41acf6c29ff0c90a99d40768" id="r_a81dea94d41acf6c29ff0c90a99d40768"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a81dea94d41acf6c29ff0c90a99d40768">PADS_BANK0_GPIO27_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a81dea94d41acf6c29ff0c90a99d40768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdb237aae21189e5bc86d443301d1b3" id="r_a8bdb237aae21189e5bc86d443301d1b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8bdb237aae21189e5bc86d443301d1b3">PADS_BANK0_GPIO27_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bdb237aae21189e5bc86d443301d1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac760483b03799cc5115a6b6763a14c53" id="r_ac760483b03799cc5115a6b6763a14c53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac760483b03799cc5115a6b6763a14c53">PADS_BANK0_GPIO27_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ac760483b03799cc5115a6b6763a14c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4246eb9ffac9f4a9d5020fb6b90ee75d" id="r_a4246eb9ffac9f4a9d5020fb6b90ee75d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4246eb9ffac9f4a9d5020fb6b90ee75d">PADS_BANK0_GPIO27_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4246eb9ffac9f4a9d5020fb6b90ee75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a693c7d233f47a7f6a8cc40c17be6e4" id="r_a7a693c7d233f47a7f6a8cc40c17be6e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7a693c7d233f47a7f6a8cc40c17be6e4">PADS_BANK0_GPIO27_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a7a693c7d233f47a7f6a8cc40c17be6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fb596d8fa1501084da93def6827584" id="r_ab1fb596d8fa1501084da93def6827584"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab1fb596d8fa1501084da93def6827584">PADS_BANK0_GPIO27_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab1fb596d8fa1501084da93def6827584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd84b70b778e1859acd2d0c6e0e198e1" id="r_afd84b70b778e1859acd2d0c6e0e198e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd84b70b778e1859acd2d0c6e0e198e1">PADS_BANK0_GPIO27_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afd84b70b778e1859acd2d0c6e0e198e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d063b07ab0cbec16b0bc1fa3f9475a" id="r_a60d063b07ab0cbec16b0bc1fa3f9475a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60d063b07ab0cbec16b0bc1fa3f9475a">PADS_BANK0_GPIO27_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a60d063b07ab0cbec16b0bc1fa3f9475a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522a7c541fc1045f756e440d33d48d9b" id="r_a522a7c541fc1045f756e440d33d48d9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a522a7c541fc1045f756e440d33d48d9b">PADS_BANK0_GPIO27_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a522a7c541fc1045f756e440d33d48d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a41185e1a883c88e0478f612d5e11d" id="r_a04a41185e1a883c88e0478f612d5e11d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a04a41185e1a883c88e0478f612d5e11d">PADS_BANK0_GPIO27_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a04a41185e1a883c88e0478f612d5e11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb652664cdcf52a61d8aee0e73b689c2" id="r_afb652664cdcf52a61d8aee0e73b689c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afb652664cdcf52a61d8aee0e73b689c2">PADS_BANK0_GPIO27_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afb652664cdcf52a61d8aee0e73b689c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b3410b5190566114a9594d6e5c568a" id="r_a14b3410b5190566114a9594d6e5c568a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14b3410b5190566114a9594d6e5c568a">PADS_BANK0_GPIO27_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a14b3410b5190566114a9594d6e5c568a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9f61f857ee7df12bdebb848ccbb0fb" id="r_a3b9f61f857ee7df12bdebb848ccbb0fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3b9f61f857ee7df12bdebb848ccbb0fb">PADS_BANK0_GPIO27_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3b9f61f857ee7df12bdebb848ccbb0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f00250ba41703f4b2ba02bda56525f0" id="r_a0f00250ba41703f4b2ba02bda56525f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0f00250ba41703f4b2ba02bda56525f0">PADS_BANK0_GPIO28_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a0f00250ba41703f4b2ba02bda56525f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cfb1987db0b0ef2163a9ab5de2b668" id="r_a63cfb1987db0b0ef2163a9ab5de2b668"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a63cfb1987db0b0ef2163a9ab5de2b668">PADS_BANK0_GPIO28_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a63cfb1987db0b0ef2163a9ab5de2b668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1fc598592a23f478f1a85405a53960" id="r_a4e1fc598592a23f478f1a85405a53960"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e1fc598592a23f478f1a85405a53960">PADS_BANK0_GPIO28_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a4e1fc598592a23f478f1a85405a53960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959539df63fb27d0ac43e5f95b9878a0" id="r_a959539df63fb27d0ac43e5f95b9878a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a959539df63fb27d0ac43e5f95b9878a0">PADS_BANK0_GPIO28_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a959539df63fb27d0ac43e5f95b9878a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1213f16efb4d80ef105a6fdc3d8094" id="r_ade1213f16efb4d80ef105a6fdc3d8094"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade1213f16efb4d80ef105a6fdc3d8094">PADS_BANK0_GPIO28_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ade1213f16efb4d80ef105a6fdc3d8094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337a2457e67ce6ca98b11fb005a93431" id="r_a337a2457e67ce6ca98b11fb005a93431"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a337a2457e67ce6ca98b11fb005a93431">PADS_BANK0_GPIO28_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a337a2457e67ce6ca98b11fb005a93431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e0d7ed39aa096568c488abe9a3f545" id="r_a13e0d7ed39aa096568c488abe9a3f545"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a13e0d7ed39aa096568c488abe9a3f545">PADS_BANK0_GPIO28_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a13e0d7ed39aa096568c488abe9a3f545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e129fad66e31f2042fb037e78245da" id="r_a83e129fad66e31f2042fb037e78245da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a83e129fad66e31f2042fb037e78245da">PADS_BANK0_GPIO28_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a83e129fad66e31f2042fb037e78245da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d1533e04267f0ad2297ad9d1c75fdd" id="r_a22d1533e04267f0ad2297ad9d1c75fdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a22d1533e04267f0ad2297ad9d1c75fdd">PADS_BANK0_GPIO28_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a22d1533e04267f0ad2297ad9d1c75fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff613edc5290b7504dca0980c0fcb6f" id="r_abff613edc5290b7504dca0980c0fcb6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abff613edc5290b7504dca0980c0fcb6f">PADS_BANK0_GPIO28_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:abff613edc5290b7504dca0980c0fcb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d69b9465aaf821946544fc11357a901" id="r_a9d69b9465aaf821946544fc11357a901"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d69b9465aaf821946544fc11357a901">PADS_BANK0_GPIO28_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9d69b9465aaf821946544fc11357a901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3d02897f030655adc7dce4e3106ac6" id="r_a5d3d02897f030655adc7dce4e3106ac6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5d3d02897f030655adc7dce4e3106ac6">PADS_BANK0_GPIO28_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a5d3d02897f030655adc7dce4e3106ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffcc8f7caae2a3649053f1d1cebf22d" id="r_a7ffcc8f7caae2a3649053f1d1cebf22d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ffcc8f7caae2a3649053f1d1cebf22d">PADS_BANK0_GPIO28_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7ffcc8f7caae2a3649053f1d1cebf22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0dfe99c741dba56d0715e62beb4cb9" id="r_aca0dfe99c741dba56d0715e62beb4cb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aca0dfe99c741dba56d0715e62beb4cb9">PADS_BANK0_GPIO28_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aca0dfe99c741dba56d0715e62beb4cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f46d091cba230fbc92d91601cef87d" id="r_a71f46d091cba230fbc92d91601cef87d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71f46d091cba230fbc92d91601cef87d">PADS_BANK0_GPIO28_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a71f46d091cba230fbc92d91601cef87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533509f8b289202a92e30ff45a3dc3e4" id="r_a533509f8b289202a92e30ff45a3dc3e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a533509f8b289202a92e30ff45a3dc3e4">PADS_BANK0_GPIO28_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a533509f8b289202a92e30ff45a3dc3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a6addbfb9ec614405eae83f8bddddb" id="r_af6a6addbfb9ec614405eae83f8bddddb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af6a6addbfb9ec614405eae83f8bddddb">PADS_BANK0_GPIO28_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:af6a6addbfb9ec614405eae83f8bddddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a058d70dc14e9aa8ee0be3c857767e" id="r_a36a058d70dc14e9aa8ee0be3c857767e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a36a058d70dc14e9aa8ee0be3c857767e">PADS_BANK0_GPIO28_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a36a058d70dc14e9aa8ee0be3c857767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5530eb7c1729c2e7541113b0916ff70" id="r_aa5530eb7c1729c2e7541113b0916ff70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa5530eb7c1729c2e7541113b0916ff70">PADS_BANK0_GPIO28_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa5530eb7c1729c2e7541113b0916ff70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d052c66c7038cecadca71ba72e5e843" id="r_a9d052c66c7038cecadca71ba72e5e843"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d052c66c7038cecadca71ba72e5e843">PADS_BANK0_GPIO28_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9d052c66c7038cecadca71ba72e5e843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cca4a2e715e46a7748d329006811d7c" id="r_a9cca4a2e715e46a7748d329006811d7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9cca4a2e715e46a7748d329006811d7c">PADS_BANK0_GPIO28_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9cca4a2e715e46a7748d329006811d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9436c8aa31941683430c7f26b9359a38" id="r_a9436c8aa31941683430c7f26b9359a38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9436c8aa31941683430c7f26b9359a38">PADS_BANK0_GPIO28_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a9436c8aa31941683430c7f26b9359a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e90890984a398ac21031947dcf948cc" id="r_a8e90890984a398ac21031947dcf948cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8e90890984a398ac21031947dcf948cc">PADS_BANK0_GPIO28_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8e90890984a398ac21031947dcf948cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cb0facd09ce8deb8649dcf5c74a47d" id="r_a55cb0facd09ce8deb8649dcf5c74a47d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a55cb0facd09ce8deb8649dcf5c74a47d">PADS_BANK0_GPIO28_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a55cb0facd09ce8deb8649dcf5c74a47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab2a3d9d1f34cbba589ec0c2963dd4f" id="r_a5ab2a3d9d1f34cbba589ec0c2963dd4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5ab2a3d9d1f34cbba589ec0c2963dd4f">PADS_BANK0_GPIO28_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5ab2a3d9d1f34cbba589ec0c2963dd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d46c724d232ff33b4c9992b23bd49d" id="r_a70d46c724d232ff33b4c9992b23bd49d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70d46c724d232ff33b4c9992b23bd49d">PADS_BANK0_GPIO28_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td></tr>
<tr class="separator:a70d46c724d232ff33b4c9992b23bd49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d52bccf70144b22d75b4b0c3d63be6" id="r_a20d52bccf70144b22d75b4b0c3d63be6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20d52bccf70144b22d75b4b0c3d63be6">PADS_BANK0_GPIO28_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a20d52bccf70144b22d75b4b0c3d63be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb77915c0ba980f3b76362218890249" id="r_addb77915c0ba980f3b76362218890249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#addb77915c0ba980f3b76362218890249">PADS_BANK0_GPIO28_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:addb77915c0ba980f3b76362218890249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563a154ff2b83a6d36bcbd1dcfdef04e" id="r_a563a154ff2b83a6d36bcbd1dcfdef04e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a563a154ff2b83a6d36bcbd1dcfdef04e">PADS_BANK0_GPIO28_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a563a154ff2b83a6d36bcbd1dcfdef04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed73ee69f844ee58de752887e5f0c00" id="r_a9ed73ee69f844ee58de752887e5f0c00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ed73ee69f844ee58de752887e5f0c00">PADS_BANK0_GPIO28_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9ed73ee69f844ee58de752887e5f0c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4930e168afe33e049dfb48abc7ff1950" id="r_a4930e168afe33e049dfb48abc7ff1950"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4930e168afe33e049dfb48abc7ff1950">PADS_BANK0_GPIO28_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4930e168afe33e049dfb48abc7ff1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af45fcb9ee9e7a23b7d82c68f2d34ff" id="r_a8af45fcb9ee9e7a23b7d82c68f2d34ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8af45fcb9ee9e7a23b7d82c68f2d34ff">PADS_BANK0_GPIO28_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8af45fcb9ee9e7a23b7d82c68f2d34ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27eb8efa625a27508a4da180598cd5ee" id="r_a27eb8efa625a27508a4da180598cd5ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a27eb8efa625a27508a4da180598cd5ee">PADS_BANK0_GPIO28_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a27eb8efa625a27508a4da180598cd5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd3e286e35cb6d629eaa95961727959" id="r_afbd3e286e35cb6d629eaa95961727959"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afbd3e286e35cb6d629eaa95961727959">PADS_BANK0_GPIO28_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afbd3e286e35cb6d629eaa95961727959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee41f639df5055c7055fe2efa20c2f8" id="r_a2ee41f639df5055c7055fe2efa20c2f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2ee41f639df5055c7055fe2efa20c2f8">PADS_BANK0_GPIO28_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2ee41f639df5055c7055fe2efa20c2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367e71e56601cbdce9a41d38738a216a" id="r_a367e71e56601cbdce9a41d38738a216a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a367e71e56601cbdce9a41d38738a216a">PADS_BANK0_GPIO28_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a367e71e56601cbdce9a41d38738a216a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447be21fc9a349682f75489e5b25eee8" id="r_a447be21fc9a349682f75489e5b25eee8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a447be21fc9a349682f75489e5b25eee8">PADS_BANK0_GPIO28_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a447be21fc9a349682f75489e5b25eee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169e305ec640b116afb95b4bfcbefbcd" id="r_a169e305ec640b116afb95b4bfcbefbcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a169e305ec640b116afb95b4bfcbefbcd">PADS_BANK0_GPIO28_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a169e305ec640b116afb95b4bfcbefbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3ce0cb907baacc39d80e1b5498e630" id="r_ada3ce0cb907baacc39d80e1b5498e630"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada3ce0cb907baacc39d80e1b5498e630">PADS_BANK0_GPIO28_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ada3ce0cb907baacc39d80e1b5498e630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e553e18a7153d00298506aabe25fe35" id="r_a3e553e18a7153d00298506aabe25fe35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e553e18a7153d00298506aabe25fe35">PADS_BANK0_GPIO28_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3e553e18a7153d00298506aabe25fe35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69268a3696f614a8aa2c28e9d5a11063" id="r_a69268a3696f614a8aa2c28e9d5a11063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a69268a3696f614a8aa2c28e9d5a11063">PADS_BANK0_GPIO28_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a69268a3696f614a8aa2c28e9d5a11063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa458b72bbee13f0364a32fcaca55ade9" id="r_aa458b72bbee13f0364a32fcaca55ade9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa458b72bbee13f0364a32fcaca55ade9">PADS_BANK0_GPIO28_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa458b72bbee13f0364a32fcaca55ade9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8088c6e797f580a813829ab9975b008d" id="r_a8088c6e797f580a813829ab9975b008d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8088c6e797f580a813829ab9975b008d">PADS_BANK0_GPIO28_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8088c6e797f580a813829ab9975b008d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2189e701a09c3ea54a68baf0cec7154" id="r_ad2189e701a09c3ea54a68baf0cec7154"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2189e701a09c3ea54a68baf0cec7154">PADS_BANK0_GPIO28_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad2189e701a09c3ea54a68baf0cec7154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39e1710a1c5e0184b46bc13d30ed699" id="r_aa39e1710a1c5e0184b46bc13d30ed699"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa39e1710a1c5e0184b46bc13d30ed699">PADS_BANK0_GPIO28_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa39e1710a1c5e0184b46bc13d30ed699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace36dfb54c6eedcd6ab404f2e6003685" id="r_ace36dfb54c6eedcd6ab404f2e6003685"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace36dfb54c6eedcd6ab404f2e6003685">PADS_BANK0_GPIO28_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ace36dfb54c6eedcd6ab404f2e6003685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258543e4a90b95b07bb234ca2abbf395" id="r_a258543e4a90b95b07bb234ca2abbf395"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a258543e4a90b95b07bb234ca2abbf395">PADS_BANK0_GPIO28_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a258543e4a90b95b07bb234ca2abbf395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ef7851260b6447b15b97eb618ab367" id="r_a77ef7851260b6447b15b97eb618ab367"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77ef7851260b6447b15b97eb618ab367">PADS_BANK0_GPIO29_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a77ef7851260b6447b15b97eb618ab367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e90ffb98569df0b0f67304f152b74e" id="r_ad2e90ffb98569df0b0f67304f152b74e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2e90ffb98569df0b0f67304f152b74e">PADS_BANK0_GPIO29_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2e90ffb98569df0b0f67304f152b74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad834c79bb90436e8862ca5b7d06ab5eb" id="r_ad834c79bb90436e8862ca5b7d06ab5eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad834c79bb90436e8862ca5b7d06ab5eb">PADS_BANK0_GPIO29_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ad834c79bb90436e8862ca5b7d06ab5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab188ccd46d060321145c02e75d5d4834" id="r_ab188ccd46d060321145c02e75d5d4834"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab188ccd46d060321145c02e75d5d4834">PADS_BANK0_GPIO29_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab188ccd46d060321145c02e75d5d4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44c6037425219bb677bd4c124676cf1" id="r_ac44c6037425219bb677bd4c124676cf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac44c6037425219bb677bd4c124676cf1">PADS_BANK0_GPIO29_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac44c6037425219bb677bd4c124676cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce869a7f590493696cad8b5a14b9b6a" id="r_a1ce869a7f590493696cad8b5a14b9b6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1ce869a7f590493696cad8b5a14b9b6a">PADS_BANK0_GPIO29_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1ce869a7f590493696cad8b5a14b9b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34424fda06f87436c0f02392d94eddd1" id="r_a34424fda06f87436c0f02392d94eddd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a34424fda06f87436c0f02392d94eddd1">PADS_BANK0_GPIO29_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a34424fda06f87436c0f02392d94eddd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea3081b7b05fefea5c49fa53c73eb55" id="r_aeea3081b7b05fefea5c49fa53c73eb55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeea3081b7b05fefea5c49fa53c73eb55">PADS_BANK0_GPIO29_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeea3081b7b05fefea5c49fa53c73eb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d68b5fb6f7c2430a431970a44dfb412" id="r_a1d68b5fb6f7c2430a431970a44dfb412"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d68b5fb6f7c2430a431970a44dfb412">PADS_BANK0_GPIO29_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1d68b5fb6f7c2430a431970a44dfb412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6999552a8cdc2f2130f4e9d4b317799f" id="r_a6999552a8cdc2f2130f4e9d4b317799f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6999552a8cdc2f2130f4e9d4b317799f">PADS_BANK0_GPIO29_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a6999552a8cdc2f2130f4e9d4b317799f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a6b13cd69c11a8b92af341a3fbd45f" id="r_a02a6b13cd69c11a8b92af341a3fbd45f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a02a6b13cd69c11a8b92af341a3fbd45f">PADS_BANK0_GPIO29_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a02a6b13cd69c11a8b92af341a3fbd45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034839a5c927c6ee37d13d7be11670e5" id="r_a034839a5c927c6ee37d13d7be11670e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a034839a5c927c6ee37d13d7be11670e5">PADS_BANK0_GPIO29_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a034839a5c927c6ee37d13d7be11670e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afa31b45020afe3f93fd222fb9cc13c" id="r_a2afa31b45020afe3f93fd222fb9cc13c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2afa31b45020afe3f93fd222fb9cc13c">PADS_BANK0_GPIO29_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2afa31b45020afe3f93fd222fb9cc13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a10c78885d414c9c1b3168ba4a1731a" id="r_a7a10c78885d414c9c1b3168ba4a1731a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7a10c78885d414c9c1b3168ba4a1731a">PADS_BANK0_GPIO29_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7a10c78885d414c9c1b3168ba4a1731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7097204e26b8ddd4df8e1089c68e6e4d" id="r_a7097204e26b8ddd4df8e1089c68e6e4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7097204e26b8ddd4df8e1089c68e6e4d">PADS_BANK0_GPIO29_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7097204e26b8ddd4df8e1089c68e6e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2427d8202e42d96a007f123d6e6e02" id="r_afc2427d8202e42d96a007f123d6e6e02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc2427d8202e42d96a007f123d6e6e02">PADS_BANK0_GPIO29_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afc2427d8202e42d96a007f123d6e6e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad31632e0247fc52b62ebdfcf276552" id="r_a0ad31632e0247fc52b62ebdfcf276552"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ad31632e0247fc52b62ebdfcf276552">PADS_BANK0_GPIO29_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a0ad31632e0247fc52b62ebdfcf276552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c7258f50c5df3401ddbe83212d806e" id="r_a95c7258f50c5df3401ddbe83212d806e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a95c7258f50c5df3401ddbe83212d806e">PADS_BANK0_GPIO29_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a95c7258f50c5df3401ddbe83212d806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667b30b46457ca322e4515c9bfc2485f" id="r_a667b30b46457ca322e4515c9bfc2485f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a667b30b46457ca322e4515c9bfc2485f">PADS_BANK0_GPIO29_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a667b30b46457ca322e4515c9bfc2485f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ddf404298ac66d0b35b01edb448c42" id="r_af9ddf404298ac66d0b35b01edb448c42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9ddf404298ac66d0b35b01edb448c42">PADS_BANK0_GPIO29_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af9ddf404298ac66d0b35b01edb448c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6844e32e37ba4c6c2c6affeb25b4fbe5" id="r_a6844e32e37ba4c6c2c6affeb25b4fbe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6844e32e37ba4c6c2c6affeb25b4fbe5">PADS_BANK0_GPIO29_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6844e32e37ba4c6c2c6affeb25b4fbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7f7824c3c25e139d04631b8b45e4d8" id="r_a9c7f7824c3c25e139d04631b8b45e4d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c7f7824c3c25e139d04631b8b45e4d8">PADS_BANK0_GPIO29_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a9c7f7824c3c25e139d04631b8b45e4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ea99f20605e4a50445d39b14cf4630" id="r_ab8ea99f20605e4a50445d39b14cf4630"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab8ea99f20605e4a50445d39b14cf4630">PADS_BANK0_GPIO29_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab8ea99f20605e4a50445d39b14cf4630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3de495646696024196b7cb1e28b2c3" id="r_a6b3de495646696024196b7cb1e28b2c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6b3de495646696024196b7cb1e28b2c3">PADS_BANK0_GPIO29_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6b3de495646696024196b7cb1e28b2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae768ca506dfe66bc9a79c54c42e4a99d" id="r_ae768ca506dfe66bc9a79c54c42e4a99d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae768ca506dfe66bc9a79c54c42e4a99d">PADS_BANK0_GPIO29_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae768ca506dfe66bc9a79c54c42e4a99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf47a6fd5c9870c7b8fb83da88aca18" id="r_acaf47a6fd5c9870c7b8fb83da88aca18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acaf47a6fd5c9870c7b8fb83da88aca18">PADS_BANK0_GPIO29_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td></tr>
<tr class="separator:acaf47a6fd5c9870c7b8fb83da88aca18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff541250c2ee27ec9cd4c3191a97f286" id="r_aff541250c2ee27ec9cd4c3191a97f286"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff541250c2ee27ec9cd4c3191a97f286">PADS_BANK0_GPIO29_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aff541250c2ee27ec9cd4c3191a97f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade54ab63ec6582fb03cd7d9da0c60770" id="r_ade54ab63ec6582fb03cd7d9da0c60770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade54ab63ec6582fb03cd7d9da0c60770">PADS_BANK0_GPIO29_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ade54ab63ec6582fb03cd7d9da0c60770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2fabab80a2cedee5280553cfaaafcd" id="r_a9d2fabab80a2cedee5280553cfaaafcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d2fabab80a2cedee5280553cfaaafcd">PADS_BANK0_GPIO29_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9d2fabab80a2cedee5280553cfaaafcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c0a5208786a83bb5547d71eab27147" id="r_a49c0a5208786a83bb5547d71eab27147"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49c0a5208786a83bb5547d71eab27147">PADS_BANK0_GPIO29_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a49c0a5208786a83bb5547d71eab27147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69aa86e43a4f148c1d070e9511cba47" id="r_ac69aa86e43a4f148c1d070e9511cba47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac69aa86e43a4f148c1d070e9511cba47">PADS_BANK0_GPIO29_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac69aa86e43a4f148c1d070e9511cba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9deabba4855f0ee8f34257324dcc372" id="r_af9deabba4855f0ee8f34257324dcc372"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9deabba4855f0ee8f34257324dcc372">PADS_BANK0_GPIO29_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9deabba4855f0ee8f34257324dcc372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97418bd226c82d67d385d1308cd9d192" id="r_a97418bd226c82d67d385d1308cd9d192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a97418bd226c82d67d385d1308cd9d192">PADS_BANK0_GPIO29_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a97418bd226c82d67d385d1308cd9d192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f79f9ac88d9ba74eb4a08f7affb205" id="r_a40f79f9ac88d9ba74eb4a08f7affb205"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40f79f9ac88d9ba74eb4a08f7affb205">PADS_BANK0_GPIO29_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a40f79f9ac88d9ba74eb4a08f7affb205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc14727034d4b2fc773d6f261cf8f7d" id="r_a8dc14727034d4b2fc773d6f261cf8f7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8dc14727034d4b2fc773d6f261cf8f7d">PADS_BANK0_GPIO29_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8dc14727034d4b2fc773d6f261cf8f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8e732465935e5d39ef20a515e8469d" id="r_a8b8e732465935e5d39ef20a515e8469d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b8e732465935e5d39ef20a515e8469d">PADS_BANK0_GPIO29_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b8e732465935e5d39ef20a515e8469d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769ed02a07b82388f7332c635ce3b50d" id="r_a769ed02a07b82388f7332c635ce3b50d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a769ed02a07b82388f7332c635ce3b50d">PADS_BANK0_GPIO29_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a769ed02a07b82388f7332c635ce3b50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5a877090e96bf0cd6ecb4a90483027" id="r_a7b5a877090e96bf0cd6ecb4a90483027"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7b5a877090e96bf0cd6ecb4a90483027">PADS_BANK0_GPIO29_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7b5a877090e96bf0cd6ecb4a90483027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38be11c4672e036afdc787a8c464d160" id="r_a38be11c4672e036afdc787a8c464d160"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38be11c4672e036afdc787a8c464d160">PADS_BANK0_GPIO29_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a38be11c4672e036afdc787a8c464d160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4bed8c42e5eedf32809f02a81fa926" id="r_a1d4bed8c42e5eedf32809f02a81fa926"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d4bed8c42e5eedf32809f02a81fa926">PADS_BANK0_GPIO29_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1d4bed8c42e5eedf32809f02a81fa926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776f758769c992dd213b61c0e9551b40" id="r_a776f758769c992dd213b61c0e9551b40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a776f758769c992dd213b61c0e9551b40">PADS_BANK0_GPIO29_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a776f758769c992dd213b61c0e9551b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964716c266b8f35b69c438a304a42102" id="r_a964716c266b8f35b69c438a304a42102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a964716c266b8f35b69c438a304a42102">PADS_BANK0_GPIO29_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a964716c266b8f35b69c438a304a42102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7f2e1ab0b97748b9511e1485278c1a" id="r_adc7f2e1ab0b97748b9511e1485278c1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adc7f2e1ab0b97748b9511e1485278c1a">PADS_BANK0_GPIO29_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adc7f2e1ab0b97748b9511e1485278c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2719edab998069d335697d23131403c" id="r_ae2719edab998069d335697d23131403c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae2719edab998069d335697d23131403c">PADS_BANK0_GPIO29_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae2719edab998069d335697d23131403c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccbc10544a18e021023131173075714" id="r_a3ccbc10544a18e021023131173075714"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ccbc10544a18e021023131173075714">PADS_BANK0_GPIO29_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3ccbc10544a18e021023131173075714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86b657c0bc1cc94ff740e3eb01d19f2" id="r_ac86b657c0bc1cc94ff740e3eb01d19f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac86b657c0bc1cc94ff740e3eb01d19f2">PADS_BANK0_GPIO29_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac86b657c0bc1cc94ff740e3eb01d19f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0542c9cc65a8051661c06263a533d7a" id="r_ad0542c9cc65a8051661c06263a533d7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad0542c9cc65a8051661c06263a533d7a">PADS_BANK0_GPIO29_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad0542c9cc65a8051661c06263a533d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa592a84b292de6e018a1982aab64e736" id="r_aa592a84b292de6e018a1982aab64e736"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa592a84b292de6e018a1982aab64e736">PADS_BANK0_GPIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:aa592a84b292de6e018a1982aab64e736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a978d90eceaa61b992b6a174df67b61" id="r_a1a978d90eceaa61b992b6a174df67b61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a978d90eceaa61b992b6a174df67b61">PADS_BANK0_GPIO2_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a978d90eceaa61b992b6a174df67b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffb433b3a308f6bbfcd63c0079e2ebb" id="r_a7ffb433b3a308f6bbfcd63c0079e2ebb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ffb433b3a308f6bbfcd63c0079e2ebb">PADS_BANK0_GPIO2_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a7ffb433b3a308f6bbfcd63c0079e2ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae282b9a1508ca2c4a1537c2f2795528a" id="r_ae282b9a1508ca2c4a1537c2f2795528a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae282b9a1508ca2c4a1537c2f2795528a">PADS_BANK0_GPIO2_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae282b9a1508ca2c4a1537c2f2795528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c11d3b66b368fe5bff6c344ff8790d" id="r_ab1c11d3b66b368fe5bff6c344ff8790d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab1c11d3b66b368fe5bff6c344ff8790d">PADS_BANK0_GPIO2_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab1c11d3b66b368fe5bff6c344ff8790d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84e7fc70aede0d2af34163bcd506a8f" id="r_ab84e7fc70aede0d2af34163bcd506a8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab84e7fc70aede0d2af34163bcd506a8f">PADS_BANK0_GPIO2_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab84e7fc70aede0d2af34163bcd506a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6ed22177a2443064e38b6a78c89014" id="r_a1b6ed22177a2443064e38b6a78c89014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1b6ed22177a2443064e38b6a78c89014">PADS_BANK0_GPIO2_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a1b6ed22177a2443064e38b6a78c89014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb12cf928cd796993274a3d6a36513d" id="r_abcb12cf928cd796993274a3d6a36513d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abcb12cf928cd796993274a3d6a36513d">PADS_BANK0_GPIO2_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abcb12cf928cd796993274a3d6a36513d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fccb30deac45abdecf46ebae80356a9" id="r_a9fccb30deac45abdecf46ebae80356a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fccb30deac45abdecf46ebae80356a9">PADS_BANK0_GPIO2_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9fccb30deac45abdecf46ebae80356a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7693aaea69d4fc46ae5af54fc37cd62" id="r_ac7693aaea69d4fc46ae5af54fc37cd62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac7693aaea69d4fc46ae5af54fc37cd62">PADS_BANK0_GPIO2_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ac7693aaea69d4fc46ae5af54fc37cd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc94f8b1afd9d616218a400ec767f34" id="r_a4bc94f8b1afd9d616218a400ec767f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4bc94f8b1afd9d616218a400ec767f34">PADS_BANK0_GPIO2_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4bc94f8b1afd9d616218a400ec767f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950c294008f3c7fd9284f5b1455f18b1" id="r_a950c294008f3c7fd9284f5b1455f18b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a950c294008f3c7fd9284f5b1455f18b1">PADS_BANK0_GPIO2_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a950c294008f3c7fd9284f5b1455f18b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dace723ab497a348f0ad3c283a645c" id="r_ab6dace723ab497a348f0ad3c283a645c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6dace723ab497a348f0ad3c283a645c">PADS_BANK0_GPIO2_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab6dace723ab497a348f0ad3c283a645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c8d6fe3ef13ae76e584e2f24052d47" id="r_af4c8d6fe3ef13ae76e584e2f24052d47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af4c8d6fe3ef13ae76e584e2f24052d47">PADS_BANK0_GPIO2_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af4c8d6fe3ef13ae76e584e2f24052d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daf28060d832a659be5f7917b021f07" id="r_a2daf28060d832a659be5f7917b021f07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2daf28060d832a659be5f7917b021f07">PADS_BANK0_GPIO2_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2daf28060d832a659be5f7917b021f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab12e6cfb69ccca0630f07e95fac5f2d" id="r_aab12e6cfb69ccca0630f07e95fac5f2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aab12e6cfb69ccca0630f07e95fac5f2d">PADS_BANK0_GPIO2_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aab12e6cfb69ccca0630f07e95fac5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d7703c439ca3ac68b0ab7b0e53c4e3" id="r_a64d7703c439ca3ac68b0ab7b0e53c4e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64d7703c439ca3ac68b0ab7b0e53c4e3">PADS_BANK0_GPIO2_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a64d7703c439ca3ac68b0ab7b0e53c4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715710e482ed6e693aa65aa703175c33" id="r_a715710e482ed6e693aa65aa703175c33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a715710e482ed6e693aa65aa703175c33">PADS_BANK0_GPIO2_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a715710e482ed6e693aa65aa703175c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3aecf32c2f9ad47d8266e32b9249b41" id="r_ac3aecf32c2f9ad47d8266e32b9249b41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3aecf32c2f9ad47d8266e32b9249b41">PADS_BANK0_GPIO2_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac3aecf32c2f9ad47d8266e32b9249b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98857228339181bfff9e5ca7e15b0bb" id="r_ab98857228339181bfff9e5ca7e15b0bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab98857228339181bfff9e5ca7e15b0bb">PADS_BANK0_GPIO2_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab98857228339181bfff9e5ca7e15b0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadd2ebce6ebfe9b6837e3db7bda443a" id="r_adadd2ebce6ebfe9b6837e3db7bda443a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adadd2ebce6ebfe9b6837e3db7bda443a">PADS_BANK0_GPIO2_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adadd2ebce6ebfe9b6837e3db7bda443a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0b0faa894df3737099ed4325041444" id="r_aac0b0faa894df3737099ed4325041444"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aac0b0faa894df3737099ed4325041444">PADS_BANK0_GPIO2_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aac0b0faa894df3737099ed4325041444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e96aab50ffbf53cfe30f7b73930df2d" id="r_a1e96aab50ffbf53cfe30f7b73930df2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1e96aab50ffbf53cfe30f7b73930df2d">PADS_BANK0_GPIO2_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1e96aab50ffbf53cfe30f7b73930df2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd551704ede41e089e6d09301eb748db" id="r_afd551704ede41e089e6d09301eb748db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd551704ede41e089e6d09301eb748db">PADS_BANK0_GPIO2_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afd551704ede41e089e6d09301eb748db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae225f0927edc3b3ac330cab0d96fc562" id="r_ae225f0927edc3b3ac330cab0d96fc562"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae225f0927edc3b3ac330cab0d96fc562">PADS_BANK0_GPIO2_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae225f0927edc3b3ac330cab0d96fc562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011cde888f835b87ae634cd9d1880fec" id="r_a011cde888f835b87ae634cd9d1880fec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a011cde888f835b87ae634cd9d1880fec">PADS_BANK0_GPIO2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a011cde888f835b87ae634cd9d1880fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90624e6ac0f1ab9d6a86ca11379a7c51" id="r_a90624e6ac0f1ab9d6a86ca11379a7c51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a90624e6ac0f1ab9d6a86ca11379a7c51">PADS_BANK0_GPIO2_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a90624e6ac0f1ab9d6a86ca11379a7c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699e89094958dbb205b62aa47d06ae52" id="r_a699e89094958dbb205b62aa47d06ae52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a699e89094958dbb205b62aa47d06ae52">PADS_BANK0_GPIO2_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a699e89094958dbb205b62aa47d06ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922d8a796bffa3a44a9769767652a67b" id="r_a922d8a796bffa3a44a9769767652a67b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a922d8a796bffa3a44a9769767652a67b">PADS_BANK0_GPIO2_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a922d8a796bffa3a44a9769767652a67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f35b2c2b0300d6d713b614ff0cd9949" id="r_a6f35b2c2b0300d6d713b614ff0cd9949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6f35b2c2b0300d6d713b614ff0cd9949">PADS_BANK0_GPIO2_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6f35b2c2b0300d6d713b614ff0cd9949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af851a641e5492a45745179e5574bd6e7" id="r_af851a641e5492a45745179e5574bd6e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af851a641e5492a45745179e5574bd6e7">PADS_BANK0_GPIO2_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af851a641e5492a45745179e5574bd6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ceea855dea98313a2a03c5470e6df9" id="r_a37ceea855dea98313a2a03c5470e6df9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a37ceea855dea98313a2a03c5470e6df9">PADS_BANK0_GPIO2_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37ceea855dea98313a2a03c5470e6df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb3b1c5f76d3b7418c31e9f6e9eef49" id="r_abdb3b1c5f76d3b7418c31e9f6e9eef49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abdb3b1c5f76d3b7418c31e9f6e9eef49">PADS_BANK0_GPIO2_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abdb3b1c5f76d3b7418c31e9f6e9eef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220b8072d20aea00a022279618f7e1a2" id="r_a220b8072d20aea00a022279618f7e1a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a220b8072d20aea00a022279618f7e1a2">PADS_BANK0_GPIO2_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a220b8072d20aea00a022279618f7e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b472b4bbaf1b01ea75d708f6e2c6f0" id="r_a67b472b4bbaf1b01ea75d708f6e2c6f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a67b472b4bbaf1b01ea75d708f6e2c6f0">PADS_BANK0_GPIO2_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a67b472b4bbaf1b01ea75d708f6e2c6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac109d62017335b492f5efaf5bc284c84" id="r_ac109d62017335b492f5efaf5bc284c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac109d62017335b492f5efaf5bc284c84">PADS_BANK0_GPIO2_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac109d62017335b492f5efaf5bc284c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8b8930189dca6ed94e808a97d25fc0" id="r_afd8b8930189dca6ed94e808a97d25fc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd8b8930189dca6ed94e808a97d25fc0">PADS_BANK0_GPIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:afd8b8930189dca6ed94e808a97d25fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144306edb9bd925ec071e65464b5ed39" id="r_a144306edb9bd925ec071e65464b5ed39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a144306edb9bd925ec071e65464b5ed39">PADS_BANK0_GPIO2_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a144306edb9bd925ec071e65464b5ed39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ddc534e9f1a55614963460607006c4" id="r_a58ddc534e9f1a55614963460607006c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a58ddc534e9f1a55614963460607006c4">PADS_BANK0_GPIO2_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a58ddc534e9f1a55614963460607006c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccc462b9a854356f8eab6290e13cd32" id="r_a7ccc462b9a854356f8eab6290e13cd32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ccc462b9a854356f8eab6290e13cd32">PADS_BANK0_GPIO2_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a7ccc462b9a854356f8eab6290e13cd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e119cd5723fe284ef7505f19bdc390" id="r_a31e119cd5723fe284ef7505f19bdc390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a31e119cd5723fe284ef7505f19bdc390">PADS_BANK0_GPIO2_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a31e119cd5723fe284ef7505f19bdc390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2037f919804630ef4238e6225b9cdd" id="r_aba2037f919804630ef4238e6225b9cdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba2037f919804630ef4238e6225b9cdd">PADS_BANK0_GPIO2_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aba2037f919804630ef4238e6225b9cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1326632e9a4b4853bda3f63b521d2f1" id="r_ae1326632e9a4b4853bda3f63b521d2f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1326632e9a4b4853bda3f63b521d2f1">PADS_BANK0_GPIO2_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae1326632e9a4b4853bda3f63b521d2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d19b01296185f902494508d746150f" id="r_a37d19b01296185f902494508d746150f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a37d19b01296185f902494508d746150f">PADS_BANK0_GPIO2_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a37d19b01296185f902494508d746150f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf99eac691f05ddd6eaaf3be34306f03" id="r_acf99eac691f05ddd6eaaf3be34306f03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf99eac691f05ddd6eaaf3be34306f03">PADS_BANK0_GPIO2_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acf99eac691f05ddd6eaaf3be34306f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465a53a35c29c8b67113c52b9b701899" id="r_a465a53a35c29c8b67113c52b9b701899"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a465a53a35c29c8b67113c52b9b701899">PADS_BANK0_GPIO2_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a465a53a35c29c8b67113c52b9b701899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648a77ed64df67f986424ddfafeca3da" id="r_a648a77ed64df67f986424ddfafeca3da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a648a77ed64df67f986424ddfafeca3da">PADS_BANK0_GPIO2_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a648a77ed64df67f986424ddfafeca3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80498e9fad646c585c4d17b89072004c" id="r_a80498e9fad646c585c4d17b89072004c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a80498e9fad646c585c4d17b89072004c">PADS_BANK0_GPIO30_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a80498e9fad646c585c4d17b89072004c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cc93300463132a8c289005b2d5c6a0" id="r_a97cc93300463132a8c289005b2d5c6a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a97cc93300463132a8c289005b2d5c6a0">PADS_BANK0_GPIO30_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a97cc93300463132a8c289005b2d5c6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44611e62cf393beb264ccac531331dde" id="r_a44611e62cf393beb264ccac531331dde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a44611e62cf393beb264ccac531331dde">PADS_BANK0_GPIO30_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a44611e62cf393beb264ccac531331dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ba19c0f79958b20f02538812a50b41" id="r_a38ba19c0f79958b20f02538812a50b41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38ba19c0f79958b20f02538812a50b41">PADS_BANK0_GPIO30_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a38ba19c0f79958b20f02538812a50b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784ad3ae4ff6638dec4817c173bc2199" id="r_a784ad3ae4ff6638dec4817c173bc2199"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a784ad3ae4ff6638dec4817c173bc2199">PADS_BANK0_GPIO30_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a784ad3ae4ff6638dec4817c173bc2199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad035cfb0a050d3b0e04a4af9754d4ef4" id="r_ad035cfb0a050d3b0e04a4af9754d4ef4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad035cfb0a050d3b0e04a4af9754d4ef4">PADS_BANK0_GPIO30_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad035cfb0a050d3b0e04a4af9754d4ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d06e431ac2c9cb8750b4c318dd04890" id="r_a3d06e431ac2c9cb8750b4c318dd04890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d06e431ac2c9cb8750b4c318dd04890">PADS_BANK0_GPIO30_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3d06e431ac2c9cb8750b4c318dd04890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc4bc29e15f251bbeae8b55735cc420" id="r_adcc4bc29e15f251bbeae8b55735cc420"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adcc4bc29e15f251bbeae8b55735cc420">PADS_BANK0_GPIO30_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adcc4bc29e15f251bbeae8b55735cc420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad294416a6b3f474e9741de2150210e61" id="r_ad294416a6b3f474e9741de2150210e61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad294416a6b3f474e9741de2150210e61">PADS_BANK0_GPIO30_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad294416a6b3f474e9741de2150210e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d59b170b29436661485bc3482d3f83" id="r_a26d59b170b29436661485bc3482d3f83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a26d59b170b29436661485bc3482d3f83">PADS_BANK0_GPIO30_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a26d59b170b29436661485bc3482d3f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc760f73f58844cee6e149106b473a8" id="r_a8bc760f73f58844cee6e149106b473a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8bc760f73f58844cee6e149106b473a8">PADS_BANK0_GPIO30_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8bc760f73f58844cee6e149106b473a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe2edc484bd1a3af8b3ff70e4acf48f" id="r_a9fe2edc484bd1a3af8b3ff70e4acf48f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fe2edc484bd1a3af8b3ff70e4acf48f">PADS_BANK0_GPIO30_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9fe2edc484bd1a3af8b3ff70e4acf48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197ad99aaf914f8d298e5a0395b940d3" id="r_a197ad99aaf914f8d298e5a0395b940d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a197ad99aaf914f8d298e5a0395b940d3">PADS_BANK0_GPIO30_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a197ad99aaf914f8d298e5a0395b940d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affedd07be715c6eea3ed66bedd5137ae" id="r_affedd07be715c6eea3ed66bedd5137ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#affedd07be715c6eea3ed66bedd5137ae">PADS_BANK0_GPIO30_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:affedd07be715c6eea3ed66bedd5137ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663dc25121fb47dfc4e195392f1f69e8" id="r_a663dc25121fb47dfc4e195392f1f69e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a663dc25121fb47dfc4e195392f1f69e8">PADS_BANK0_GPIO30_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a663dc25121fb47dfc4e195392f1f69e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bd0890706713a82e2ce1add39c8853" id="r_a00bd0890706713a82e2ce1add39c8853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a00bd0890706713a82e2ce1add39c8853">PADS_BANK0_GPIO30_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a00bd0890706713a82e2ce1add39c8853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19e593d7147b2510f8d9fc7452aad21" id="r_aa19e593d7147b2510f8d9fc7452aad21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa19e593d7147b2510f8d9fc7452aad21">PADS_BANK0_GPIO30_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aa19e593d7147b2510f8d9fc7452aad21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c63deb791a5628165f7a57437d85914" id="r_a9c63deb791a5628165f7a57437d85914"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c63deb791a5628165f7a57437d85914">PADS_BANK0_GPIO30_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9c63deb791a5628165f7a57437d85914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc8eb9196119940489a051c262333e1" id="r_aebc8eb9196119940489a051c262333e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aebc8eb9196119940489a051c262333e1">PADS_BANK0_GPIO30_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aebc8eb9196119940489a051c262333e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b977699487afcad9879b384ce109e3" id="r_a84b977699487afcad9879b384ce109e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a84b977699487afcad9879b384ce109e3">PADS_BANK0_GPIO30_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a84b977699487afcad9879b384ce109e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae77ea20f98cf71d5243371ccfd6ad5" id="r_afae77ea20f98cf71d5243371ccfd6ad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afae77ea20f98cf71d5243371ccfd6ad5">PADS_BANK0_GPIO30_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afae77ea20f98cf71d5243371ccfd6ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c67e97ea0b17075bee7a677a9f8fbb" id="r_aa2c67e97ea0b17075bee7a677a9f8fbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa2c67e97ea0b17075bee7a677a9f8fbb">PADS_BANK0_GPIO30_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aa2c67e97ea0b17075bee7a677a9f8fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7651c1481721aeb4885f811371164dc3" id="r_a7651c1481721aeb4885f811371164dc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7651c1481721aeb4885f811371164dc3">PADS_BANK0_GPIO30_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7651c1481721aeb4885f811371164dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae722098977bff7dca1217d386c568196" id="r_ae722098977bff7dca1217d386c568196"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae722098977bff7dca1217d386c568196">PADS_BANK0_GPIO30_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae722098977bff7dca1217d386c568196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905a0023d6c75543fe244a02d548991b" id="r_a905a0023d6c75543fe244a02d548991b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a905a0023d6c75543fe244a02d548991b">PADS_BANK0_GPIO30_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a905a0023d6c75543fe244a02d548991b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b8432ff661760bf33a38b1e58000c1" id="r_ac3b8432ff661760bf33a38b1e58000c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3b8432ff661760bf33a38b1e58000c1">PADS_BANK0_GPIO30_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td></tr>
<tr class="separator:ac3b8432ff661760bf33a38b1e58000c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4169451582f7ff80d81ea9bd7997ecf" id="r_af4169451582f7ff80d81ea9bd7997ecf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af4169451582f7ff80d81ea9bd7997ecf">PADS_BANK0_GPIO30_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af4169451582f7ff80d81ea9bd7997ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb2d9ea4f26ca8eafdb5ee9761cb8d4" id="r_a3cb2d9ea4f26ca8eafdb5ee9761cb8d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3cb2d9ea4f26ca8eafdb5ee9761cb8d4">PADS_BANK0_GPIO30_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a3cb2d9ea4f26ca8eafdb5ee9761cb8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab73dae72d52b249e4fb7f3fa30d94c" id="r_a9ab73dae72d52b249e4fb7f3fa30d94c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ab73dae72d52b249e4fb7f3fa30d94c">PADS_BANK0_GPIO30_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9ab73dae72d52b249e4fb7f3fa30d94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf00620a238bd42acd9ba15d4f67d089" id="r_aaf00620a238bd42acd9ba15d4f67d089"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaf00620a238bd42acd9ba15d4f67d089">PADS_BANK0_GPIO30_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aaf00620a238bd42acd9ba15d4f67d089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ba8e38d5af62e3a0fed0bcae04dffe" id="r_a60ba8e38d5af62e3a0fed0bcae04dffe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60ba8e38d5af62e3a0fed0bcae04dffe">PADS_BANK0_GPIO30_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a60ba8e38d5af62e3a0fed0bcae04dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace07284cbf60d911d08f6a70a75365c1" id="r_ace07284cbf60d911d08f6a70a75365c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace07284cbf60d911d08f6a70a75365c1">PADS_BANK0_GPIO30_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ace07284cbf60d911d08f6a70a75365c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d074ef79445f10db21cb1ba8ea5c03" id="r_a95d074ef79445f10db21cb1ba8ea5c03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a95d074ef79445f10db21cb1ba8ea5c03">PADS_BANK0_GPIO30_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a95d074ef79445f10db21cb1ba8ea5c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a25a7d48c5b0edbdf2930ebac58f39" id="r_a33a25a7d48c5b0edbdf2930ebac58f39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33a25a7d48c5b0edbdf2930ebac58f39">PADS_BANK0_GPIO30_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a33a25a7d48c5b0edbdf2930ebac58f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0a881ae14e6cce2d8b7f9e28d2abf5" id="r_a0f0a881ae14e6cce2d8b7f9e28d2abf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0f0a881ae14e6cce2d8b7f9e28d2abf5">PADS_BANK0_GPIO30_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0f0a881ae14e6cce2d8b7f9e28d2abf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155b65143b177538a8820582520fa2ff" id="r_a155b65143b177538a8820582520fa2ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a155b65143b177538a8820582520fa2ff">PADS_BANK0_GPIO30_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a155b65143b177538a8820582520fa2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf567ad58d31a4b386122a40a345d2a7" id="r_adf567ad58d31a4b386122a40a345d2a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adf567ad58d31a4b386122a40a345d2a7">PADS_BANK0_GPIO30_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:adf567ad58d31a4b386122a40a345d2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8ba2809c18b94a042b8dcf27211d30" id="r_a1a8ba2809c18b94a042b8dcf27211d30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a8ba2809c18b94a042b8dcf27211d30">PADS_BANK0_GPIO30_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a8ba2809c18b94a042b8dcf27211d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb968cdd11bfca41bee5042b7126dd1" id="r_a1fb968cdd11bfca41bee5042b7126dd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1fb968cdd11bfca41bee5042b7126dd1">PADS_BANK0_GPIO30_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a1fb968cdd11bfca41bee5042b7126dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24189010edf4b5f338cd72f650425638" id="r_a24189010edf4b5f338cd72f650425638"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a24189010edf4b5f338cd72f650425638">PADS_BANK0_GPIO30_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a24189010edf4b5f338cd72f650425638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec7902829316a21a56c49c6f4c28d27" id="r_a9ec7902829316a21a56c49c6f4c28d27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ec7902829316a21a56c49c6f4c28d27">PADS_BANK0_GPIO30_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9ec7902829316a21a56c49c6f4c28d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbceb59178fc58a3398c847bd0963d0c" id="r_abbceb59178fc58a3398c847bd0963d0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abbceb59178fc58a3398c847bd0963d0c">PADS_BANK0_GPIO30_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abbceb59178fc58a3398c847bd0963d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14df50eed14a8a40cb34b4054b26d4d3" id="r_a14df50eed14a8a40cb34b4054b26d4d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14df50eed14a8a40cb34b4054b26d4d3">PADS_BANK0_GPIO30_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a14df50eed14a8a40cb34b4054b26d4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade972c2115cfad8900bb470296da4ce5" id="r_ade972c2115cfad8900bb470296da4ce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade972c2115cfad8900bb470296da4ce5">PADS_BANK0_GPIO30_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ade972c2115cfad8900bb470296da4ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da73d7d5ad667af760d4742c77d42c4" id="r_a7da73d7d5ad667af760d4742c77d42c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7da73d7d5ad667af760d4742c77d42c4">PADS_BANK0_GPIO30_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7da73d7d5ad667af760d4742c77d42c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792fcc7f676aa696b50b717513cc43e5" id="r_a792fcc7f676aa696b50b717513cc43e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a792fcc7f676aa696b50b717513cc43e5">PADS_BANK0_GPIO30_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a792fcc7f676aa696b50b717513cc43e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147c6fe6bdc503e23258a4364e6f0d49" id="r_a147c6fe6bdc503e23258a4364e6f0d49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a147c6fe6bdc503e23258a4364e6f0d49">PADS_BANK0_GPIO30_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a147c6fe6bdc503e23258a4364e6f0d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f216e146718c13dcc1b6969f1d08c32" id="r_a3f216e146718c13dcc1b6969f1d08c32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3f216e146718c13dcc1b6969f1d08c32">PADS_BANK0_GPIO31_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a3f216e146718c13dcc1b6969f1d08c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66feba36dc44069320cf7b994234b46" id="r_ae66feba36dc44069320cf7b994234b46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae66feba36dc44069320cf7b994234b46">PADS_BANK0_GPIO31_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae66feba36dc44069320cf7b994234b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f4ce1bdbc4ff1ece2cf0290c691016" id="r_aa7f4ce1bdbc4ff1ece2cf0290c691016"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7f4ce1bdbc4ff1ece2cf0290c691016">PADS_BANK0_GPIO31_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aa7f4ce1bdbc4ff1ece2cf0290c691016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e49e2e63fb820cf8d0037954d6c14eb" id="r_a7e49e2e63fb820cf8d0037954d6c14eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e49e2e63fb820cf8d0037954d6c14eb">PADS_BANK0_GPIO31_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a7e49e2e63fb820cf8d0037954d6c14eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99261c56e376ff78e5ea9ecca4e3a136" id="r_a99261c56e376ff78e5ea9ecca4e3a136"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a99261c56e376ff78e5ea9ecca4e3a136">PADS_BANK0_GPIO31_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a99261c56e376ff78e5ea9ecca4e3a136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a560e85dccd5394791fb9dabeabb19b" id="r_a2a560e85dccd5394791fb9dabeabb19b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2a560e85dccd5394791fb9dabeabb19b">PADS_BANK0_GPIO31_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2a560e85dccd5394791fb9dabeabb19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b09c23a7b3c184c85973be6fed0af1" id="r_aa9b09c23a7b3c184c85973be6fed0af1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa9b09c23a7b3c184c85973be6fed0af1">PADS_BANK0_GPIO31_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa9b09c23a7b3c184c85973be6fed0af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e77ad673243deecda2d4b54d6b6f96" id="r_af0e77ad673243deecda2d4b54d6b6f96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0e77ad673243deecda2d4b54d6b6f96">PADS_BANK0_GPIO31_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af0e77ad673243deecda2d4b54d6b6f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7dbd67bb82793c9ada604e0dc977c3" id="r_aee7dbd67bb82793c9ada604e0dc977c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aee7dbd67bb82793c9ada604e0dc977c3">PADS_BANK0_GPIO31_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aee7dbd67bb82793c9ada604e0dc977c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f89e433ade402831f9d5b9b1640abd" id="r_a29f89e433ade402831f9d5b9b1640abd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29f89e433ade402831f9d5b9b1640abd">PADS_BANK0_GPIO31_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a29f89e433ade402831f9d5b9b1640abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33c163cf186b5133ab4a6482b7dca43" id="r_aa33c163cf186b5133ab4a6482b7dca43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa33c163cf186b5133ab4a6482b7dca43">PADS_BANK0_GPIO31_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa33c163cf186b5133ab4a6482b7dca43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae645f4ab4845bdab9e5f5d539d0780c3" id="r_ae645f4ab4845bdab9e5f5d539d0780c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae645f4ab4845bdab9e5f5d539d0780c3">PADS_BANK0_GPIO31_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ae645f4ab4845bdab9e5f5d539d0780c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c42b6bc188097dcd00a6295ef46c57" id="r_ad7c42b6bc188097dcd00a6295ef46c57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad7c42b6bc188097dcd00a6295ef46c57">PADS_BANK0_GPIO31_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad7c42b6bc188097dcd00a6295ef46c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685bf7d8e95886b3d177cbac5d5f9a1d" id="r_a685bf7d8e95886b3d177cbac5d5f9a1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a685bf7d8e95886b3d177cbac5d5f9a1d">PADS_BANK0_GPIO31_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a685bf7d8e95886b3d177cbac5d5f9a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97d3da528139664feb62c64318ffb0b" id="r_ac97d3da528139664feb62c64318ffb0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac97d3da528139664feb62c64318ffb0b">PADS_BANK0_GPIO31_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac97d3da528139664feb62c64318ffb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806df20302906e183f8a512b3aa84dc5" id="r_a806df20302906e183f8a512b3aa84dc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a806df20302906e183f8a512b3aa84dc5">PADS_BANK0_GPIO31_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a806df20302906e183f8a512b3aa84dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cffe44f2c8496dcc1135d718385b578" id="r_a7cffe44f2c8496dcc1135d718385b578"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7cffe44f2c8496dcc1135d718385b578">PADS_BANK0_GPIO31_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a7cffe44f2c8496dcc1135d718385b578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5047cc1aa0ac97e2bf38c6129b79970" id="r_ad5047cc1aa0ac97e2bf38c6129b79970"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad5047cc1aa0ac97e2bf38c6129b79970">PADS_BANK0_GPIO31_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ad5047cc1aa0ac97e2bf38c6129b79970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9647fc5fd47b74c9eca0434d6a026546" id="r_a9647fc5fd47b74c9eca0434d6a026546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9647fc5fd47b74c9eca0434d6a026546">PADS_BANK0_GPIO31_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9647fc5fd47b74c9eca0434d6a026546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3240575bdf3d690364a52073fdbcf3f5" id="r_a3240575bdf3d690364a52073fdbcf3f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3240575bdf3d690364a52073fdbcf3f5">PADS_BANK0_GPIO31_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3240575bdf3d690364a52073fdbcf3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5cee306cd88e41e4ca607e8a3b0873" id="r_abb5cee306cd88e41e4ca607e8a3b0873"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abb5cee306cd88e41e4ca607e8a3b0873">PADS_BANK0_GPIO31_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abb5cee306cd88e41e4ca607e8a3b0873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73704cdb98202c6b4245aa1c83e44515" id="r_a73704cdb98202c6b4245aa1c83e44515"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a73704cdb98202c6b4245aa1c83e44515">PADS_BANK0_GPIO31_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a73704cdb98202c6b4245aa1c83e44515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace063c4191105b032fbf4794cf817a05" id="r_ace063c4191105b032fbf4794cf817a05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace063c4191105b032fbf4794cf817a05">PADS_BANK0_GPIO31_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ace063c4191105b032fbf4794cf817a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cc85e506c3bcde790ef6adc5f5f47d" id="r_a70cc85e506c3bcde790ef6adc5f5f47d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70cc85e506c3bcde790ef6adc5f5f47d">PADS_BANK0_GPIO31_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a70cc85e506c3bcde790ef6adc5f5f47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d1afe9427ff1e32509631e351e04e5" id="r_a43d1afe9427ff1e32509631e351e04e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a43d1afe9427ff1e32509631e351e04e5">PADS_BANK0_GPIO31_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a43d1afe9427ff1e32509631e351e04e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881e08edf2b3561573ca8bff90501cbf" id="r_a881e08edf2b3561573ca8bff90501cbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a881e08edf2b3561573ca8bff90501cbf">PADS_BANK0_GPIO31_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a881e08edf2b3561573ca8bff90501cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeecd7ce7c003d8b38937bbec423569c" id="r_aeeecd7ce7c003d8b38937bbec423569c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeeecd7ce7c003d8b38937bbec423569c">PADS_BANK0_GPIO31_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeeecd7ce7c003d8b38937bbec423569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3951c116999fcb40d614bf8b19ef6fc2" id="r_a3951c116999fcb40d614bf8b19ef6fc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3951c116999fcb40d614bf8b19ef6fc2">PADS_BANK0_GPIO31_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a3951c116999fcb40d614bf8b19ef6fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5a4f008fc0655d0d7174ccf01c0be3" id="r_afc5a4f008fc0655d0d7174ccf01c0be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc5a4f008fc0655d0d7174ccf01c0be3">PADS_BANK0_GPIO31_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:afc5a4f008fc0655d0d7174ccf01c0be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74251d98e43830b8dd761099b948ae8b" id="r_a74251d98e43830b8dd761099b948ae8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a74251d98e43830b8dd761099b948ae8b">PADS_BANK0_GPIO31_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a74251d98e43830b8dd761099b948ae8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991eee948e74fee9cc8d0a42b46f5468" id="r_a991eee948e74fee9cc8d0a42b46f5468"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a991eee948e74fee9cc8d0a42b46f5468">PADS_BANK0_GPIO31_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a991eee948e74fee9cc8d0a42b46f5468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab2b1d22e15847fad23aa6c2b9bb17a" id="r_aeab2b1d22e15847fad23aa6c2b9bb17a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeab2b1d22e15847fad23aa6c2b9bb17a">PADS_BANK0_GPIO31_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeab2b1d22e15847fad23aa6c2b9bb17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118f2f163e1ee12b6496c608c1848b54" id="r_a118f2f163e1ee12b6496c608c1848b54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a118f2f163e1ee12b6496c608c1848b54">PADS_BANK0_GPIO31_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a118f2f163e1ee12b6496c608c1848b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001e237cf691cba508faec7b8fcb9d28" id="r_a001e237cf691cba508faec7b8fcb9d28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a001e237cf691cba508faec7b8fcb9d28">PADS_BANK0_GPIO31_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a001e237cf691cba508faec7b8fcb9d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5750ce96620fbeb7c8a89a563c2d0791" id="r_a5750ce96620fbeb7c8a89a563c2d0791"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5750ce96620fbeb7c8a89a563c2d0791">PADS_BANK0_GPIO31_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5750ce96620fbeb7c8a89a563c2d0791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535d932c42a1b215817e26735c2d5c1a" id="r_a535d932c42a1b215817e26735c2d5c1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a535d932c42a1b215817e26735c2d5c1a">PADS_BANK0_GPIO31_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a535d932c42a1b215817e26735c2d5c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e77b503720724e0c836f5e0f214178" id="r_ab0e77b503720724e0c836f5e0f214178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab0e77b503720724e0c836f5e0f214178">PADS_BANK0_GPIO31_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ab0e77b503720724e0c836f5e0f214178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5096aa961984da24cf7f312372af2281" id="r_a5096aa961984da24cf7f312372af2281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5096aa961984da24cf7f312372af2281">PADS_BANK0_GPIO31_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5096aa961984da24cf7f312372af2281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d864200c35fd72fdef6fe958ffc50c0" id="r_a3d864200c35fd72fdef6fe958ffc50c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d864200c35fd72fdef6fe958ffc50c0">PADS_BANK0_GPIO31_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a3d864200c35fd72fdef6fe958ffc50c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874d3b719f18a8b46e5c932d6f2815fd" id="r_a874d3b719f18a8b46e5c932d6f2815fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a874d3b719f18a8b46e5c932d6f2815fd">PADS_BANK0_GPIO31_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a874d3b719f18a8b46e5c932d6f2815fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af883eb1955ad47ea7d4879123807997b" id="r_af883eb1955ad47ea7d4879123807997b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af883eb1955ad47ea7d4879123807997b">PADS_BANK0_GPIO31_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af883eb1955ad47ea7d4879123807997b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24b038093dc80ec374bb126ead68fc9" id="r_af24b038093dc80ec374bb126ead68fc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af24b038093dc80ec374bb126ead68fc9">PADS_BANK0_GPIO31_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af24b038093dc80ec374bb126ead68fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c593b19a44f116c8a29396369d9729" id="r_a15c593b19a44f116c8a29396369d9729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a15c593b19a44f116c8a29396369d9729">PADS_BANK0_GPIO31_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a15c593b19a44f116c8a29396369d9729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c476450ea6d2cae9523dd9203aa633" id="r_a69c476450ea6d2cae9523dd9203aa633"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a69c476450ea6d2cae9523dd9203aa633">PADS_BANK0_GPIO31_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a69c476450ea6d2cae9523dd9203aa633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1812b3902bc0709623ad159f7fef43bd" id="r_a1812b3902bc0709623ad159f7fef43bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1812b3902bc0709623ad159f7fef43bd">PADS_BANK0_GPIO31_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1812b3902bc0709623ad159f7fef43bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac144b6c6ddc398c190a062b59f0f33" id="r_a8ac144b6c6ddc398c190a062b59f0f33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8ac144b6c6ddc398c190a062b59f0f33">PADS_BANK0_GPIO31_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8ac144b6c6ddc398c190a062b59f0f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff810e6094717b78955fec89690d42ff" id="r_aff810e6094717b78955fec89690d42ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff810e6094717b78955fec89690d42ff">PADS_BANK0_GPIO31_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff810e6094717b78955fec89690d42ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fa94f8f5d7959ef9f99306b27eb38c" id="r_ad5fa94f8f5d7959ef9f99306b27eb38c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad5fa94f8f5d7959ef9f99306b27eb38c">PADS_BANK0_GPIO32_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ad5fa94f8f5d7959ef9f99306b27eb38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e078ba6f75b770889eb430f61f4b92" id="r_ab8e078ba6f75b770889eb430f61f4b92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab8e078ba6f75b770889eb430f61f4b92">PADS_BANK0_GPIO32_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8e078ba6f75b770889eb430f61f4b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ed825f0275d5821e99931b4a44d024" id="r_af8ed825f0275d5821e99931b4a44d024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af8ed825f0275d5821e99931b4a44d024">PADS_BANK0_GPIO32_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:af8ed825f0275d5821e99931b4a44d024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2fc88174cb653900e5f59cf7c3860b" id="r_a2b2fc88174cb653900e5f59cf7c3860b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b2fc88174cb653900e5f59cf7c3860b">PADS_BANK0_GPIO32_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2b2fc88174cb653900e5f59cf7c3860b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d8fb168a1a1093e5deec9c2c53b659" id="r_a09d8fb168a1a1093e5deec9c2c53b659"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a09d8fb168a1a1093e5deec9c2c53b659">PADS_BANK0_GPIO32_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a09d8fb168a1a1093e5deec9c2c53b659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354fdc5ced6d615fd51c89ff49efeed9" id="r_a354fdc5ced6d615fd51c89ff49efeed9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a354fdc5ced6d615fd51c89ff49efeed9">PADS_BANK0_GPIO32_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a354fdc5ced6d615fd51c89ff49efeed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bb0bbf52e47f51472317e7895ec750" id="r_a69bb0bbf52e47f51472317e7895ec750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a69bb0bbf52e47f51472317e7895ec750">PADS_BANK0_GPIO32_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a69bb0bbf52e47f51472317e7895ec750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4067f405ce4506b32a6e8d0f32b65f90" id="r_a4067f405ce4506b32a6e8d0f32b65f90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4067f405ce4506b32a6e8d0f32b65f90">PADS_BANK0_GPIO32_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4067f405ce4506b32a6e8d0f32b65f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe059c2836faa4774f39118359eb464" id="r_a6fe059c2836faa4774f39118359eb464"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6fe059c2836faa4774f39118359eb464">PADS_BANK0_GPIO32_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6fe059c2836faa4774f39118359eb464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164e0117ba5bb94d5f9466722baeb790" id="r_a164e0117ba5bb94d5f9466722baeb790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a164e0117ba5bb94d5f9466722baeb790">PADS_BANK0_GPIO32_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a164e0117ba5bb94d5f9466722baeb790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c005061ac4c07a7c531c97aa33e60cd" id="r_a8c005061ac4c07a7c531c97aa33e60cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8c005061ac4c07a7c531c97aa33e60cd">PADS_BANK0_GPIO32_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8c005061ac4c07a7c531c97aa33e60cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ee8d66a5f443ca23f1ccb589b923e9" id="r_a28ee8d66a5f443ca23f1ccb589b923e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a28ee8d66a5f443ca23f1ccb589b923e9">PADS_BANK0_GPIO32_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a28ee8d66a5f443ca23f1ccb589b923e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4af048a0646f46181d5f338d65a2392" id="r_ab4af048a0646f46181d5f338d65a2392"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab4af048a0646f46181d5f338d65a2392">PADS_BANK0_GPIO32_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab4af048a0646f46181d5f338d65a2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3697b8ac61a14b2060351f6e3e0dcab" id="r_aa3697b8ac61a14b2060351f6e3e0dcab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa3697b8ac61a14b2060351f6e3e0dcab">PADS_BANK0_GPIO32_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa3697b8ac61a14b2060351f6e3e0dcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add40880785462815eee24b7f034517d5" id="r_add40880785462815eee24b7f034517d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#add40880785462815eee24b7f034517d5">PADS_BANK0_GPIO32_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:add40880785462815eee24b7f034517d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c270536c1f707f19ed172fc17dd395d" id="r_a6c270536c1f707f19ed172fc17dd395d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6c270536c1f707f19ed172fc17dd395d">PADS_BANK0_GPIO32_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6c270536c1f707f19ed172fc17dd395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8a3805a6efbcc6e08ff2d21ac75804" id="r_a1a8a3805a6efbcc6e08ff2d21ac75804"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a8a3805a6efbcc6e08ff2d21ac75804">PADS_BANK0_GPIO32_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a1a8a3805a6efbcc6e08ff2d21ac75804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79ebcf365a7a359f57928f4619137a9" id="r_ac79ebcf365a7a359f57928f4619137a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac79ebcf365a7a359f57928f4619137a9">PADS_BANK0_GPIO32_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac79ebcf365a7a359f57928f4619137a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9411503c435dcf7851325c59b1352f63" id="r_a9411503c435dcf7851325c59b1352f63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9411503c435dcf7851325c59b1352f63">PADS_BANK0_GPIO32_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9411503c435dcf7851325c59b1352f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c63508b550b86b3ae0e7d4fb1b84e7" id="r_a91c63508b550b86b3ae0e7d4fb1b84e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a91c63508b550b86b3ae0e7d4fb1b84e7">PADS_BANK0_GPIO32_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a91c63508b550b86b3ae0e7d4fb1b84e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d9b9e87593bbcdd443e3cf5f4b1d85" id="r_aa4d9b9e87593bbcdd443e3cf5f4b1d85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa4d9b9e87593bbcdd443e3cf5f4b1d85">PADS_BANK0_GPIO32_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4d9b9e87593bbcdd443e3cf5f4b1d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be5550fe75131415dfc75f17f2a866e" id="r_a8be5550fe75131415dfc75f17f2a866e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8be5550fe75131415dfc75f17f2a866e">PADS_BANK0_GPIO32_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a8be5550fe75131415dfc75f17f2a866e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299d4ed125fb09b00399e2f0667aa042" id="r_a299d4ed125fb09b00399e2f0667aa042"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a299d4ed125fb09b00399e2f0667aa042">PADS_BANK0_GPIO32_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a299d4ed125fb09b00399e2f0667aa042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339fde108b829c3699c194df1591262c" id="r_a339fde108b829c3699c194df1591262c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a339fde108b829c3699c194df1591262c">PADS_BANK0_GPIO32_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a339fde108b829c3699c194df1591262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa804956c29ee08595958aaa7cb7d442b" id="r_aa804956c29ee08595958aaa7cb7d442b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa804956c29ee08595958aaa7cb7d442b">PADS_BANK0_GPIO32_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa804956c29ee08595958aaa7cb7d442b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f33f07534049cafdec955bbd9684d85" id="r_a6f33f07534049cafdec955bbd9684d85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6f33f07534049cafdec955bbd9684d85">PADS_BANK0_GPIO32_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td></tr>
<tr class="separator:a6f33f07534049cafdec955bbd9684d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4260f679d83c91912acd29438300832a" id="r_a4260f679d83c91912acd29438300832a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4260f679d83c91912acd29438300832a">PADS_BANK0_GPIO32_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4260f679d83c91912acd29438300832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52983e80a083e443809b33d6cd1f478a" id="r_a52983e80a083e443809b33d6cd1f478a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a52983e80a083e443809b33d6cd1f478a">PADS_BANK0_GPIO32_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a52983e80a083e443809b33d6cd1f478a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c13a389f112bc96db7729345af18c1" id="r_ab1c13a389f112bc96db7729345af18c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab1c13a389f112bc96db7729345af18c1">PADS_BANK0_GPIO32_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab1c13a389f112bc96db7729345af18c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bd82c0173444f02755ec9e5c6d0c9b" id="r_a54bd82c0173444f02755ec9e5c6d0c9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a54bd82c0173444f02755ec9e5c6d0c9b">PADS_BANK0_GPIO32_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a54bd82c0173444f02755ec9e5c6d0c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedbaf2621456545fdfbfa901518ee66" id="r_adedbaf2621456545fdfbfa901518ee66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adedbaf2621456545fdfbfa901518ee66">PADS_BANK0_GPIO32_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adedbaf2621456545fdfbfa901518ee66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3765f1516be1c95ed1155483eecc60" id="r_a4b3765f1516be1c95ed1155483eecc60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4b3765f1516be1c95ed1155483eecc60">PADS_BANK0_GPIO32_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4b3765f1516be1c95ed1155483eecc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1937fa100a0b8eac419233d8f2e47c2" id="r_af1937fa100a0b8eac419233d8f2e47c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af1937fa100a0b8eac419233d8f2e47c2">PADS_BANK0_GPIO32_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af1937fa100a0b8eac419233d8f2e47c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506c5e7db523b035d1d2ac0666faa2cb" id="r_a506c5e7db523b035d1d2ac0666faa2cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a506c5e7db523b035d1d2ac0666faa2cb">PADS_BANK0_GPIO32_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a506c5e7db523b035d1d2ac0666faa2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741833795f942a8113d1523572077be9" id="r_a741833795f942a8113d1523572077be9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a741833795f942a8113d1523572077be9">PADS_BANK0_GPIO32_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a741833795f942a8113d1523572077be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1318e369c169f75ba6134371820a44" id="r_a3f1318e369c169f75ba6134371820a44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3f1318e369c169f75ba6134371820a44">PADS_BANK0_GPIO32_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3f1318e369c169f75ba6134371820a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959e0d1b4d8fa523dfaa938ab6b588b3" id="r_a959e0d1b4d8fa523dfaa938ab6b588b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a959e0d1b4d8fa523dfaa938ab6b588b3">PADS_BANK0_GPIO32_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a959e0d1b4d8fa523dfaa938ab6b588b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66fc8a5e678e360a6a12db107106b45" id="r_af66fc8a5e678e360a6a12db107106b45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af66fc8a5e678e360a6a12db107106b45">PADS_BANK0_GPIO32_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af66fc8a5e678e360a6a12db107106b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0fe3e3427ac00445a5b962d41a543d" id="r_a8f0fe3e3427ac00445a5b962d41a543d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f0fe3e3427ac00445a5b962d41a543d">PADS_BANK0_GPIO32_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8f0fe3e3427ac00445a5b962d41a543d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88cb9753ebe7813167ef2ce028552d43" id="r_a88cb9753ebe7813167ef2ce028552d43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a88cb9753ebe7813167ef2ce028552d43">PADS_BANK0_GPIO32_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a88cb9753ebe7813167ef2ce028552d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796f51aa07a7bc63375959f5a20eda2a" id="r_a796f51aa07a7bc63375959f5a20eda2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a796f51aa07a7bc63375959f5a20eda2a">PADS_BANK0_GPIO32_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a796f51aa07a7bc63375959f5a20eda2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1625040b3dfe41a95075c914fb824f" id="r_a1c1625040b3dfe41a95075c914fb824f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1c1625040b3dfe41a95075c914fb824f">PADS_BANK0_GPIO32_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1c1625040b3dfe41a95075c914fb824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9a3c25448827120d6f92a5b76c7aa4" id="r_a0a9a3c25448827120d6f92a5b76c7aa4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0a9a3c25448827120d6f92a5b76c7aa4">PADS_BANK0_GPIO32_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0a9a3c25448827120d6f92a5b76c7aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac562db2a851f817869284bb39a94c63e" id="r_ac562db2a851f817869284bb39a94c63e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac562db2a851f817869284bb39a94c63e">PADS_BANK0_GPIO32_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac562db2a851f817869284bb39a94c63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975d9a52af9634f3741c79e19f612117" id="r_a975d9a52af9634f3741c79e19f612117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a975d9a52af9634f3741c79e19f612117">PADS_BANK0_GPIO32_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a975d9a52af9634f3741c79e19f612117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38db3f994ff10088a63e34afb35bc01a" id="r_a38db3f994ff10088a63e34afb35bc01a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38db3f994ff10088a63e34afb35bc01a">PADS_BANK0_GPIO32_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a38db3f994ff10088a63e34afb35bc01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae500aba39edb90cdda2de0bee602264b" id="r_ae500aba39edb90cdda2de0bee602264b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae500aba39edb90cdda2de0bee602264b">PADS_BANK0_GPIO32_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae500aba39edb90cdda2de0bee602264b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdcca7f8ba7876fbf1cc8218453e4ea" id="r_a1cdcca7f8ba7876fbf1cc8218453e4ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1cdcca7f8ba7876fbf1cc8218453e4ea">PADS_BANK0_GPIO33_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a1cdcca7f8ba7876fbf1cc8218453e4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bb268c03a224e5d77e08f68e3979a6" id="r_ad7bb268c03a224e5d77e08f68e3979a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad7bb268c03a224e5d77e08f68e3979a6">PADS_BANK0_GPIO33_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad7bb268c03a224e5d77e08f68e3979a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15321043d969be0f4521017a0382890" id="r_ac15321043d969be0f4521017a0382890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac15321043d969be0f4521017a0382890">PADS_BANK0_GPIO33_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ac15321043d969be0f4521017a0382890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad73c7d2ce51b91374f7c515269b1ce" id="r_abad73c7d2ce51b91374f7c515269b1ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abad73c7d2ce51b91374f7c515269b1ce">PADS_BANK0_GPIO33_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:abad73c7d2ce51b91374f7c515269b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73e6cba27e8653c0364521395b155d9" id="r_ac73e6cba27e8653c0364521395b155d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac73e6cba27e8653c0364521395b155d9">PADS_BANK0_GPIO33_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac73e6cba27e8653c0364521395b155d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c65efb48ff5b41e00c3e4e46457ae1" id="r_ab3c65efb48ff5b41e00c3e4e46457ae1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3c65efb48ff5b41e00c3e4e46457ae1">PADS_BANK0_GPIO33_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab3c65efb48ff5b41e00c3e4e46457ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a0b54095492464a137b4d273233955" id="r_a30a0b54095492464a137b4d273233955"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a30a0b54095492464a137b4d273233955">PADS_BANK0_GPIO33_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a30a0b54095492464a137b4d273233955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270f814b8ad5a3e1057f3964b4af1d0b" id="r_a270f814b8ad5a3e1057f3964b4af1d0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a270f814b8ad5a3e1057f3964b4af1d0b">PADS_BANK0_GPIO33_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a270f814b8ad5a3e1057f3964b4af1d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923420ee8ec1d57560a5c6592af6b552" id="r_a923420ee8ec1d57560a5c6592af6b552"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a923420ee8ec1d57560a5c6592af6b552">PADS_BANK0_GPIO33_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a923420ee8ec1d57560a5c6592af6b552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad782da9977b0e37400a2f338281199" id="r_a3ad782da9977b0e37400a2f338281199"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ad782da9977b0e37400a2f338281199">PADS_BANK0_GPIO33_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a3ad782da9977b0e37400a2f338281199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a1693b543848b21006414060675e72" id="r_a09a1693b543848b21006414060675e72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a09a1693b543848b21006414060675e72">PADS_BANK0_GPIO33_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a09a1693b543848b21006414060675e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ea3fbea0e006a86d06a03a4715dffd" id="r_a70ea3fbea0e006a86d06a03a4715dffd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70ea3fbea0e006a86d06a03a4715dffd">PADS_BANK0_GPIO33_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a70ea3fbea0e006a86d06a03a4715dffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb9a6f14278bc6e2f00c089c5e81e4e" id="r_a3fb9a6f14278bc6e2f00c089c5e81e4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3fb9a6f14278bc6e2f00c089c5e81e4e">PADS_BANK0_GPIO33_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a3fb9a6f14278bc6e2f00c089c5e81e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20ba02d1af202d3b6c4dadfed2ac1d6" id="r_ab20ba02d1af202d3b6c4dadfed2ac1d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab20ba02d1af202d3b6c4dadfed2ac1d6">PADS_BANK0_GPIO33_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab20ba02d1af202d3b6c4dadfed2ac1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc09794258de9f54ac0ccffaa98f106a" id="r_acc09794258de9f54ac0ccffaa98f106a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acc09794258de9f54ac0ccffaa98f106a">PADS_BANK0_GPIO33_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acc09794258de9f54ac0ccffaa98f106a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf06dbf7f507ea5015d9fc605061922" id="r_a1bf06dbf7f507ea5015d9fc605061922"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1bf06dbf7f507ea5015d9fc605061922">PADS_BANK0_GPIO33_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1bf06dbf7f507ea5015d9fc605061922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cb19e7bdbcdce5cc76887061e2ad59" id="r_a90cb19e7bdbcdce5cc76887061e2ad59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a90cb19e7bdbcdce5cc76887061e2ad59">PADS_BANK0_GPIO33_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a90cb19e7bdbcdce5cc76887061e2ad59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bd05c0f4e00bfbb397906d5f192bf9" id="r_a98bd05c0f4e00bfbb397906d5f192bf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98bd05c0f4e00bfbb397906d5f192bf9">PADS_BANK0_GPIO33_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a98bd05c0f4e00bfbb397906d5f192bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23aa32d5ab7e86b02c0d50efcba9385" id="r_aa23aa32d5ab7e86b02c0d50efcba9385"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa23aa32d5ab7e86b02c0d50efcba9385">PADS_BANK0_GPIO33_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa23aa32d5ab7e86b02c0d50efcba9385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8dd2e6a11861996b33095c671c9b25d" id="r_ae8dd2e6a11861996b33095c671c9b25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8dd2e6a11861996b33095c671c9b25d">PADS_BANK0_GPIO33_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae8dd2e6a11861996b33095c671c9b25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d701411179cb5d7bba812d5c2572a1" id="r_a26d701411179cb5d7bba812d5c2572a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a26d701411179cb5d7bba812d5c2572a1">PADS_BANK0_GPIO33_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a26d701411179cb5d7bba812d5c2572a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96f9bc7dd0a9287d40171255994ac0e" id="r_af96f9bc7dd0a9287d40171255994ac0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af96f9bc7dd0a9287d40171255994ac0e">PADS_BANK0_GPIO33_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af96f9bc7dd0a9287d40171255994ac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30211a878020becd5a2ba6342e82d0ac" id="r_a30211a878020becd5a2ba6342e82d0ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a30211a878020becd5a2ba6342e82d0ac">PADS_BANK0_GPIO33_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a30211a878020becd5a2ba6342e82d0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486ebb612ce1c601cdcaa8c0c3b97ab2" id="r_a486ebb612ce1c601cdcaa8c0c3b97ab2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a486ebb612ce1c601cdcaa8c0c3b97ab2">PADS_BANK0_GPIO33_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a486ebb612ce1c601cdcaa8c0c3b97ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f780c2a7c8f4de28ac6f1311e81a94" id="r_ab5f780c2a7c8f4de28ac6f1311e81a94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5f780c2a7c8f4de28ac6f1311e81a94">PADS_BANK0_GPIO33_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5f780c2a7c8f4de28ac6f1311e81a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa517e9b97f265968b9971de680fa3567" id="r_aa517e9b97f265968b9971de680fa3567"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa517e9b97f265968b9971de680fa3567">PADS_BANK0_GPIO33_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:aa517e9b97f265968b9971de680fa3567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a838554aa5cd21cea80e7e8d1f2aaa" id="r_ad2a838554aa5cd21cea80e7e8d1f2aaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2a838554aa5cd21cea80e7e8d1f2aaa">PADS_BANK0_GPIO33_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2a838554aa5cd21cea80e7e8d1f2aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a8df70c232784394b8ba90f3b31d92" id="r_a64a8df70c232784394b8ba90f3b31d92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64a8df70c232784394b8ba90f3b31d92">PADS_BANK0_GPIO33_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a64a8df70c232784394b8ba90f3b31d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bf5e108481212dab5a7e2928fc2bdd" id="r_a98bf5e108481212dab5a7e2928fc2bdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98bf5e108481212dab5a7e2928fc2bdd">PADS_BANK0_GPIO33_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a98bf5e108481212dab5a7e2928fc2bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145ccc735f53eee8dbd07507bdf93b5d" id="r_a145ccc735f53eee8dbd07507bdf93b5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a145ccc735f53eee8dbd07507bdf93b5d">PADS_BANK0_GPIO33_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a145ccc735f53eee8dbd07507bdf93b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc6435fb35e369b6153d0669f3f10ca" id="r_a9fc6435fb35e369b6153d0669f3f10ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fc6435fb35e369b6153d0669f3f10ca">PADS_BANK0_GPIO33_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9fc6435fb35e369b6153d0669f3f10ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95b86769e0845ba989b2925498a8e1e" id="r_ae95b86769e0845ba989b2925498a8e1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae95b86769e0845ba989b2925498a8e1e">PADS_BANK0_GPIO33_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae95b86769e0845ba989b2925498a8e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1861033b32a30251122a1e93fa66187a" id="r_a1861033b32a30251122a1e93fa66187a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1861033b32a30251122a1e93fa66187a">PADS_BANK0_GPIO33_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a1861033b32a30251122a1e93fa66187a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d009c006ba8098eb8ee4806fc738ee" id="r_a64d009c006ba8098eb8ee4806fc738ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64d009c006ba8098eb8ee4806fc738ee">PADS_BANK0_GPIO33_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a64d009c006ba8098eb8ee4806fc738ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a9f081ca21502dd5e59c03e06682bd" id="r_a47a9f081ca21502dd5e59c03e06682bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47a9f081ca21502dd5e59c03e06682bd">PADS_BANK0_GPIO33_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a47a9f081ca21502dd5e59c03e06682bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca9c3c77069edb8a5dd52fa9182de47" id="r_a6ca9c3c77069edb8a5dd52fa9182de47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6ca9c3c77069edb8a5dd52fa9182de47">PADS_BANK0_GPIO33_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ca9c3c77069edb8a5dd52fa9182de47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4efc3f86d2dd8580f95fc44b47c8d30" id="r_aa4efc3f86d2dd8580f95fc44b47c8d30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa4efc3f86d2dd8580f95fc44b47c8d30">PADS_BANK0_GPIO33_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:aa4efc3f86d2dd8580f95fc44b47c8d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983272f9e951d14ef482d1266023da6f" id="r_a983272f9e951d14ef482d1266023da6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a983272f9e951d14ef482d1266023da6f">PADS_BANK0_GPIO33_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a983272f9e951d14ef482d1266023da6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace713639319c98e0aea6dfb4bf4c90dd" id="r_ace713639319c98e0aea6dfb4bf4c90dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace713639319c98e0aea6dfb4bf4c90dd">PADS_BANK0_GPIO33_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ace713639319c98e0aea6dfb4bf4c90dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df202658bd39461d7dc6c033e638104" id="r_a2df202658bd39461d7dc6c033e638104"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2df202658bd39461d7dc6c033e638104">PADS_BANK0_GPIO33_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2df202658bd39461d7dc6c033e638104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf48a9c2ddc82c3adabc943597337c0" id="r_afdf48a9c2ddc82c3adabc943597337c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afdf48a9c2ddc82c3adabc943597337c0">PADS_BANK0_GPIO33_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afdf48a9c2ddc82c3adabc943597337c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212024c1295b1789e18973d45d3ffbcb" id="r_a212024c1295b1789e18973d45d3ffbcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a212024c1295b1789e18973d45d3ffbcb">PADS_BANK0_GPIO33_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a212024c1295b1789e18973d45d3ffbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0603947f63ed7c19a0ab129d902cc5f2" id="r_a0603947f63ed7c19a0ab129d902cc5f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0603947f63ed7c19a0ab129d902cc5f2">PADS_BANK0_GPIO33_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0603947f63ed7c19a0ab129d902cc5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e6d0dbb4f973937c24be444f8b61a1" id="r_ab5e6d0dbb4f973937c24be444f8b61a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5e6d0dbb4f973937c24be444f8b61a1">PADS_BANK0_GPIO33_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab5e6d0dbb4f973937c24be444f8b61a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4263353e303e854d06cfc43a4e543783" id="r_a4263353e303e854d06cfc43a4e543783"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4263353e303e854d06cfc43a4e543783">PADS_BANK0_GPIO33_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4263353e303e854d06cfc43a4e543783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c1b26c3ed31153c3025ca53d0d1a75" id="r_a19c1b26c3ed31153c3025ca53d0d1a75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19c1b26c3ed31153c3025ca53d0d1a75">PADS_BANK0_GPIO33_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a19c1b26c3ed31153c3025ca53d0d1a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beb0271a531a42fec1726147bb884b1" id="r_a3beb0271a531a42fec1726147bb884b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3beb0271a531a42fec1726147bb884b1">PADS_BANK0_GPIO33_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3beb0271a531a42fec1726147bb884b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b2aa317be5ed77dad25427fcd906c6" id="r_ac7b2aa317be5ed77dad25427fcd906c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac7b2aa317be5ed77dad25427fcd906c6">PADS_BANK0_GPIO34_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ac7b2aa317be5ed77dad25427fcd906c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f00dc68b58be5424d044f348ea10fa" id="r_aa1f00dc68b58be5424d044f348ea10fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa1f00dc68b58be5424d044f348ea10fa">PADS_BANK0_GPIO34_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa1f00dc68b58be5424d044f348ea10fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de00434854f4a21d43398f61f96670f" id="r_a7de00434854f4a21d43398f61f96670f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7de00434854f4a21d43398f61f96670f">PADS_BANK0_GPIO34_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a7de00434854f4a21d43398f61f96670f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ab3f307ff0342b865861308910bc08" id="r_af1ab3f307ff0342b865861308910bc08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af1ab3f307ff0342b865861308910bc08">PADS_BANK0_GPIO34_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af1ab3f307ff0342b865861308910bc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835d37b7306d49b92e2fa728368b7b6c" id="r_a835d37b7306d49b92e2fa728368b7b6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a835d37b7306d49b92e2fa728368b7b6c">PADS_BANK0_GPIO34_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a835d37b7306d49b92e2fa728368b7b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae219b26909a909d72f58a6e0d9427c8d" id="r_ae219b26909a909d72f58a6e0d9427c8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae219b26909a909d72f58a6e0d9427c8d">PADS_BANK0_GPIO34_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae219b26909a909d72f58a6e0d9427c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac2ed6093cfb6c8ed4f8ec487d20a20" id="r_aaac2ed6093cfb6c8ed4f8ec487d20a20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaac2ed6093cfb6c8ed4f8ec487d20a20">PADS_BANK0_GPIO34_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aaac2ed6093cfb6c8ed4f8ec487d20a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d248e3f17cd5c869c0d7a6b1b4818fa" id="r_a0d248e3f17cd5c869c0d7a6b1b4818fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0d248e3f17cd5c869c0d7a6b1b4818fa">PADS_BANK0_GPIO34_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0d248e3f17cd5c869c0d7a6b1b4818fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1e1b81877bf53e0f0b4d56bb85c231" id="r_a4e1e1b81877bf53e0f0b4d56bb85c231"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e1e1b81877bf53e0f0b4d56bb85c231">PADS_BANK0_GPIO34_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4e1e1b81877bf53e0f0b4d56bb85c231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d22d7655f56f3aadae2014187ba94f" id="r_a03d22d7655f56f3aadae2014187ba94f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a03d22d7655f56f3aadae2014187ba94f">PADS_BANK0_GPIO34_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a03d22d7655f56f3aadae2014187ba94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a084580002d40677eb4d6d93ccb5f1" id="r_a16a084580002d40677eb4d6d93ccb5f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a16a084580002d40677eb4d6d93ccb5f1">PADS_BANK0_GPIO34_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16a084580002d40677eb4d6d93ccb5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71652dfcf06e1b3a6cd1c57b10904bfe" id="r_a71652dfcf06e1b3a6cd1c57b10904bfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71652dfcf06e1b3a6cd1c57b10904bfe">PADS_BANK0_GPIO34_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a71652dfcf06e1b3a6cd1c57b10904bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ece2ee7f7ea38c8e956ab15aba7b6dc" id="r_a3ece2ee7f7ea38c8e956ab15aba7b6dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ece2ee7f7ea38c8e956ab15aba7b6dc">PADS_BANK0_GPIO34_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a3ece2ee7f7ea38c8e956ab15aba7b6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c7f034355bae33dcc5e47c4e7f837b" id="r_a77c7f034355bae33dcc5e47c4e7f837b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77c7f034355bae33dcc5e47c4e7f837b">PADS_BANK0_GPIO34_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a77c7f034355bae33dcc5e47c4e7f837b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b60cc29d10316a283ff5fcc9888daaf" id="r_a8b60cc29d10316a283ff5fcc9888daaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b60cc29d10316a283ff5fcc9888daaf">PADS_BANK0_GPIO34_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b60cc29d10316a283ff5fcc9888daaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671ac7d36a1394d6b8138ff3c40d3465" id="r_a671ac7d36a1394d6b8138ff3c40d3465"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a671ac7d36a1394d6b8138ff3c40d3465">PADS_BANK0_GPIO34_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a671ac7d36a1394d6b8138ff3c40d3465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa207f0d3f1285a6931e7ea2ae31dc40c" id="r_aa207f0d3f1285a6931e7ea2ae31dc40c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa207f0d3f1285a6931e7ea2ae31dc40c">PADS_BANK0_GPIO34_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aa207f0d3f1285a6931e7ea2ae31dc40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5fcaf157fb275e1f044c91941a7edc" id="r_a3e5fcaf157fb275e1f044c91941a7edc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e5fcaf157fb275e1f044c91941a7edc">PADS_BANK0_GPIO34_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a3e5fcaf157fb275e1f044c91941a7edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213a9ffd2db20db5cff2bc801cb5d738" id="r_a213a9ffd2db20db5cff2bc801cb5d738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a213a9ffd2db20db5cff2bc801cb5d738">PADS_BANK0_GPIO34_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a213a9ffd2db20db5cff2bc801cb5d738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa858620f2e059eaec1ab1f4b42d8711b" id="r_aa858620f2e059eaec1ab1f4b42d8711b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa858620f2e059eaec1ab1f4b42d8711b">PADS_BANK0_GPIO34_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa858620f2e059eaec1ab1f4b42d8711b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8befefe7a0cfcd38222f65cfe10bc4d" id="r_ad8befefe7a0cfcd38222f65cfe10bc4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad8befefe7a0cfcd38222f65cfe10bc4d">PADS_BANK0_GPIO34_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad8befefe7a0cfcd38222f65cfe10bc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7de5166478f1ae49925d1efc5bc4cc3" id="r_af7de5166478f1ae49925d1efc5bc4cc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7de5166478f1ae49925d1efc5bc4cc3">PADS_BANK0_GPIO34_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af7de5166478f1ae49925d1efc5bc4cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7908700f1e0cb8a2d46fdd5333683b99" id="r_a7908700f1e0cb8a2d46fdd5333683b99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7908700f1e0cb8a2d46fdd5333683b99">PADS_BANK0_GPIO34_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7908700f1e0cb8a2d46fdd5333683b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24256de0030c2de9e0a04185ac9b402" id="r_ac24256de0030c2de9e0a04185ac9b402"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac24256de0030c2de9e0a04185ac9b402">PADS_BANK0_GPIO34_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac24256de0030c2de9e0a04185ac9b402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c1741aa4ebf1c348c196ff28596eac" id="r_a26c1741aa4ebf1c348c196ff28596eac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a26c1741aa4ebf1c348c196ff28596eac">PADS_BANK0_GPIO34_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a26c1741aa4ebf1c348c196ff28596eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514366d8d125cb6fcda09874c32d1176" id="r_a514366d8d125cb6fcda09874c32d1176"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a514366d8d125cb6fcda09874c32d1176">PADS_BANK0_GPIO34_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td></tr>
<tr class="separator:a514366d8d125cb6fcda09874c32d1176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aba2ee6e30dc32fc2fcd465e6e80080" id="r_a1aba2ee6e30dc32fc2fcd465e6e80080"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1aba2ee6e30dc32fc2fcd465e6e80080">PADS_BANK0_GPIO34_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1aba2ee6e30dc32fc2fcd465e6e80080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0efc0878212dccac77b6f15b40ffe43f" id="r_a0efc0878212dccac77b6f15b40ffe43f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0efc0878212dccac77b6f15b40ffe43f">PADS_BANK0_GPIO34_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0efc0878212dccac77b6f15b40ffe43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d25dfe47470a1024dbf325a3ed73bc5" id="r_a0d25dfe47470a1024dbf325a3ed73bc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0d25dfe47470a1024dbf325a3ed73bc5">PADS_BANK0_GPIO34_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0d25dfe47470a1024dbf325a3ed73bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582b65f795c4de699804fdee55bea2cc" id="r_a582b65f795c4de699804fdee55bea2cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a582b65f795c4de699804fdee55bea2cc">PADS_BANK0_GPIO34_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a582b65f795c4de699804fdee55bea2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb38c48dc2908ecc3415b07b3e133340" id="r_acb38c48dc2908ecc3415b07b3e133340"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acb38c48dc2908ecc3415b07b3e133340">PADS_BANK0_GPIO34_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acb38c48dc2908ecc3415b07b3e133340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29af2a4f654070ac36793866c83e8fc0" id="r_a29af2a4f654070ac36793866c83e8fc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29af2a4f654070ac36793866c83e8fc0">PADS_BANK0_GPIO34_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a29af2a4f654070ac36793866c83e8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97331b36e9feb8bc96a3cafccd95ed4" id="r_aa97331b36e9feb8bc96a3cafccd95ed4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa97331b36e9feb8bc96a3cafccd95ed4">PADS_BANK0_GPIO34_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa97331b36e9feb8bc96a3cafccd95ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf68c5c7cdbb91b54fcb58b5a2c1538" id="r_acdf68c5c7cdbb91b54fcb58b5a2c1538"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acdf68c5c7cdbb91b54fcb58b5a2c1538">PADS_BANK0_GPIO34_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acdf68c5c7cdbb91b54fcb58b5a2c1538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf81742bf9b6ee26c2d624edbf24b923" id="r_abf81742bf9b6ee26c2d624edbf24b923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abf81742bf9b6ee26c2d624edbf24b923">PADS_BANK0_GPIO34_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abf81742bf9b6ee26c2d624edbf24b923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572a7a44c292b8bb6ce84ccd7895a729" id="r_a572a7a44c292b8bb6ce84ccd7895a729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a572a7a44c292b8bb6ce84ccd7895a729">PADS_BANK0_GPIO34_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a572a7a44c292b8bb6ce84ccd7895a729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a67ea4f63304c3a6bb752280d66d6d" id="r_ae4a67ea4f63304c3a6bb752280d66d6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4a67ea4f63304c3a6bb752280d66d6d">PADS_BANK0_GPIO34_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ae4a67ea4f63304c3a6bb752280d66d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539c09710d22ab50206efbcbb500de2e" id="r_a539c09710d22ab50206efbcbb500de2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a539c09710d22ab50206efbcbb500de2e">PADS_BANK0_GPIO34_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a539c09710d22ab50206efbcbb500de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d19b490e2bc40b439beaba576dfb31" id="r_a09d19b490e2bc40b439beaba576dfb31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a09d19b490e2bc40b439beaba576dfb31">PADS_BANK0_GPIO34_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a09d19b490e2bc40b439beaba576dfb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a99f09a6776545dd73d4905cecf0c8" id="r_a33a99f09a6776545dd73d4905cecf0c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33a99f09a6776545dd73d4905cecf0c8">PADS_BANK0_GPIO34_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a33a99f09a6776545dd73d4905cecf0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa954880fdea785318d88c360b2bf2e49" id="r_aa954880fdea785318d88c360b2bf2e49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa954880fdea785318d88c360b2bf2e49">PADS_BANK0_GPIO34_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa954880fdea785318d88c360b2bf2e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ff970c1057174e1f5410b77b1fb381" id="r_a64ff970c1057174e1f5410b77b1fb381"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a64ff970c1057174e1f5410b77b1fb381">PADS_BANK0_GPIO34_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a64ff970c1057174e1f5410b77b1fb381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a68375a5b2fc81e6e861d57f10a5df9" id="r_a3a68375a5b2fc81e6e861d57f10a5df9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3a68375a5b2fc81e6e861d57f10a5df9">PADS_BANK0_GPIO34_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3a68375a5b2fc81e6e861d57f10a5df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7855fdc1324071bb95d46d30d1254f16" id="r_a7855fdc1324071bb95d46d30d1254f16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7855fdc1324071bb95d46d30d1254f16">PADS_BANK0_GPIO34_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7855fdc1324071bb95d46d30d1254f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2479313dcd14ddd6386e8e0e0ff5d7" id="r_a7e2479313dcd14ddd6386e8e0e0ff5d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e2479313dcd14ddd6386e8e0e0ff5d7">PADS_BANK0_GPIO34_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7e2479313dcd14ddd6386e8e0e0ff5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f96a28b5f6f5ef29e4c12c64cc62c8" id="r_a20f96a28b5f6f5ef29e4c12c64cc62c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20f96a28b5f6f5ef29e4c12c64cc62c8">PADS_BANK0_GPIO34_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a20f96a28b5f6f5ef29e4c12c64cc62c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fb46739fb85ffd557c31fd1cb062d0" id="r_a93fb46739fb85ffd557c31fd1cb062d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93fb46739fb85ffd557c31fd1cb062d0">PADS_BANK0_GPIO34_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a93fb46739fb85ffd557c31fd1cb062d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b1a7f341b6f044dfdcda78e6c473c8" id="r_a44b1a7f341b6f044dfdcda78e6c473c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a44b1a7f341b6f044dfdcda78e6c473c8">PADS_BANK0_GPIO35_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a44b1a7f341b6f044dfdcda78e6c473c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86be5c3a0b08dc25b26bd242dea7e6ea" id="r_a86be5c3a0b08dc25b26bd242dea7e6ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a86be5c3a0b08dc25b26bd242dea7e6ea">PADS_BANK0_GPIO35_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a86be5c3a0b08dc25b26bd242dea7e6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7523542ad13c897c55e56687764cd8d4" id="r_a7523542ad13c897c55e56687764cd8d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7523542ad13c897c55e56687764cd8d4">PADS_BANK0_GPIO35_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a7523542ad13c897c55e56687764cd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c7a5ef2c6144471975e9f7f821e8c1" id="r_a08c7a5ef2c6144471975e9f7f821e8c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a08c7a5ef2c6144471975e9f7f821e8c1">PADS_BANK0_GPIO35_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a08c7a5ef2c6144471975e9f7f821e8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62159b8b5611887208a2fa301d34f9e" id="r_aa62159b8b5611887208a2fa301d34f9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa62159b8b5611887208a2fa301d34f9e">PADS_BANK0_GPIO35_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa62159b8b5611887208a2fa301d34f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936ebece708dabfc35eb59cc81204e7e" id="r_a936ebece708dabfc35eb59cc81204e7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a936ebece708dabfc35eb59cc81204e7e">PADS_BANK0_GPIO35_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a936ebece708dabfc35eb59cc81204e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a9b5624eee2761ff809dfc3b6aa942" id="r_a86a9b5624eee2761ff809dfc3b6aa942"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a86a9b5624eee2761ff809dfc3b6aa942">PADS_BANK0_GPIO35_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a86a9b5624eee2761ff809dfc3b6aa942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17083436916c89546ffe670c2582a1b" id="r_aa17083436916c89546ffe670c2582a1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa17083436916c89546ffe670c2582a1b">PADS_BANK0_GPIO35_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa17083436916c89546ffe670c2582a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a96bf9c144a90b6c7eb5391060248ac" id="r_a7a96bf9c144a90b6c7eb5391060248ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7a96bf9c144a90b6c7eb5391060248ac">PADS_BANK0_GPIO35_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7a96bf9c144a90b6c7eb5391060248ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1dea8c08188d7ffe3f77d32f102d42" id="r_a0d1dea8c08188d7ffe3f77d32f102d42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0d1dea8c08188d7ffe3f77d32f102d42">PADS_BANK0_GPIO35_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a0d1dea8c08188d7ffe3f77d32f102d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add0a77307daae47f4a1556b459b4234d" id="r_add0a77307daae47f4a1556b459b4234d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#add0a77307daae47f4a1556b459b4234d">PADS_BANK0_GPIO35_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:add0a77307daae47f4a1556b459b4234d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd42ef50b289ac826815508798b6a947" id="r_abd42ef50b289ac826815508798b6a947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd42ef50b289ac826815508798b6a947">PADS_BANK0_GPIO35_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:abd42ef50b289ac826815508798b6a947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8483c0cd8cd7ee6dd62d78030fb40e75" id="r_a8483c0cd8cd7ee6dd62d78030fb40e75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8483c0cd8cd7ee6dd62d78030fb40e75">PADS_BANK0_GPIO35_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8483c0cd8cd7ee6dd62d78030fb40e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a494b1a0d2c2cc399bff03881d48e71" id="r_a8a494b1a0d2c2cc399bff03881d48e71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8a494b1a0d2c2cc399bff03881d48e71">PADS_BANK0_GPIO35_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8a494b1a0d2c2cc399bff03881d48e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afc278f23c7874d0d012dc9435b0785" id="r_a4afc278f23c7874d0d012dc9435b0785"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4afc278f23c7874d0d012dc9435b0785">PADS_BANK0_GPIO35_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4afc278f23c7874d0d012dc9435b0785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5dded36c6c650e25144ae57f5ff37d" id="r_a5f5dded36c6c650e25144ae57f5ff37d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5f5dded36c6c650e25144ae57f5ff37d">PADS_BANK0_GPIO35_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f5dded36c6c650e25144ae57f5ff37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905e0f43dbc228686cabd4324e3a0a38" id="r_a905e0f43dbc228686cabd4324e3a0a38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a905e0f43dbc228686cabd4324e3a0a38">PADS_BANK0_GPIO35_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a905e0f43dbc228686cabd4324e3a0a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18c78cee6c23bb34ea526bb86d963e3" id="r_ad18c78cee6c23bb34ea526bb86d963e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad18c78cee6c23bb34ea526bb86d963e3">PADS_BANK0_GPIO35_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ad18c78cee6c23bb34ea526bb86d963e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c5ec9424f59fbdd04fb55ca66987db" id="r_ac3c5ec9424f59fbdd04fb55ca66987db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3c5ec9424f59fbdd04fb55ca66987db">PADS_BANK0_GPIO35_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac3c5ec9424f59fbdd04fb55ca66987db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3997a6e201c99b5da8210ecc6f721fc" id="r_ad3997a6e201c99b5da8210ecc6f721fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad3997a6e201c99b5da8210ecc6f721fc">PADS_BANK0_GPIO35_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad3997a6e201c99b5da8210ecc6f721fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fc8e110575a15a482f17d89c4da213" id="r_a31fc8e110575a15a482f17d89c4da213"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a31fc8e110575a15a482f17d89c4da213">PADS_BANK0_GPIO35_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a31fc8e110575a15a482f17d89c4da213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628954d1daa6aa7c9c4e1a9721a9dfc2" id="r_a628954d1daa6aa7c9c4e1a9721a9dfc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a628954d1daa6aa7c9c4e1a9721a9dfc2">PADS_BANK0_GPIO35_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a628954d1daa6aa7c9c4e1a9721a9dfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b3c3cabd910f82818a9df886dfc7ec" id="r_a88b3c3cabd910f82818a9df886dfc7ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a88b3c3cabd910f82818a9df886dfc7ec">PADS_BANK0_GPIO35_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a88b3c3cabd910f82818a9df886dfc7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4c7283836e464ca450190fc7595302" id="r_a6a4c7283836e464ca450190fc7595302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a4c7283836e464ca450190fc7595302">PADS_BANK0_GPIO35_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6a4c7283836e464ca450190fc7595302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c74c01475e23162e21ca513f762101" id="r_ae7c74c01475e23162e21ca513f762101"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae7c74c01475e23162e21ca513f762101">PADS_BANK0_GPIO35_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7c74c01475e23162e21ca513f762101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83db1cb48d5a87218fb15d8548d2745" id="r_aa83db1cb48d5a87218fb15d8548d2745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa83db1cb48d5a87218fb15d8548d2745">PADS_BANK0_GPIO35_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:aa83db1cb48d5a87218fb15d8548d2745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae833d8a6841ffbfe8bbde5af2e129e8a" id="r_ae833d8a6841ffbfe8bbde5af2e129e8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae833d8a6841ffbfe8bbde5af2e129e8a">PADS_BANK0_GPIO35_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae833d8a6841ffbfe8bbde5af2e129e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc60b5099e5672d00063fa7611aebb2a" id="r_adc60b5099e5672d00063fa7611aebb2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adc60b5099e5672d00063fa7611aebb2a">PADS_BANK0_GPIO35_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:adc60b5099e5672d00063fa7611aebb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9face634a969bcdd2e465c6cb4a8e57" id="r_ac9face634a969bcdd2e465c6cb4a8e57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac9face634a969bcdd2e465c6cb4a8e57">PADS_BANK0_GPIO35_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac9face634a969bcdd2e465c6cb4a8e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4ca1a2eec317346877075c4f955d75" id="r_a4f4ca1a2eec317346877075c4f955d75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4f4ca1a2eec317346877075c4f955d75">PADS_BANK0_GPIO35_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4f4ca1a2eec317346877075c4f955d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa55878227f85cb9644d80e86b89642" id="r_a5fa55878227f85cb9644d80e86b89642"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fa55878227f85cb9644d80e86b89642">PADS_BANK0_GPIO35_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5fa55878227f85cb9644d80e86b89642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82fae7f42ab5d2310f839539826500e7" id="r_a82fae7f42ab5d2310f839539826500e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a82fae7f42ab5d2310f839539826500e7">PADS_BANK0_GPIO35_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a82fae7f42ab5d2310f839539826500e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77520819430c185de3623d1217cab5d0" id="r_a77520819430c185de3623d1217cab5d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77520819430c185de3623d1217cab5d0">PADS_BANK0_GPIO35_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a77520819430c185de3623d1217cab5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0b08539f278fc1762bdffd3d66c898" id="r_a2a0b08539f278fc1762bdffd3d66c898"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2a0b08539f278fc1762bdffd3d66c898">PADS_BANK0_GPIO35_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2a0b08539f278fc1762bdffd3d66c898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c7a1684bd6dd66dbd315f8b9b3d850" id="r_ad2c7a1684bd6dd66dbd315f8b9b3d850"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2c7a1684bd6dd66dbd315f8b9b3d850">PADS_BANK0_GPIO35_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad2c7a1684bd6dd66dbd315f8b9b3d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0caf161d24d040fc213c4f0a5c8db1e7" id="r_a0caf161d24d040fc213c4f0a5c8db1e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0caf161d24d040fc213c4f0a5c8db1e7">PADS_BANK0_GPIO35_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0caf161d24d040fc213c4f0a5c8db1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce83a7ea2ef5823bbf1270c3491284b" id="r_a3ce83a7ea2ef5823bbf1270c3491284b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ce83a7ea2ef5823bbf1270c3491284b">PADS_BANK0_GPIO35_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a3ce83a7ea2ef5823bbf1270c3491284b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4faa4530cd076f6374e16e22e1204f" id="r_a3d4faa4530cd076f6374e16e22e1204f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d4faa4530cd076f6374e16e22e1204f">PADS_BANK0_GPIO35_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d4faa4530cd076f6374e16e22e1204f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac05b64748682c7bc68884ba6e01204d" id="r_aac05b64748682c7bc68884ba6e01204d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aac05b64748682c7bc68884ba6e01204d">PADS_BANK0_GPIO35_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aac05b64748682c7bc68884ba6e01204d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6087427403beb9807a26913464d49514" id="r_a6087427403beb9807a26913464d49514"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6087427403beb9807a26913464d49514">PADS_BANK0_GPIO35_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6087427403beb9807a26913464d49514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a804ebb1bbf2b105373582aa029accb" id="r_a0a804ebb1bbf2b105373582aa029accb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0a804ebb1bbf2b105373582aa029accb">PADS_BANK0_GPIO35_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0a804ebb1bbf2b105373582aa029accb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7861524a48d56c4086268f8c9fb892d3" id="r_a7861524a48d56c4086268f8c9fb892d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7861524a48d56c4086268f8c9fb892d3">PADS_BANK0_GPIO35_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7861524a48d56c4086268f8c9fb892d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ee0af313b0721176515583762a2933" id="r_ae5ee0af313b0721176515583762a2933"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae5ee0af313b0721176515583762a2933">PADS_BANK0_GPIO35_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae5ee0af313b0721176515583762a2933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab598a1cb829dca20fd7e73edd7d25b54" id="r_ab598a1cb829dca20fd7e73edd7d25b54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab598a1cb829dca20fd7e73edd7d25b54">PADS_BANK0_GPIO35_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab598a1cb829dca20fd7e73edd7d25b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd81f52587fa290b883d60ab4935601" id="r_a0cd81f52587fa290b883d60ab4935601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0cd81f52587fa290b883d60ab4935601">PADS_BANK0_GPIO35_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0cd81f52587fa290b883d60ab4935601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e08d5fc6b20f56119346338b4311b1" id="r_aa7e08d5fc6b20f56119346338b4311b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7e08d5fc6b20f56119346338b4311b1">PADS_BANK0_GPIO35_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa7e08d5fc6b20f56119346338b4311b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff079f8c41ddedaf925d37a53ceceed" id="r_a9ff079f8c41ddedaf925d37a53ceceed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ff079f8c41ddedaf925d37a53ceceed">PADS_BANK0_GPIO35_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ff079f8c41ddedaf925d37a53ceceed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1ed3eb9ee9bc1ff286284ca7b834c9" id="r_a6a1ed3eb9ee9bc1ff286284ca7b834c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a1ed3eb9ee9bc1ff286284ca7b834c9">PADS_BANK0_GPIO36_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a6a1ed3eb9ee9bc1ff286284ca7b834c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade591dbfe5909585266181232d366edb" id="r_ade591dbfe5909585266181232d366edb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade591dbfe5909585266181232d366edb">PADS_BANK0_GPIO36_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ade591dbfe5909585266181232d366edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3129743c05169495223adda7df093b52" id="r_a3129743c05169495223adda7df093b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3129743c05169495223adda7df093b52">PADS_BANK0_GPIO36_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a3129743c05169495223adda7df093b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d8e0782f6a40028c8705caf4a1069b" id="r_a23d8e0782f6a40028c8705caf4a1069b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a23d8e0782f6a40028c8705caf4a1069b">PADS_BANK0_GPIO36_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a23d8e0782f6a40028c8705caf4a1069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ddb4c1292834c46c6e695713277eb6" id="r_ac0ddb4c1292834c46c6e695713277eb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac0ddb4c1292834c46c6e695713277eb6">PADS_BANK0_GPIO36_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac0ddb4c1292834c46c6e695713277eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4711ba6aed91413ee34190d491dddc0" id="r_ab4711ba6aed91413ee34190d491dddc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab4711ba6aed91413ee34190d491dddc0">PADS_BANK0_GPIO36_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab4711ba6aed91413ee34190d491dddc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b84f4f298a09e14b96bfac150e8ad9" id="r_a19b84f4f298a09e14b96bfac150e8ad9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19b84f4f298a09e14b96bfac150e8ad9">PADS_BANK0_GPIO36_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a19b84f4f298a09e14b96bfac150e8ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4eeef1409a6c221fcb3ca4c10913b7" id="r_afe4eeef1409a6c221fcb3ca4c10913b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afe4eeef1409a6c221fcb3ca4c10913b7">PADS_BANK0_GPIO36_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afe4eeef1409a6c221fcb3ca4c10913b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0905146a0e013196f4a3a0a86219c93" id="r_ae0905146a0e013196f4a3a0a86219c93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0905146a0e013196f4a3a0a86219c93">PADS_BANK0_GPIO36_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae0905146a0e013196f4a3a0a86219c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ab4a9cb46d8ee96b826170a496add9" id="r_ae9ab4a9cb46d8ee96b826170a496add9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae9ab4a9cb46d8ee96b826170a496add9">PADS_BANK0_GPIO36_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae9ab4a9cb46d8ee96b826170a496add9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304a670e4256b27180f0ef3e1abf95db" id="r_a304a670e4256b27180f0ef3e1abf95db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a304a670e4256b27180f0ef3e1abf95db">PADS_BANK0_GPIO36_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a304a670e4256b27180f0ef3e1abf95db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21503e4a1b2a92c6f56c25fdfdd84780" id="r_a21503e4a1b2a92c6f56c25fdfdd84780"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a21503e4a1b2a92c6f56c25fdfdd84780">PADS_BANK0_GPIO36_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a21503e4a1b2a92c6f56c25fdfdd84780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e06b59e42701d6ff88c60e16729fe8" id="r_a30e06b59e42701d6ff88c60e16729fe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a30e06b59e42701d6ff88c60e16729fe8">PADS_BANK0_GPIO36_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a30e06b59e42701d6ff88c60e16729fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e637816e318fedbebfb1bc920492d70" id="r_a5e637816e318fedbebfb1bc920492d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5e637816e318fedbebfb1bc920492d70">PADS_BANK0_GPIO36_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a5e637816e318fedbebfb1bc920492d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca4e2954dd6257346fee5b2199e698c" id="r_a8ca4e2954dd6257346fee5b2199e698c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8ca4e2954dd6257346fee5b2199e698c">PADS_BANK0_GPIO36_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8ca4e2954dd6257346fee5b2199e698c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de80a42cf70c970e42c2635ea7b89eb" id="r_a5de80a42cf70c970e42c2635ea7b89eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5de80a42cf70c970e42c2635ea7b89eb">PADS_BANK0_GPIO36_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5de80a42cf70c970e42c2635ea7b89eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454f20367fcc0f74598c1ee9bb449b7b" id="r_a454f20367fcc0f74598c1ee9bb449b7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a454f20367fcc0f74598c1ee9bb449b7b">PADS_BANK0_GPIO36_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a454f20367fcc0f74598c1ee9bb449b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3374eaa0f2f18428977eb19054deb920" id="r_a3374eaa0f2f18428977eb19054deb920"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3374eaa0f2f18428977eb19054deb920">PADS_BANK0_GPIO36_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a3374eaa0f2f18428977eb19054deb920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779268d952ba50d0e1929affab81d027" id="r_a779268d952ba50d0e1929affab81d027"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a779268d952ba50d0e1929affab81d027">PADS_BANK0_GPIO36_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a779268d952ba50d0e1929affab81d027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dda883e14c70445817b65134f7d182e" id="r_a7dda883e14c70445817b65134f7d182e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7dda883e14c70445817b65134f7d182e">PADS_BANK0_GPIO36_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7dda883e14c70445817b65134f7d182e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7914777e1fb547c365d45f2d1f6d1d" id="r_a7b7914777e1fb547c365d45f2d1f6d1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7b7914777e1fb547c365d45f2d1f6d1d">PADS_BANK0_GPIO36_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7b7914777e1fb547c365d45f2d1f6d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9d7194381d9ff9f33ec4fee77e873a" id="r_aeb9d7194381d9ff9f33ec4fee77e873a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb9d7194381d9ff9f33ec4fee77e873a">PADS_BANK0_GPIO36_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aeb9d7194381d9ff9f33ec4fee77e873a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363901d1afdb3f52e9c38a559b8120f8" id="r_a363901d1afdb3f52e9c38a559b8120f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a363901d1afdb3f52e9c38a559b8120f8">PADS_BANK0_GPIO36_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a363901d1afdb3f52e9c38a559b8120f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1a06fe4268d7fe6c04078932456721" id="r_a5c1a06fe4268d7fe6c04078932456721"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c1a06fe4268d7fe6c04078932456721">PADS_BANK0_GPIO36_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a5c1a06fe4268d7fe6c04078932456721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94112fed38176328c5d4990e17f14691" id="r_a94112fed38176328c5d4990e17f14691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a94112fed38176328c5d4990e17f14691">PADS_BANK0_GPIO36_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a94112fed38176328c5d4990e17f14691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5e1f1afa6af5167deb4f4cad016694" id="r_a1a5e1f1afa6af5167deb4f4cad016694"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a5e1f1afa6af5167deb4f4cad016694">PADS_BANK0_GPIO36_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td></tr>
<tr class="separator:a1a5e1f1afa6af5167deb4f4cad016694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac864cffb85eee578d512917961a31034" id="r_ac864cffb85eee578d512917961a31034"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac864cffb85eee578d512917961a31034">PADS_BANK0_GPIO36_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac864cffb85eee578d512917961a31034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19bb3d7cf02574cfc1289280b4297be7" id="r_a19bb3d7cf02574cfc1289280b4297be7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19bb3d7cf02574cfc1289280b4297be7">PADS_BANK0_GPIO36_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a19bb3d7cf02574cfc1289280b4297be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa06b71179fa4fd7b1123f88c9585e53" id="r_aaa06b71179fa4fd7b1123f88c9585e53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaa06b71179fa4fd7b1123f88c9585e53">PADS_BANK0_GPIO36_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aaa06b71179fa4fd7b1123f88c9585e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9db54e69501aac824662666ec676455" id="r_ac9db54e69501aac824662666ec676455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac9db54e69501aac824662666ec676455">PADS_BANK0_GPIO36_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac9db54e69501aac824662666ec676455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1f16302b6bb0b4de139bfb45bb8e7b" id="r_a9f1f16302b6bb0b4de139bfb45bb8e7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f1f16302b6bb0b4de139bfb45bb8e7b">PADS_BANK0_GPIO36_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9f1f16302b6bb0b4de139bfb45bb8e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c70a4f6763d13bcc7428c65715a649e" id="r_a5c70a4f6763d13bcc7428c65715a649e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c70a4f6763d13bcc7428c65715a649e">PADS_BANK0_GPIO36_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5c70a4f6763d13bcc7428c65715a649e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295c6bb381122719107bec9eb7a77a10" id="r_a295c6bb381122719107bec9eb7a77a10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a295c6bb381122719107bec9eb7a77a10">PADS_BANK0_GPIO36_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a295c6bb381122719107bec9eb7a77a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9382f8710d0e84e6fe00ddd6e914b717" id="r_a9382f8710d0e84e6fe00ddd6e914b717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9382f8710d0e84e6fe00ddd6e914b717">PADS_BANK0_GPIO36_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9382f8710d0e84e6fe00ddd6e914b717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3d23d82d43a347f5538d79ad0b8703" id="r_a5e3d23d82d43a347f5538d79ad0b8703"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5e3d23d82d43a347f5538d79ad0b8703">PADS_BANK0_GPIO36_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5e3d23d82d43a347f5538d79ad0b8703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaac20693534302ab5bd46221bb73586" id="r_acaac20693534302ab5bd46221bb73586"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acaac20693534302ab5bd46221bb73586">PADS_BANK0_GPIO36_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acaac20693534302ab5bd46221bb73586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3be3f269e73b8798ed179efb7a3668" id="r_a6a3be3f269e73b8798ed179efb7a3668"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a3be3f269e73b8798ed179efb7a3668">PADS_BANK0_GPIO36_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a6a3be3f269e73b8798ed179efb7a3668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db7ae73b8e733c80496966facbf53d6" id="r_a4db7ae73b8e733c80496966facbf53d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4db7ae73b8e733c80496966facbf53d6">PADS_BANK0_GPIO36_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4db7ae73b8e733c80496966facbf53d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276f9c896831dbff4890a54bf14e2fa7" id="r_a276f9c896831dbff4890a54bf14e2fa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a276f9c896831dbff4890a54bf14e2fa7">PADS_BANK0_GPIO36_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a276f9c896831dbff4890a54bf14e2fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1dcc3f95bfda9bd484772e9e0b0a6e" id="r_a6a1dcc3f95bfda9bd484772e9e0b0a6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a1dcc3f95bfda9bd484772e9e0b0a6e">PADS_BANK0_GPIO36_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6a1dcc3f95bfda9bd484772e9e0b0a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467e9aa7131dfa3dd1c93782e557b7eb" id="r_a467e9aa7131dfa3dd1c93782e557b7eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a467e9aa7131dfa3dd1c93782e557b7eb">PADS_BANK0_GPIO36_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a467e9aa7131dfa3dd1c93782e557b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad477046bd250cd455c5391b5bfcc90f4" id="r_ad477046bd250cd455c5391b5bfcc90f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad477046bd250cd455c5391b5bfcc90f4">PADS_BANK0_GPIO36_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad477046bd250cd455c5391b5bfcc90f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a95e11c319906f405070a0fb2256011" id="r_a8a95e11c319906f405070a0fb2256011"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8a95e11c319906f405070a0fb2256011">PADS_BANK0_GPIO36_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a95e11c319906f405070a0fb2256011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6b007f713269db468a0b492be02fdf" id="r_a0c6b007f713269db468a0b492be02fdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0c6b007f713269db468a0b492be02fdf">PADS_BANK0_GPIO36_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0c6b007f713269db468a0b492be02fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b42f9044a91520bc42a2d404984c42" id="r_a11b42f9044a91520bc42a2d404984c42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a11b42f9044a91520bc42a2d404984c42">PADS_BANK0_GPIO36_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a11b42f9044a91520bc42a2d404984c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba1511a1b859233da5b24c03457042e" id="r_a4ba1511a1b859233da5b24c03457042e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ba1511a1b859233da5b24c03457042e">PADS_BANK0_GPIO36_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4ba1511a1b859233da5b24c03457042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5800d5dbf1ecfe1aa087ac02052aafe5" id="r_a5800d5dbf1ecfe1aa087ac02052aafe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5800d5dbf1ecfe1aa087ac02052aafe5">PADS_BANK0_GPIO36_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5800d5dbf1ecfe1aa087ac02052aafe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa087f55156770f48d45ce71ac74fb25d" id="r_aa087f55156770f48d45ce71ac74fb25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa087f55156770f48d45ce71ac74fb25d">PADS_BANK0_GPIO37_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:aa087f55156770f48d45ce71ac74fb25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa932ffebf3815404377cd7d7a3bd1af2" id="r_aa932ffebf3815404377cd7d7a3bd1af2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa932ffebf3815404377cd7d7a3bd1af2">PADS_BANK0_GPIO37_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa932ffebf3815404377cd7d7a3bd1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71427a29d75a76a888c1edd1a50cbc82" id="r_a71427a29d75a76a888c1edd1a50cbc82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71427a29d75a76a888c1edd1a50cbc82">PADS_BANK0_GPIO37_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a71427a29d75a76a888c1edd1a50cbc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e5e50991a3da71f6b2085added233b" id="r_ab3e5e50991a3da71f6b2085added233b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3e5e50991a3da71f6b2085added233b">PADS_BANK0_GPIO37_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab3e5e50991a3da71f6b2085added233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db6a3f660a2fa5d99af9b4c436ada65" id="r_a5db6a3f660a2fa5d99af9b4c436ada65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5db6a3f660a2fa5d99af9b4c436ada65">PADS_BANK0_GPIO37_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5db6a3f660a2fa5d99af9b4c436ada65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee51ed61d36f0af3e705f014ba24102" id="r_aeee51ed61d36f0af3e705f014ba24102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeee51ed61d36f0af3e705f014ba24102">PADS_BANK0_GPIO37_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aeee51ed61d36f0af3e705f014ba24102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d30d712057aea83bae6af621d59865" id="r_a14d30d712057aea83bae6af621d59865"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14d30d712057aea83bae6af621d59865">PADS_BANK0_GPIO37_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a14d30d712057aea83bae6af621d59865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac33ed3debceca3acda7348e7a18e4b2" id="r_aac33ed3debceca3acda7348e7a18e4b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aac33ed3debceca3acda7348e7a18e4b2">PADS_BANK0_GPIO37_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aac33ed3debceca3acda7348e7a18e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2cde4b3034a06f09921fe1ac42b651" id="r_afd2cde4b3034a06f09921fe1ac42b651"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd2cde4b3034a06f09921fe1ac42b651">PADS_BANK0_GPIO37_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afd2cde4b3034a06f09921fe1ac42b651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836834030ca237ad2e547d473adee0c1" id="r_a836834030ca237ad2e547d473adee0c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a836834030ca237ad2e547d473adee0c1">PADS_BANK0_GPIO37_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a836834030ca237ad2e547d473adee0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af181dacead19e177fdc73d0c504dd63b" id="r_af181dacead19e177fdc73d0c504dd63b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af181dacead19e177fdc73d0c504dd63b">PADS_BANK0_GPIO37_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af181dacead19e177fdc73d0c504dd63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202739bd8b6b12ab07e757d94d76302c" id="r_a202739bd8b6b12ab07e757d94d76302c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a202739bd8b6b12ab07e757d94d76302c">PADS_BANK0_GPIO37_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a202739bd8b6b12ab07e757d94d76302c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bf62da060d1a9d6e424a03ab083873" id="r_a77bf62da060d1a9d6e424a03ab083873"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77bf62da060d1a9d6e424a03ab083873">PADS_BANK0_GPIO37_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a77bf62da060d1a9d6e424a03ab083873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a8ad7f77754982254c7134af87ebed" id="r_af7a8ad7f77754982254c7134af87ebed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7a8ad7f77754982254c7134af87ebed">PADS_BANK0_GPIO37_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af7a8ad7f77754982254c7134af87ebed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48012c0ca809fdfbe71c71da61619c6f" id="r_a48012c0ca809fdfbe71c71da61619c6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a48012c0ca809fdfbe71c71da61619c6f">PADS_BANK0_GPIO37_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a48012c0ca809fdfbe71c71da61619c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b974daff9d7af1a067f017ada07eff" id="r_a04b974daff9d7af1a067f017ada07eff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a04b974daff9d7af1a067f017ada07eff">PADS_BANK0_GPIO37_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a04b974daff9d7af1a067f017ada07eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2efb707faa0d61777f6ead50aa606d" id="r_a8b2efb707faa0d61777f6ead50aa606d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b2efb707faa0d61777f6ead50aa606d">PADS_BANK0_GPIO37_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a8b2efb707faa0d61777f6ead50aa606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d987d2d21c265b7a1de46f207e626f5" id="r_a2d987d2d21c265b7a1de46f207e626f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2d987d2d21c265b7a1de46f207e626f5">PADS_BANK0_GPIO37_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2d987d2d21c265b7a1de46f207e626f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d2b7b019602aaaeca05b2b7e7333d6" id="r_ae8d2b7b019602aaaeca05b2b7e7333d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8d2b7b019602aaaeca05b2b7e7333d6">PADS_BANK0_GPIO37_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae8d2b7b019602aaaeca05b2b7e7333d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e8c94c6a63c1e5fa530e39a2eeb937" id="r_ab6e8c94c6a63c1e5fa530e39a2eeb937"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6e8c94c6a63c1e5fa530e39a2eeb937">PADS_BANK0_GPIO37_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab6e8c94c6a63c1e5fa530e39a2eeb937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21afce885746a838c9f8bdf6fb35e26" id="r_ac21afce885746a838c9f8bdf6fb35e26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac21afce885746a838c9f8bdf6fb35e26">PADS_BANK0_GPIO37_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac21afce885746a838c9f8bdf6fb35e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4febf7fd78196df59f84ca1d779b0791" id="r_a4febf7fd78196df59f84ca1d779b0791"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4febf7fd78196df59f84ca1d779b0791">PADS_BANK0_GPIO37_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4febf7fd78196df59f84ca1d779b0791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af4909cd1d68d4b674ba63b9923bf04" id="r_a8af4909cd1d68d4b674ba63b9923bf04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8af4909cd1d68d4b674ba63b9923bf04">PADS_BANK0_GPIO37_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8af4909cd1d68d4b674ba63b9923bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67951442edabac84b39ea15831b1aa1f" id="r_a67951442edabac84b39ea15831b1aa1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a67951442edabac84b39ea15831b1aa1f">PADS_BANK0_GPIO37_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a67951442edabac84b39ea15831b1aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05633dc899c236ed9120ad17bcd14ab4" id="r_a05633dc899c236ed9120ad17bcd14ab4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a05633dc899c236ed9120ad17bcd14ab4">PADS_BANK0_GPIO37_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a05633dc899c236ed9120ad17bcd14ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2408e065c73b7aaf09c3193353f9dc31" id="r_a2408e065c73b7aaf09c3193353f9dc31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2408e065c73b7aaf09c3193353f9dc31">PADS_BANK0_GPIO37_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td></tr>
<tr class="separator:a2408e065c73b7aaf09c3193353f9dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644aca32356d4104faff612f1d0bf628" id="r_a644aca32356d4104faff612f1d0bf628"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a644aca32356d4104faff612f1d0bf628">PADS_BANK0_GPIO37_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a644aca32356d4104faff612f1d0bf628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a09b2a82d9ad016ece0c28aaeb8ac6d" id="r_a0a09b2a82d9ad016ece0c28aaeb8ac6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0a09b2a82d9ad016ece0c28aaeb8ac6d">PADS_BANK0_GPIO37_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0a09b2a82d9ad016ece0c28aaeb8ac6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa472d56d7dd74116a36ddf424d4035eb" id="r_aa472d56d7dd74116a36ddf424d4035eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa472d56d7dd74116a36ddf424d4035eb">PADS_BANK0_GPIO37_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa472d56d7dd74116a36ddf424d4035eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3aeb68a0db762e906937a1d4f86de8" id="r_aeb3aeb68a0db762e906937a1d4f86de8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb3aeb68a0db762e906937a1d4f86de8">PADS_BANK0_GPIO37_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aeb3aeb68a0db762e906937a1d4f86de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa80de73b7589606d142052cce965d5" id="r_afaa80de73b7589606d142052cce965d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afaa80de73b7589606d142052cce965d5">PADS_BANK0_GPIO37_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afaa80de73b7589606d142052cce965d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea7c0388a5ff6f6ca9689ecfcb9f30a" id="r_a3ea7c0388a5ff6f6ca9689ecfcb9f30a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ea7c0388a5ff6f6ca9689ecfcb9f30a">PADS_BANK0_GPIO37_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3ea7c0388a5ff6f6ca9689ecfcb9f30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e8f3191455d3536ef37e62bdfd238a" id="r_af9e8f3191455d3536ef37e62bdfd238a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9e8f3191455d3536ef37e62bdfd238a">PADS_BANK0_GPIO37_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af9e8f3191455d3536ef37e62bdfd238a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6599b7948a64bf0185410d13797df4c" id="r_ae6599b7948a64bf0185410d13797df4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae6599b7948a64bf0185410d13797df4c">PADS_BANK0_GPIO37_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae6599b7948a64bf0185410d13797df4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c132b85e3e05bfce30eb8d0837fd3ac" id="r_a6c132b85e3e05bfce30eb8d0837fd3ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6c132b85e3e05bfce30eb8d0837fd3ac">PADS_BANK0_GPIO37_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a6c132b85e3e05bfce30eb8d0837fd3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3168c185b675f289f5291f7f3ea1ca2" id="r_aa3168c185b675f289f5291f7f3ea1ca2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa3168c185b675f289f5291f7f3ea1ca2">PADS_BANK0_GPIO37_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3168c185b675f289f5291f7f3ea1ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2499c1f340958377cf9ac3746681c7d5" id="r_a2499c1f340958377cf9ac3746681c7d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2499c1f340958377cf9ac3746681c7d5">PADS_BANK0_GPIO37_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a2499c1f340958377cf9ac3746681c7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ce8356e7f35800afb8cf7abbdfeec8" id="r_a56ce8356e7f35800afb8cf7abbdfeec8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a56ce8356e7f35800afb8cf7abbdfeec8">PADS_BANK0_GPIO37_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a56ce8356e7f35800afb8cf7abbdfeec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab301433273c6d32ed6795625eb0e8801" id="r_ab301433273c6d32ed6795625eb0e8801"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab301433273c6d32ed6795625eb0e8801">PADS_BANK0_GPIO37_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab301433273c6d32ed6795625eb0e8801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565cb729a3d95cc5fc1947cba64fd265" id="r_a565cb729a3d95cc5fc1947cba64fd265"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a565cb729a3d95cc5fc1947cba64fd265">PADS_BANK0_GPIO37_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a565cb729a3d95cc5fc1947cba64fd265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1db2e581ff04d0dee624f074454587" id="r_acb1db2e581ff04d0dee624f074454587"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acb1db2e581ff04d0dee624f074454587">PADS_BANK0_GPIO37_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acb1db2e581ff04d0dee624f074454587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cfadbf5ad50f0a99cb2aa9735a2e38" id="r_a49cfadbf5ad50f0a99cb2aa9735a2e38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49cfadbf5ad50f0a99cb2aa9735a2e38">PADS_BANK0_GPIO37_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a49cfadbf5ad50f0a99cb2aa9735a2e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2fb484462cd982e981a1d5723cf19f5" id="r_ad2fb484462cd982e981a1d5723cf19f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad2fb484462cd982e981a1d5723cf19f5">PADS_BANK0_GPIO37_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2fb484462cd982e981a1d5723cf19f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac829c69a6865e660b6fa19dfa8d4ba13" id="r_ac829c69a6865e660b6fa19dfa8d4ba13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac829c69a6865e660b6fa19dfa8d4ba13">PADS_BANK0_GPIO37_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac829c69a6865e660b6fa19dfa8d4ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b7715210d449e9d597612ef267ffc0" id="r_a00b7715210d449e9d597612ef267ffc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a00b7715210d449e9d597612ef267ffc0">PADS_BANK0_GPIO37_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a00b7715210d449e9d597612ef267ffc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965c92074285226da73fdc63d7e0c41c" id="r_a965c92074285226da73fdc63d7e0c41c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a965c92074285226da73fdc63d7e0c41c">PADS_BANK0_GPIO37_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a965c92074285226da73fdc63d7e0c41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630326d3b0debdffb97f98f83b91a0bc" id="r_a630326d3b0debdffb97f98f83b91a0bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a630326d3b0debdffb97f98f83b91a0bc">PADS_BANK0_GPIO37_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a630326d3b0debdffb97f98f83b91a0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39054d82200eef5fb880f35496f3f00" id="r_aa39054d82200eef5fb880f35496f3f00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa39054d82200eef5fb880f35496f3f00">PADS_BANK0_GPIO38_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:aa39054d82200eef5fb880f35496f3f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eafaf1ff5af9b81905f3a86155741d9" id="r_a3eafaf1ff5af9b81905f3a86155741d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3eafaf1ff5af9b81905f3a86155741d9">PADS_BANK0_GPIO38_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3eafaf1ff5af9b81905f3a86155741d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f56507334a2eedfb4525b5af2709658" id="r_a7f56507334a2eedfb4525b5af2709658"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7f56507334a2eedfb4525b5af2709658">PADS_BANK0_GPIO38_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a7f56507334a2eedfb4525b5af2709658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59705937dc40199b5156fe5b546be6cc" id="r_a59705937dc40199b5156fe5b546be6cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a59705937dc40199b5156fe5b546be6cc">PADS_BANK0_GPIO38_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a59705937dc40199b5156fe5b546be6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8348249c5a0e07fe5a3d942425af44e8" id="r_a8348249c5a0e07fe5a3d942425af44e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8348249c5a0e07fe5a3d942425af44e8">PADS_BANK0_GPIO38_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8348249c5a0e07fe5a3d942425af44e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b6485b9110e3f1ec7853941f1451c5" id="r_aa1b6485b9110e3f1ec7853941f1451c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa1b6485b9110e3f1ec7853941f1451c5">PADS_BANK0_GPIO38_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa1b6485b9110e3f1ec7853941f1451c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af436a596fdce5d201f548329d790c83f" id="r_af436a596fdce5d201f548329d790c83f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af436a596fdce5d201f548329d790c83f">PADS_BANK0_GPIO38_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af436a596fdce5d201f548329d790c83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851891f473660953ab91fbf2bb18ac12" id="r_a851891f473660953ab91fbf2bb18ac12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a851891f473660953ab91fbf2bb18ac12">PADS_BANK0_GPIO38_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a851891f473660953ab91fbf2bb18ac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5036e7d5d0303d26bbfd5b6f534004" id="r_aec5036e7d5d0303d26bbfd5b6f534004"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aec5036e7d5d0303d26bbfd5b6f534004">PADS_BANK0_GPIO38_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aec5036e7d5d0303d26bbfd5b6f534004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a2531359c2e43f793e8665493f5411" id="r_ae5a2531359c2e43f793e8665493f5411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae5a2531359c2e43f793e8665493f5411">PADS_BANK0_GPIO38_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae5a2531359c2e43f793e8665493f5411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66744e90a3be9f18cf5bcdb0932d027e" id="r_a66744e90a3be9f18cf5bcdb0932d027e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a66744e90a3be9f18cf5bcdb0932d027e">PADS_BANK0_GPIO38_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a66744e90a3be9f18cf5bcdb0932d027e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbcf305e66ff861207f4a8d1d8e7a00" id="r_a9bbcf305e66ff861207f4a8d1d8e7a00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9bbcf305e66ff861207f4a8d1d8e7a00">PADS_BANK0_GPIO38_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9bbcf305e66ff861207f4a8d1d8e7a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc8a78d90c5e58eb1177a534cb98796" id="r_a5fc8a78d90c5e58eb1177a534cb98796"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fc8a78d90c5e58eb1177a534cb98796">PADS_BANK0_GPIO38_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a5fc8a78d90c5e58eb1177a534cb98796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49fcdc1abaea08bd29578040e7bebae" id="r_ac49fcdc1abaea08bd29578040e7bebae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac49fcdc1abaea08bd29578040e7bebae">PADS_BANK0_GPIO38_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac49fcdc1abaea08bd29578040e7bebae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e22a8d0cce9cdf44529b6a55f5fe16" id="r_a20e22a8d0cce9cdf44529b6a55f5fe16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20e22a8d0cce9cdf44529b6a55f5fe16">PADS_BANK0_GPIO38_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a20e22a8d0cce9cdf44529b6a55f5fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b1d00f5389f31acf7897038abd555e" id="r_aa4b1d00f5389f31acf7897038abd555e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa4b1d00f5389f31acf7897038abd555e">PADS_BANK0_GPIO38_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4b1d00f5389f31acf7897038abd555e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922c38e42b316816da2e2b96d71bccea" id="r_a922c38e42b316816da2e2b96d71bccea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a922c38e42b316816da2e2b96d71bccea">PADS_BANK0_GPIO38_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a922c38e42b316816da2e2b96d71bccea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6622a0d0294f651d961cd5267249995a" id="r_a6622a0d0294f651d961cd5267249995a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6622a0d0294f651d961cd5267249995a">PADS_BANK0_GPIO38_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a6622a0d0294f651d961cd5267249995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015f89413eeef62e94924fdd2588f0a3" id="r_a015f89413eeef62e94924fdd2588f0a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a015f89413eeef62e94924fdd2588f0a3">PADS_BANK0_GPIO38_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a015f89413eeef62e94924fdd2588f0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae71f746aa85ed2026a6f1cbf83e9b3" id="r_a5ae71f746aa85ed2026a6f1cbf83e9b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5ae71f746aa85ed2026a6f1cbf83e9b3">PADS_BANK0_GPIO38_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5ae71f746aa85ed2026a6f1cbf83e9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af940f3f363b76b1b6560dff620f2e621" id="r_af940f3f363b76b1b6560dff620f2e621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af940f3f363b76b1b6560dff620f2e621">PADS_BANK0_GPIO38_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af940f3f363b76b1b6560dff620f2e621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407c4947148a8688728894066e6c0c84" id="r_a407c4947148a8688728894066e6c0c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a407c4947148a8688728894066e6c0c84">PADS_BANK0_GPIO38_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a407c4947148a8688728894066e6c0c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3506b8e83cfbf902822595427f55c21" id="r_af3506b8e83cfbf902822595427f55c21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af3506b8e83cfbf902822595427f55c21">PADS_BANK0_GPIO38_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af3506b8e83cfbf902822595427f55c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0c64a6ccdf501b2e631ebba847ff7b" id="r_a8b0c64a6ccdf501b2e631ebba847ff7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b0c64a6ccdf501b2e631ebba847ff7b">PADS_BANK0_GPIO38_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8b0c64a6ccdf501b2e631ebba847ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f603d1b8f09ef4e20622b1f0877820d" id="r_a0f603d1b8f09ef4e20622b1f0877820d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0f603d1b8f09ef4e20622b1f0877820d">PADS_BANK0_GPIO38_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0f603d1b8f09ef4e20622b1f0877820d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526ceb7d4f1cd85e57f3585329cf2269" id="r_a526ceb7d4f1cd85e57f3585329cf2269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a526ceb7d4f1cd85e57f3585329cf2269">PADS_BANK0_GPIO38_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td></tr>
<tr class="separator:a526ceb7d4f1cd85e57f3585329cf2269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0f6cbe621fcbd2272076c845c41a91" id="r_a8a0f6cbe621fcbd2272076c845c41a91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8a0f6cbe621fcbd2272076c845c41a91">PADS_BANK0_GPIO38_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a0f6cbe621fcbd2272076c845c41a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec01dc4661be7f1dbc965837a3fd64da" id="r_aec01dc4661be7f1dbc965837a3fd64da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aec01dc4661be7f1dbc965837a3fd64da">PADS_BANK0_GPIO38_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aec01dc4661be7f1dbc965837a3fd64da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b7ecd9a3bda8447687d9ef641e2f08" id="r_a22b7ecd9a3bda8447687d9ef641e2f08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a22b7ecd9a3bda8447687d9ef641e2f08">PADS_BANK0_GPIO38_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a22b7ecd9a3bda8447687d9ef641e2f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86bb4c206205a78ac8d85963aa55dcb" id="r_aa86bb4c206205a78ac8d85963aa55dcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa86bb4c206205a78ac8d85963aa55dcb">PADS_BANK0_GPIO38_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa86bb4c206205a78ac8d85963aa55dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072a724ffac4e625a59710343f81bfe8" id="r_a072a724ffac4e625a59710343f81bfe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a072a724ffac4e625a59710343f81bfe8">PADS_BANK0_GPIO38_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a072a724ffac4e625a59710343f81bfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb675a169a5aca42f358de3ce07fbba7" id="r_aeb675a169a5aca42f358de3ce07fbba7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb675a169a5aca42f358de3ce07fbba7">PADS_BANK0_GPIO38_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeb675a169a5aca42f358de3ce07fbba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9287cb9dd52bf11282f773a82398f0cc" id="r_a9287cb9dd52bf11282f773a82398f0cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9287cb9dd52bf11282f773a82398f0cc">PADS_BANK0_GPIO38_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a9287cb9dd52bf11282f773a82398f0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087ccc17d75db2ddf792c77352d9f540" id="r_a087ccc17d75db2ddf792c77352d9f540"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a087ccc17d75db2ddf792c77352d9f540">PADS_BANK0_GPIO38_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a087ccc17d75db2ddf792c77352d9f540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a21b3cee10c3987c6d8c2d47ac78afb" id="r_a1a21b3cee10c3987c6d8c2d47ac78afb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a21b3cee10c3987c6d8c2d47ac78afb">PADS_BANK0_GPIO38_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1a21b3cee10c3987c6d8c2d47ac78afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c3bbdb58d135dc16f835ec4b421a79" id="r_a46c3bbdb58d135dc16f835ec4b421a79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a46c3bbdb58d135dc16f835ec4b421a79">PADS_BANK0_GPIO38_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a46c3bbdb58d135dc16f835ec4b421a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece9c47d568825c82f17dde9ad005386" id="r_aece9c47d568825c82f17dde9ad005386"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aece9c47d568825c82f17dde9ad005386">PADS_BANK0_GPIO38_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:aece9c47d568825c82f17dde9ad005386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f251ffa3fffe15c4466369830e5057" id="r_ad5f251ffa3fffe15c4466369830e5057"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad5f251ffa3fffe15c4466369830e5057">PADS_BANK0_GPIO38_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad5f251ffa3fffe15c4466369830e5057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29454d4a0c838d15ea174cb40ff8b099" id="r_a29454d4a0c838d15ea174cb40ff8b099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29454d4a0c838d15ea174cb40ff8b099">PADS_BANK0_GPIO38_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a29454d4a0c838d15ea174cb40ff8b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8100bdd2d4e39f2fc38dc20fc0428626" id="r_a8100bdd2d4e39f2fc38dc20fc0428626"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8100bdd2d4e39f2fc38dc20fc0428626">PADS_BANK0_GPIO38_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8100bdd2d4e39f2fc38dc20fc0428626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449dacc3c31309548c74d8f8b13e2246" id="r_a449dacc3c31309548c74d8f8b13e2246"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a449dacc3c31309548c74d8f8b13e2246">PADS_BANK0_GPIO38_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a449dacc3c31309548c74d8f8b13e2246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928e38b8574c262fb6778f142bda5d8b" id="r_a928e38b8574c262fb6778f142bda5d8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a928e38b8574c262fb6778f142bda5d8b">PADS_BANK0_GPIO38_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a928e38b8574c262fb6778f142bda5d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19abbe6c749b664073c053d85925c512" id="r_a19abbe6c749b664073c053d85925c512"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19abbe6c749b664073c053d85925c512">PADS_BANK0_GPIO38_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19abbe6c749b664073c053d85925c512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3cdb6c4fc2bee7ad7ed12ee8990e6b" id="r_acd3cdb6c4fc2bee7ad7ed12ee8990e6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd3cdb6c4fc2bee7ad7ed12ee8990e6b">PADS_BANK0_GPIO38_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:acd3cdb6c4fc2bee7ad7ed12ee8990e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619aeb831b9eb6607113de3e077e0cf8" id="r_a619aeb831b9eb6607113de3e077e0cf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a619aeb831b9eb6607113de3e077e0cf8">PADS_BANK0_GPIO38_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a619aeb831b9eb6607113de3e077e0cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c66a427205653e68a33df6e1485524" id="r_a67c66a427205653e68a33df6e1485524"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a67c66a427205653e68a33df6e1485524">PADS_BANK0_GPIO38_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a67c66a427205653e68a33df6e1485524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d7f610cac2c8510d33b10db7c3580a" id="r_a97d7f610cac2c8510d33b10db7c3580a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a97d7f610cac2c8510d33b10db7c3580a">PADS_BANK0_GPIO38_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a97d7f610cac2c8510d33b10db7c3580a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab229a1aee78c5e597a87f4c3c9986a18" id="r_ab229a1aee78c5e597a87f4c3c9986a18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab229a1aee78c5e597a87f4c3c9986a18">PADS_BANK0_GPIO39_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ab229a1aee78c5e597a87f4c3c9986a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235dcea6938d52b5597455ec9fd3d962" id="r_a235dcea6938d52b5597455ec9fd3d962"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a235dcea6938d52b5597455ec9fd3d962">PADS_BANK0_GPIO39_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a235dcea6938d52b5597455ec9fd3d962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4b4ba3d19a20e4c7af5a553bb32c60" id="r_afb4b4ba3d19a20e4c7af5a553bb32c60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afb4b4ba3d19a20e4c7af5a553bb32c60">PADS_BANK0_GPIO39_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afb4b4ba3d19a20e4c7af5a553bb32c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b46ce96583c7b8e0bb203918d1275b3" id="r_a8b46ce96583c7b8e0bb203918d1275b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b46ce96583c7b8e0bb203918d1275b3">PADS_BANK0_GPIO39_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8b46ce96583c7b8e0bb203918d1275b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea0634520fb1cbd8e1edf2793ae2ad2" id="r_adea0634520fb1cbd8e1edf2793ae2ad2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adea0634520fb1cbd8e1edf2793ae2ad2">PADS_BANK0_GPIO39_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:adea0634520fb1cbd8e1edf2793ae2ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad155ba1c812c3bd1301a9f7b7fa0b7ba" id="r_ad155ba1c812c3bd1301a9f7b7fa0b7ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad155ba1c812c3bd1301a9f7b7fa0b7ba">PADS_BANK0_GPIO39_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad155ba1c812c3bd1301a9f7b7fa0b7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab2e1402a7bf4a4e65e630cbd0f6b2d" id="r_a4ab2e1402a7bf4a4e65e630cbd0f6b2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ab2e1402a7bf4a4e65e630cbd0f6b2d">PADS_BANK0_GPIO39_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a4ab2e1402a7bf4a4e65e630cbd0f6b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653efa8ffeca914a0612e82740d87a79" id="r_a653efa8ffeca914a0612e82740d87a79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a653efa8ffeca914a0612e82740d87a79">PADS_BANK0_GPIO39_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a653efa8ffeca914a0612e82740d87a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5984a903199502cc5bbeac226f6719e" id="r_ac5984a903199502cc5bbeac226f6719e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac5984a903199502cc5bbeac226f6719e">PADS_BANK0_GPIO39_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac5984a903199502cc5bbeac226f6719e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaee58ece64b3c5bd0448759b6633a7" id="r_afcaee58ece64b3c5bd0448759b6633a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afcaee58ece64b3c5bd0448759b6633a7">PADS_BANK0_GPIO39_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:afcaee58ece64b3c5bd0448759b6633a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44778a37f8c29f1ba35e989b10fc3060" id="r_a44778a37f8c29f1ba35e989b10fc3060"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a44778a37f8c29f1ba35e989b10fc3060">PADS_BANK0_GPIO39_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a44778a37f8c29f1ba35e989b10fc3060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606d681d17337058213bb0029711430d" id="r_a606d681d17337058213bb0029711430d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a606d681d17337058213bb0029711430d">PADS_BANK0_GPIO39_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a606d681d17337058213bb0029711430d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9682630921ef921517b507ee314a08" id="r_a9e9682630921ef921517b507ee314a08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9e9682630921ef921517b507ee314a08">PADS_BANK0_GPIO39_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9e9682630921ef921517b507ee314a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6483e866a491ad016d46dfb75b7d8a" id="r_abb6483e866a491ad016d46dfb75b7d8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abb6483e866a491ad016d46dfb75b7d8a">PADS_BANK0_GPIO39_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:abb6483e866a491ad016d46dfb75b7d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdc84ff92707e7c14d3c43ae6e5318e" id="r_a2cdc84ff92707e7c14d3c43ae6e5318e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2cdc84ff92707e7c14d3c43ae6e5318e">PADS_BANK0_GPIO39_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2cdc84ff92707e7c14d3c43ae6e5318e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b2efd6989ea10ee8bd872ea0cd5263" id="r_ac6b2efd6989ea10ee8bd872ea0cd5263"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac6b2efd6989ea10ee8bd872ea0cd5263">PADS_BANK0_GPIO39_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac6b2efd6989ea10ee8bd872ea0cd5263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57518b7b9468bb7e6d0de309232f0ab" id="r_aa57518b7b9468bb7e6d0de309232f0ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa57518b7b9468bb7e6d0de309232f0ab">PADS_BANK0_GPIO39_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aa57518b7b9468bb7e6d0de309232f0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63900041d036e6fdd88cceeb7fb464b" id="r_af63900041d036e6fdd88cceeb7fb464b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af63900041d036e6fdd88cceeb7fb464b">PADS_BANK0_GPIO39_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af63900041d036e6fdd88cceeb7fb464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca685ea32891300a3a798ce0396b5a95" id="r_aca685ea32891300a3a798ce0396b5a95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aca685ea32891300a3a798ce0396b5a95">PADS_BANK0_GPIO39_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aca685ea32891300a3a798ce0396b5a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8564b3b474e57b1c7a39f17af071025b" id="r_a8564b3b474e57b1c7a39f17af071025b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8564b3b474e57b1c7a39f17af071025b">PADS_BANK0_GPIO39_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8564b3b474e57b1c7a39f17af071025b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef1a62b7422930f7ae378c51d22eab6" id="r_a0ef1a62b7422930f7ae378c51d22eab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ef1a62b7422930f7ae378c51d22eab6">PADS_BANK0_GPIO39_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ef1a62b7422930f7ae378c51d22eab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad495112d5c83c30dbf2e121d093d1a8" id="r_aad495112d5c83c30dbf2e121d093d1a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aad495112d5c83c30dbf2e121d093d1a8">PADS_BANK0_GPIO39_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aad495112d5c83c30dbf2e121d093d1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ec13dce612f3ef19996886b77b3ae4" id="r_a98ec13dce612f3ef19996886b77b3ae4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98ec13dce612f3ef19996886b77b3ae4">PADS_BANK0_GPIO39_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a98ec13dce612f3ef19996886b77b3ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9071497c6f958c0f2e88c9b32e34da7" id="r_af9071497c6f958c0f2e88c9b32e34da7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9071497c6f958c0f2e88c9b32e34da7">PADS_BANK0_GPIO39_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af9071497c6f958c0f2e88c9b32e34da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addab875925799506f9d1cc2821ce186a" id="r_addab875925799506f9d1cc2821ce186a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#addab875925799506f9d1cc2821ce186a">PADS_BANK0_GPIO39_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:addab875925799506f9d1cc2821ce186a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8bde19455d8c3450663b910e089009" id="r_afc8bde19455d8c3450663b910e089009"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc8bde19455d8c3450663b910e089009">PADS_BANK0_GPIO39_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td></tr>
<tr class="separator:afc8bde19455d8c3450663b910e089009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8e5667f36d16a6df67c3b7b4f07862" id="r_a2b8e5667f36d16a6df67c3b7b4f07862"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b8e5667f36d16a6df67c3b7b4f07862">PADS_BANK0_GPIO39_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2b8e5667f36d16a6df67c3b7b4f07862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5003ae20ab275d15a1419ca8c130939a" id="r_a5003ae20ab275d15a1419ca8c130939a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5003ae20ab275d15a1419ca8c130939a">PADS_BANK0_GPIO39_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a5003ae20ab275d15a1419ca8c130939a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66d91fd187e48937978d3abdb2cd1c7" id="r_ac66d91fd187e48937978d3abdb2cd1c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac66d91fd187e48937978d3abdb2cd1c7">PADS_BANK0_GPIO39_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac66d91fd187e48937978d3abdb2cd1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e1c23bb61c862266815edbf019367d" id="r_aa6e1c23bb61c862266815edbf019367d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa6e1c23bb61c862266815edbf019367d">PADS_BANK0_GPIO39_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa6e1c23bb61c862266815edbf019367d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4166f7202cd996b2e994a03d2481e839" id="r_a4166f7202cd996b2e994a03d2481e839"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4166f7202cd996b2e994a03d2481e839">PADS_BANK0_GPIO39_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4166f7202cd996b2e994a03d2481e839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a07e4487da051e2dc725c291e7f8cb3" id="r_a3a07e4487da051e2dc725c291e7f8cb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3a07e4487da051e2dc725c291e7f8cb3">PADS_BANK0_GPIO39_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3a07e4487da051e2dc725c291e7f8cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01757a6e8d98cdb25f913cfc598ab3d" id="r_aa01757a6e8d98cdb25f913cfc598ab3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa01757a6e8d98cdb25f913cfc598ab3d">PADS_BANK0_GPIO39_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa01757a6e8d98cdb25f913cfc598ab3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190b0e167673dae4e8409ac91bf1e79f" id="r_a190b0e167673dae4e8409ac91bf1e79f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a190b0e167673dae4e8409ac91bf1e79f">PADS_BANK0_GPIO39_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a190b0e167673dae4e8409ac91bf1e79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb62f1e76789e89b7e6baa8ee65b2867" id="r_afb62f1e76789e89b7e6baa8ee65b2867"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afb62f1e76789e89b7e6baa8ee65b2867">PADS_BANK0_GPIO39_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afb62f1e76789e89b7e6baa8ee65b2867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a4ac12ccf7800611e3f9b8a6933863" id="r_a53a4ac12ccf7800611e3f9b8a6933863"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a53a4ac12ccf7800611e3f9b8a6933863">PADS_BANK0_GPIO39_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a53a4ac12ccf7800611e3f9b8a6933863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b21ee8a82c795c1903e856645cddfd" id="r_a68b21ee8a82c795c1903e856645cddfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a68b21ee8a82c795c1903e856645cddfd">PADS_BANK0_GPIO39_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a68b21ee8a82c795c1903e856645cddfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb670fa28f6023edc607141fc6ffc8d0" id="r_acb670fa28f6023edc607141fc6ffc8d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acb670fa28f6023edc607141fc6ffc8d0">PADS_BANK0_GPIO39_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acb670fa28f6023edc607141fc6ffc8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32159f5bc9dd5f7d42f2fe85b8a68cd6" id="r_a32159f5bc9dd5f7d42f2fe85b8a68cd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a32159f5bc9dd5f7d42f2fe85b8a68cd6">PADS_BANK0_GPIO39_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a32159f5bc9dd5f7d42f2fe85b8a68cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597278463fd58b967cb62888cbe0037f" id="r_a597278463fd58b967cb62888cbe0037f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a597278463fd58b967cb62888cbe0037f">PADS_BANK0_GPIO39_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a597278463fd58b967cb62888cbe0037f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1961679870a25715cc7787da2c5120b6" id="r_a1961679870a25715cc7787da2c5120b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1961679870a25715cc7787da2c5120b6">PADS_BANK0_GPIO39_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1961679870a25715cc7787da2c5120b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c98f796f1f9f7b57fb444e61eb3d18a" id="r_a7c98f796f1f9f7b57fb444e61eb3d18a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c98f796f1f9f7b57fb444e61eb3d18a">PADS_BANK0_GPIO39_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7c98f796f1f9f7b57fb444e61eb3d18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32504cb1b04ef48879f4ee6f716b19e2" id="r_a32504cb1b04ef48879f4ee6f716b19e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a32504cb1b04ef48879f4ee6f716b19e2">PADS_BANK0_GPIO39_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32504cb1b04ef48879f4ee6f716b19e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ed95a15a2a8e1a9f022d23a05d5375" id="r_a44ed95a15a2a8e1a9f022d23a05d5375"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a44ed95a15a2a8e1a9f022d23a05d5375">PADS_BANK0_GPIO39_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a44ed95a15a2a8e1a9f022d23a05d5375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aba27663822f938ad421fa9aa59bbc1" id="r_a0aba27663822f938ad421fa9aa59bbc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0aba27663822f938ad421fa9aa59bbc1">PADS_BANK0_GPIO39_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0aba27663822f938ad421fa9aa59bbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd2b47301dd1d11ec6dce9934e845a4" id="r_aabd2b47301dd1d11ec6dce9934e845a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aabd2b47301dd1d11ec6dce9934e845a4">PADS_BANK0_GPIO39_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aabd2b47301dd1d11ec6dce9934e845a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11253fd46077ad959de4e732d911f28b" id="r_a11253fd46077ad959de4e732d911f28b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a11253fd46077ad959de4e732d911f28b">PADS_BANK0_GPIO39_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a11253fd46077ad959de4e732d911f28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd5e9e26dd9c8c596cb82594c3312715" id="r_acd5e9e26dd9c8c596cb82594c3312715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd5e9e26dd9c8c596cb82594c3312715">PADS_BANK0_GPIO3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:acd5e9e26dd9c8c596cb82594c3312715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e20e3c5d07e3c1bb3c5b6b9a82881e7" id="r_a8e20e3c5d07e3c1bb3c5b6b9a82881e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8e20e3c5d07e3c1bb3c5b6b9a82881e7">PADS_BANK0_GPIO3_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8e20e3c5d07e3c1bb3c5b6b9a82881e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425a5cb7f01f137ef38df6827cf1270c" id="r_a425a5cb7f01f137ef38df6827cf1270c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a425a5cb7f01f137ef38df6827cf1270c">PADS_BANK0_GPIO3_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a425a5cb7f01f137ef38df6827cf1270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8726511f151456159d439e31932e1920" id="r_a8726511f151456159d439e31932e1920"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8726511f151456159d439e31932e1920">PADS_BANK0_GPIO3_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8726511f151456159d439e31932e1920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fb9247a062b871b47669cecc90d2af" id="r_a06fb9247a062b871b47669cecc90d2af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a06fb9247a062b871b47669cecc90d2af">PADS_BANK0_GPIO3_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a06fb9247a062b871b47669cecc90d2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ede95edcb60a4899ac43d3d4c4e8b3" id="r_a41ede95edcb60a4899ac43d3d4c4e8b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a41ede95edcb60a4899ac43d3d4c4e8b3">PADS_BANK0_GPIO3_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a41ede95edcb60a4899ac43d3d4c4e8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad404e967cabad2b6e94d52c4ba17e4fc" id="r_ad404e967cabad2b6e94d52c4ba17e4fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad404e967cabad2b6e94d52c4ba17e4fc">PADS_BANK0_GPIO3_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ad404e967cabad2b6e94d52c4ba17e4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1762055656883a86f1d486d8247892e9" id="r_a1762055656883a86f1d486d8247892e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1762055656883a86f1d486d8247892e9">PADS_BANK0_GPIO3_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1762055656883a86f1d486d8247892e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f07d26872993b8f12f0ab7e687d029" id="r_aa3f07d26872993b8f12f0ab7e687d029"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa3f07d26872993b8f12f0ab7e687d029">PADS_BANK0_GPIO3_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa3f07d26872993b8f12f0ab7e687d029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6695a06a45fce85d07195f3842e580" id="r_acc6695a06a45fce85d07195f3842e580"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acc6695a06a45fce85d07195f3842e580">PADS_BANK0_GPIO3_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:acc6695a06a45fce85d07195f3842e580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6dd1778db15e689d21f1099a3411db" id="r_abb6dd1778db15e689d21f1099a3411db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abb6dd1778db15e689d21f1099a3411db">PADS_BANK0_GPIO3_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abb6dd1778db15e689d21f1099a3411db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0626ff0559e7bd1ae53437e1bff3662f" id="r_a0626ff0559e7bd1ae53437e1bff3662f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0626ff0559e7bd1ae53437e1bff3662f">PADS_BANK0_GPIO3_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0626ff0559e7bd1ae53437e1bff3662f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0406cb20f4dc9c98085a6ab54023e28" id="r_ae0406cb20f4dc9c98085a6ab54023e28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0406cb20f4dc9c98085a6ab54023e28">PADS_BANK0_GPIO3_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae0406cb20f4dc9c98085a6ab54023e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade17d1abe13479cf8e15376ebc1703a" id="r_aade17d1abe13479cf8e15376ebc1703a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aade17d1abe13479cf8e15376ebc1703a">PADS_BANK0_GPIO3_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aade17d1abe13479cf8e15376ebc1703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544926d0df8ef94e9ab5fdb903568aa6" id="r_a544926d0df8ef94e9ab5fdb903568aa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a544926d0df8ef94e9ab5fdb903568aa6">PADS_BANK0_GPIO3_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a544926d0df8ef94e9ab5fdb903568aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f8a0bd0e5818d77e4aaa92f454db3b" id="r_ab6f8a0bd0e5818d77e4aaa92f454db3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6f8a0bd0e5818d77e4aaa92f454db3b">PADS_BANK0_GPIO3_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab6f8a0bd0e5818d77e4aaa92f454db3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f8424624ae407d53212faffa4b2601" id="r_a65f8424624ae407d53212faffa4b2601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a65f8424624ae407d53212faffa4b2601">PADS_BANK0_GPIO3_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a65f8424624ae407d53212faffa4b2601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b90d3e264fcbfa71de5a478822566f" id="r_ab5b90d3e264fcbfa71de5a478822566f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab5b90d3e264fcbfa71de5a478822566f">PADS_BANK0_GPIO3_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab5b90d3e264fcbfa71de5a478822566f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a628a7c36ec16f9e13ba9e334b561b" id="r_a25a628a7c36ec16f9e13ba9e334b561b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a25a628a7c36ec16f9e13ba9e334b561b">PADS_BANK0_GPIO3_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a25a628a7c36ec16f9e13ba9e334b561b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea98cf80d94800c2cf1fd4ac8c81f8c" id="r_abea98cf80d94800c2cf1fd4ac8c81f8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abea98cf80d94800c2cf1fd4ac8c81f8c">PADS_BANK0_GPIO3_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abea98cf80d94800c2cf1fd4ac8c81f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7545ee60c3d85a724ffe8f780cc12c19" id="r_a7545ee60c3d85a724ffe8f780cc12c19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7545ee60c3d85a724ffe8f780cc12c19">PADS_BANK0_GPIO3_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7545ee60c3d85a724ffe8f780cc12c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc401db8161fcef670a4c6bf6d09297b" id="r_adc401db8161fcef670a4c6bf6d09297b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adc401db8161fcef670a4c6bf6d09297b">PADS_BANK0_GPIO3_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:adc401db8161fcef670a4c6bf6d09297b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5e6fab4022db6df2d1ff78947ee4f2" id="r_a5a5e6fab4022db6df2d1ff78947ee4f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5a5e6fab4022db6df2d1ff78947ee4f2">PADS_BANK0_GPIO3_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a5a5e6fab4022db6df2d1ff78947ee4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4830fff4efa982c6ebe8c61aca4cb19" id="r_af4830fff4efa982c6ebe8c61aca4cb19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af4830fff4efa982c6ebe8c61aca4cb19">PADS_BANK0_GPIO3_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af4830fff4efa982c6ebe8c61aca4cb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d46eef46377488aeea5fcbdd3960b6b" id="r_a4d46eef46377488aeea5fcbdd3960b6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4d46eef46377488aeea5fcbdd3960b6b">PADS_BANK0_GPIO3_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4d46eef46377488aeea5fcbdd3960b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c912ea265d2497a723b3c3627914d5e" id="r_a2c912ea265d2497a723b3c3627914d5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2c912ea265d2497a723b3c3627914d5e">PADS_BANK0_GPIO3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a2c912ea265d2497a723b3c3627914d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3eba149006a59708cfc0aa62aa6a0e4" id="r_aa3eba149006a59708cfc0aa62aa6a0e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa3eba149006a59708cfc0aa62aa6a0e4">PADS_BANK0_GPIO3_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa3eba149006a59708cfc0aa62aa6a0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9a164bdcd68cec3cdb82019cd08665" id="r_adb9a164bdcd68cec3cdb82019cd08665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adb9a164bdcd68cec3cdb82019cd08665">PADS_BANK0_GPIO3_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:adb9a164bdcd68cec3cdb82019cd08665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8156d3eed41a97d1b42719ad790da181" id="r_a8156d3eed41a97d1b42719ad790da181"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8156d3eed41a97d1b42719ad790da181">PADS_BANK0_GPIO3_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8156d3eed41a97d1b42719ad790da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedfa4dd5ab3ba214f41df6efddbd1b11" id="r_aedfa4dd5ab3ba214f41df6efddbd1b11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aedfa4dd5ab3ba214f41df6efddbd1b11">PADS_BANK0_GPIO3_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aedfa4dd5ab3ba214f41df6efddbd1b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1403cac3b93c8af41d01dacc19b13c40" id="r_a1403cac3b93c8af41d01dacc19b13c40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1403cac3b93c8af41d01dacc19b13c40">PADS_BANK0_GPIO3_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1403cac3b93c8af41d01dacc19b13c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4cbaff6886523229a623cec0210619" id="r_a8e4cbaff6886523229a623cec0210619"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8e4cbaff6886523229a623cec0210619">PADS_BANK0_GPIO3_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8e4cbaff6886523229a623cec0210619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfb97722c78f1282694477b479122cc" id="r_addfb97722c78f1282694477b479122cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#addfb97722c78f1282694477b479122cc">PADS_BANK0_GPIO3_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:addfb97722c78f1282694477b479122cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf57ba774016bd651319c79c50c539c" id="r_abcf57ba774016bd651319c79c50c539c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abcf57ba774016bd651319c79c50c539c">PADS_BANK0_GPIO3_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abcf57ba774016bd651319c79c50c539c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027bcac0eb9f638d9e5f2675e3ee5ea8" id="r_a027bcac0eb9f638d9e5f2675e3ee5ea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a027bcac0eb9f638d9e5f2675e3ee5ea8">PADS_BANK0_GPIO3_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a027bcac0eb9f638d9e5f2675e3ee5ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad2303a7cef9f1f350b8e59b5eace7" id="r_a71ad2303a7cef9f1f350b8e59b5eace7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71ad2303a7cef9f1f350b8e59b5eace7">PADS_BANK0_GPIO3_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a71ad2303a7cef9f1f350b8e59b5eace7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1561dd8b6dc0e2fe5588daf48c4e81c6" id="r_a1561dd8b6dc0e2fe5588daf48c4e81c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1561dd8b6dc0e2fe5588daf48c4e81c6">PADS_BANK0_GPIO3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a1561dd8b6dc0e2fe5588daf48c4e81c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46344a9777f497416e5ce63f0ff3bb6" id="r_af46344a9777f497416e5ce63f0ff3bb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af46344a9777f497416e5ce63f0ff3bb6">PADS_BANK0_GPIO3_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af46344a9777f497416e5ce63f0ff3bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fac7558890796fb0de1802ddd7d047a" id="r_a5fac7558890796fb0de1802ddd7d047a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fac7558890796fb0de1802ddd7d047a">PADS_BANK0_GPIO3_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a5fac7558890796fb0de1802ddd7d047a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee0444aa04244e7ec63f70e9868718e" id="r_a5ee0444aa04244e7ec63f70e9868718e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5ee0444aa04244e7ec63f70e9868718e">PADS_BANK0_GPIO3_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5ee0444aa04244e7ec63f70e9868718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19db19c1fed6f80b9d13ccb64330f36b" id="r_a19db19c1fed6f80b9d13ccb64330f36b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19db19c1fed6f80b9d13ccb64330f36b">PADS_BANK0_GPIO3_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a19db19c1fed6f80b9d13ccb64330f36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c66aaa65a7cb7c1811be2718f08d70" id="r_aa3c66aaa65a7cb7c1811be2718f08d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa3c66aaa65a7cb7c1811be2718f08d70">PADS_BANK0_GPIO3_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa3c66aaa65a7cb7c1811be2718f08d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d4f8cf02c43839da6a94eb79b136eb" id="r_ae0d4f8cf02c43839da6a94eb79b136eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0d4f8cf02c43839da6a94eb79b136eb">PADS_BANK0_GPIO3_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae0d4f8cf02c43839da6a94eb79b136eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7acbed735df31c28747c1816a315708" id="r_ae7acbed735df31c28747c1816a315708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae7acbed735df31c28747c1816a315708">PADS_BANK0_GPIO3_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae7acbed735df31c28747c1816a315708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e59a5ae33fa697ac645a6cd2b58b3e1" id="r_a2e59a5ae33fa697ac645a6cd2b58b3e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2e59a5ae33fa697ac645a6cd2b58b3e1">PADS_BANK0_GPIO3_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2e59a5ae33fa697ac645a6cd2b58b3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07414d34926844937b8fb13b2e0b1ec5" id="r_a07414d34926844937b8fb13b2e0b1ec5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a07414d34926844937b8fb13b2e0b1ec5">PADS_BANK0_GPIO3_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a07414d34926844937b8fb13b2e0b1ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104ecb8f569714c061558934e92d41af" id="r_a104ecb8f569714c061558934e92d41af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a104ecb8f569714c061558934e92d41af">PADS_BANK0_GPIO3_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a104ecb8f569714c061558934e92d41af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae851eb4fa4f35becf351624bffc438e4" id="r_ae851eb4fa4f35becf351624bffc438e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae851eb4fa4f35becf351624bffc438e4">PADS_BANK0_GPIO40_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ae851eb4fa4f35becf351624bffc438e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fb9c6dcceccfde7c5b40e683ca1cea" id="r_ae2fb9c6dcceccfde7c5b40e683ca1cea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae2fb9c6dcceccfde7c5b40e683ca1cea">PADS_BANK0_GPIO40_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae2fb9c6dcceccfde7c5b40e683ca1cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7323b15758165fc2f1a07edd65cbf6" id="r_a9a7323b15758165fc2f1a07edd65cbf6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9a7323b15758165fc2f1a07edd65cbf6">PADS_BANK0_GPIO40_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a9a7323b15758165fc2f1a07edd65cbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4debbf89c0397ab1a23b198df2b6d3" id="r_aae4debbf89c0397ab1a23b198df2b6d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aae4debbf89c0397ab1a23b198df2b6d3">PADS_BANK0_GPIO40_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aae4debbf89c0397ab1a23b198df2b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66bd95313bd3bf089ab97fd52a84ddd" id="r_ad66bd95313bd3bf089ab97fd52a84ddd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad66bd95313bd3bf089ab97fd52a84ddd">PADS_BANK0_GPIO40_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad66bd95313bd3bf089ab97fd52a84ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7acf66fcf2b1a2310ade43c47ed60b5" id="r_af7acf66fcf2b1a2310ade43c47ed60b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7acf66fcf2b1a2310ade43c47ed60b5">PADS_BANK0_GPIO40_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af7acf66fcf2b1a2310ade43c47ed60b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a53daa24500f0115e90b358032cb3b" id="r_af7a53daa24500f0115e90b358032cb3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7a53daa24500f0115e90b358032cb3b">PADS_BANK0_GPIO40_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af7a53daa24500f0115e90b358032cb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364202bc81327ac7ac6a138d80971e63" id="r_a364202bc81327ac7ac6a138d80971e63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a364202bc81327ac7ac6a138d80971e63">PADS_BANK0_GPIO40_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a364202bc81327ac7ac6a138d80971e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1421913887dd99bdb8e18d6e3699190" id="r_ae1421913887dd99bdb8e18d6e3699190"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1421913887dd99bdb8e18d6e3699190">PADS_BANK0_GPIO40_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae1421913887dd99bdb8e18d6e3699190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5106138b15f8f2ba1e9c05a3765a77b7" id="r_a5106138b15f8f2ba1e9c05a3765a77b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5106138b15f8f2ba1e9c05a3765a77b7">PADS_BANK0_GPIO40_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a5106138b15f8f2ba1e9c05a3765a77b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ac8527505b5db22c7e6d5f620ceee5" id="r_a47ac8527505b5db22c7e6d5f620ceee5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47ac8527505b5db22c7e6d5f620ceee5">PADS_BANK0_GPIO40_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a47ac8527505b5db22c7e6d5f620ceee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563ae55068378e73b19dd3753e867b34" id="r_a563ae55068378e73b19dd3753e867b34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a563ae55068378e73b19dd3753e867b34">PADS_BANK0_GPIO40_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a563ae55068378e73b19dd3753e867b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf640b03c8f6012ab20630057143d598" id="r_adf640b03c8f6012ab20630057143d598"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adf640b03c8f6012ab20630057143d598">PADS_BANK0_GPIO40_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adf640b03c8f6012ab20630057143d598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930f7e7ef1dc933181c8bc225c572ece" id="r_a930f7e7ef1dc933181c8bc225c572ece"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a930f7e7ef1dc933181c8bc225c572ece">PADS_BANK0_GPIO40_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a930f7e7ef1dc933181c8bc225c572ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f17dec995ba7f44cafd909cb56ddd86" id="r_a1f17dec995ba7f44cafd909cb56ddd86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1f17dec995ba7f44cafd909cb56ddd86">PADS_BANK0_GPIO40_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1f17dec995ba7f44cafd909cb56ddd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bccf0f14a9507a56df37b8da5ba7be3" id="r_a8bccf0f14a9507a56df37b8da5ba7be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8bccf0f14a9507a56df37b8da5ba7be3">PADS_BANK0_GPIO40_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8bccf0f14a9507a56df37b8da5ba7be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ea84b1a2030aa0aa307faec5aeb98e" id="r_ae3ea84b1a2030aa0aa307faec5aeb98e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae3ea84b1a2030aa0aa307faec5aeb98e">PADS_BANK0_GPIO40_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae3ea84b1a2030aa0aa307faec5aeb98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26abbb941242ae2ef950f4627220a950" id="r_a26abbb941242ae2ef950f4627220a950"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a26abbb941242ae2ef950f4627220a950">PADS_BANK0_GPIO40_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a26abbb941242ae2ef950f4627220a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c39fde06a5884bd1f7e67351750264d" id="r_a1c39fde06a5884bd1f7e67351750264d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1c39fde06a5884bd1f7e67351750264d">PADS_BANK0_GPIO40_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a1c39fde06a5884bd1f7e67351750264d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071983ed0d8e408d0d41d85cedff35fd" id="r_a071983ed0d8e408d0d41d85cedff35fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a071983ed0d8e408d0d41d85cedff35fd">PADS_BANK0_GPIO40_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a071983ed0d8e408d0d41d85cedff35fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46447f91ce50b22e3867c6e973b5fa91" id="r_a46447f91ce50b22e3867c6e973b5fa91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a46447f91ce50b22e3867c6e973b5fa91">PADS_BANK0_GPIO40_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a46447f91ce50b22e3867c6e973b5fa91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545f918b1f246100f38de1f82a96b231" id="r_a545f918b1f246100f38de1f82a96b231"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a545f918b1f246100f38de1f82a96b231">PADS_BANK0_GPIO40_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a545f918b1f246100f38de1f82a96b231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbec01b917daa99e31578dd73eebde84" id="r_abbec01b917daa99e31578dd73eebde84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abbec01b917daa99e31578dd73eebde84">PADS_BANK0_GPIO40_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:abbec01b917daa99e31578dd73eebde84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9aff7e7c9301d45652824307f0a9b5" id="r_adb9aff7e7c9301d45652824307f0a9b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adb9aff7e7c9301d45652824307f0a9b5">PADS_BANK0_GPIO40_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:adb9aff7e7c9301d45652824307f0a9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244bf25b90449efba569e581f521959f" id="r_a244bf25b90449efba569e581f521959f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a244bf25b90449efba569e581f521959f">PADS_BANK0_GPIO40_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a244bf25b90449efba569e581f521959f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce770110030a3bb4e03d598cd217e9a" id="r_afce770110030a3bb4e03d598cd217e9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afce770110030a3bb4e03d598cd217e9a">PADS_BANK0_GPIO40_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td></tr>
<tr class="separator:afce770110030a3bb4e03d598cd217e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464c1a9c447a7d5a9570abbeed7cc86" id="r_ac464c1a9c447a7d5a9570abbeed7cc86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac464c1a9c447a7d5a9570abbeed7cc86">PADS_BANK0_GPIO40_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac464c1a9c447a7d5a9570abbeed7cc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ce72438fc571aa7e98ac6a61f1a056" id="r_a49ce72438fc571aa7e98ac6a61f1a056"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49ce72438fc571aa7e98ac6a61f1a056">PADS_BANK0_GPIO40_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a49ce72438fc571aa7e98ac6a61f1a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff04f9562c20448003656d701b4e91d2" id="r_aff04f9562c20448003656d701b4e91d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff04f9562c20448003656d701b4e91d2">PADS_BANK0_GPIO40_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aff04f9562c20448003656d701b4e91d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8327d1513e39f0855ea5e52df948f15a" id="r_a8327d1513e39f0855ea5e52df948f15a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8327d1513e39f0855ea5e52df948f15a">PADS_BANK0_GPIO40_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8327d1513e39f0855ea5e52df948f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125dd7afae929f48c05795bf95b84e3d" id="r_a125dd7afae929f48c05795bf95b84e3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a125dd7afae929f48c05795bf95b84e3d">PADS_BANK0_GPIO40_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a125dd7afae929f48c05795bf95b84e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf6fbada13047b5cfe34e9245b143c0" id="r_addf6fbada13047b5cfe34e9245b143c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#addf6fbada13047b5cfe34e9245b143c0">PADS_BANK0_GPIO40_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:addf6fbada13047b5cfe34e9245b143c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab232d9d563d74d3fb9ce48be2d6ec048" id="r_ab232d9d563d74d3fb9ce48be2d6ec048"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab232d9d563d74d3fb9ce48be2d6ec048">PADS_BANK0_GPIO40_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ab232d9d563d74d3fb9ce48be2d6ec048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb69da0208a252550254181a0eb84830" id="r_adb69da0208a252550254181a0eb84830"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adb69da0208a252550254181a0eb84830">PADS_BANK0_GPIO40_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:adb69da0208a252550254181a0eb84830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab06a0854679a5caaea5f5f60b9439e" id="r_a8ab06a0854679a5caaea5f5f60b9439e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8ab06a0854679a5caaea5f5f60b9439e">PADS_BANK0_GPIO40_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8ab06a0854679a5caaea5f5f60b9439e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d298576ca17ddf1a8bc00e424fab579" id="r_a3d298576ca17ddf1a8bc00e424fab579"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3d298576ca17ddf1a8bc00e424fab579">PADS_BANK0_GPIO40_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3d298576ca17ddf1a8bc00e424fab579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af791b4245fcdd353ec9035fea224d644" id="r_af791b4245fcdd353ec9035fea224d644"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af791b4245fcdd353ec9035fea224d644">PADS_BANK0_GPIO40_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:af791b4245fcdd353ec9035fea224d644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76dcc5bbe34987968e067d2ff1fe351" id="r_ab76dcc5bbe34987968e067d2ff1fe351"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab76dcc5bbe34987968e067d2ff1fe351">PADS_BANK0_GPIO40_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab76dcc5bbe34987968e067d2ff1fe351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cfcb13c8dc166dcb3a752527e5b44a" id="r_a15cfcb13c8dc166dcb3a752527e5b44a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a15cfcb13c8dc166dcb3a752527e5b44a">PADS_BANK0_GPIO40_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a15cfcb13c8dc166dcb3a752527e5b44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3a1e6b5240481a7eab98dd709abc99" id="r_a5f3a1e6b5240481a7eab98dd709abc99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5f3a1e6b5240481a7eab98dd709abc99">PADS_BANK0_GPIO40_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5f3a1e6b5240481a7eab98dd709abc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d5f593e27a2f15a4b1a97d710f28be" id="r_ad3d5f593e27a2f15a4b1a97d710f28be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad3d5f593e27a2f15a4b1a97d710f28be">PADS_BANK0_GPIO40_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ad3d5f593e27a2f15a4b1a97d710f28be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e3f79a75a5d3846e193589147360af" id="r_aa6e3f79a75a5d3846e193589147360af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa6e3f79a75a5d3846e193589147360af">PADS_BANK0_GPIO40_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa6e3f79a75a5d3846e193589147360af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61aa46d65664ec73c2477eb032ac5c0" id="r_af61aa46d65664ec73c2477eb032ac5c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af61aa46d65664ec73c2477eb032ac5c0">PADS_BANK0_GPIO40_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af61aa46d65664ec73c2477eb032ac5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4057cb2654bfa43888aa8ee8e16c53aa" id="r_a4057cb2654bfa43888aa8ee8e16c53aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4057cb2654bfa43888aa8ee8e16c53aa">PADS_BANK0_GPIO40_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4057cb2654bfa43888aa8ee8e16c53aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef9d4c3f779111afb3f52fa0af44926" id="r_adef9d4c3f779111afb3f52fa0af44926"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adef9d4c3f779111afb3f52fa0af44926">PADS_BANK0_GPIO40_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adef9d4c3f779111afb3f52fa0af44926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4937e59b3fd3133dfb2366f3a3541389" id="r_a4937e59b3fd3133dfb2366f3a3541389"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4937e59b3fd3133dfb2366f3a3541389">PADS_BANK0_GPIO40_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4937e59b3fd3133dfb2366f3a3541389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4fdb71cd600675e436f35b76497387" id="r_a9a4fdb71cd600675e436f35b76497387"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9a4fdb71cd600675e436f35b76497387">PADS_BANK0_GPIO40_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9a4fdb71cd600675e436f35b76497387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaaa37300b31c70f0b34bc18647c5e6" id="r_adeaaa37300b31c70f0b34bc18647c5e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adeaaa37300b31c70f0b34bc18647c5e6">PADS_BANK0_GPIO41_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:adeaaa37300b31c70f0b34bc18647c5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d27a5d84f28886ec49f357292eb8245" id="r_a8d27a5d84f28886ec49f357292eb8245"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8d27a5d84f28886ec49f357292eb8245">PADS_BANK0_GPIO41_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8d27a5d84f28886ec49f357292eb8245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39be405588ad03ac68f40ec7fd174252" id="r_a39be405588ad03ac68f40ec7fd174252"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a39be405588ad03ac68f40ec7fd174252">PADS_BANK0_GPIO41_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a39be405588ad03ac68f40ec7fd174252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32139beeb4f53f00c361e1dfb2390a8b" id="r_a32139beeb4f53f00c361e1dfb2390a8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a32139beeb4f53f00c361e1dfb2390a8b">PADS_BANK0_GPIO41_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a32139beeb4f53f00c361e1dfb2390a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3b7bee51296ee4dbb63af0183fe371" id="r_a7c3b7bee51296ee4dbb63af0183fe371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c3b7bee51296ee4dbb63af0183fe371">PADS_BANK0_GPIO41_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7c3b7bee51296ee4dbb63af0183fe371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d6d39ef9bc0c5fe488d7c773597c3a" id="r_a89d6d39ef9bc0c5fe488d7c773597c3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a89d6d39ef9bc0c5fe488d7c773597c3a">PADS_BANK0_GPIO41_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a89d6d39ef9bc0c5fe488d7c773597c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeab8755d5cbad2605394f93a6f3b962" id="r_afeab8755d5cbad2605394f93a6f3b962"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afeab8755d5cbad2605394f93a6f3b962">PADS_BANK0_GPIO41_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:afeab8755d5cbad2605394f93a6f3b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b70259889c998c4696bbdeb371666ba" id="r_a1b70259889c998c4696bbdeb371666ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1b70259889c998c4696bbdeb371666ba">PADS_BANK0_GPIO41_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1b70259889c998c4696bbdeb371666ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8b73e3e00f2b88b8652d80ddc0d7f6" id="r_a0b8b73e3e00f2b88b8652d80ddc0d7f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0b8b73e3e00f2b88b8652d80ddc0d7f6">PADS_BANK0_GPIO41_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0b8b73e3e00f2b88b8652d80ddc0d7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb544dee26dede56b73a79bb49a6acd" id="r_a4cb544dee26dede56b73a79bb49a6acd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4cb544dee26dede56b73a79bb49a6acd">PADS_BANK0_GPIO41_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4cb544dee26dede56b73a79bb49a6acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc6c18eaac68ca853461a0bf48d36a7" id="r_a8cc6c18eaac68ca853461a0bf48d36a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8cc6c18eaac68ca853461a0bf48d36a7">PADS_BANK0_GPIO41_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8cc6c18eaac68ca853461a0bf48d36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99662d02c2dab44cffe1a0eeaa0a89d6" id="r_a99662d02c2dab44cffe1a0eeaa0a89d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a99662d02c2dab44cffe1a0eeaa0a89d6">PADS_BANK0_GPIO41_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a99662d02c2dab44cffe1a0eeaa0a89d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42aef5451812a0a59cf3504025430af" id="r_ab42aef5451812a0a59cf3504025430af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab42aef5451812a0a59cf3504025430af">PADS_BANK0_GPIO41_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab42aef5451812a0a59cf3504025430af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72291bc8533256bb77adbcb10cca3e7" id="r_ae72291bc8533256bb77adbcb10cca3e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae72291bc8533256bb77adbcb10cca3e7">PADS_BANK0_GPIO41_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae72291bc8533256bb77adbcb10cca3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d12c23ed36829ce736c31668be42b28" id="r_a7d12c23ed36829ce736c31668be42b28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7d12c23ed36829ce736c31668be42b28">PADS_BANK0_GPIO41_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d12c23ed36829ce736c31668be42b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af1e52a5def042f75043663aa7b1527" id="r_a3af1e52a5def042f75043663aa7b1527"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3af1e52a5def042f75043663aa7b1527">PADS_BANK0_GPIO41_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3af1e52a5def042f75043663aa7b1527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1306bed2b27529243d2bfeb5f414b73e" id="r_a1306bed2b27529243d2bfeb5f414b73e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1306bed2b27529243d2bfeb5f414b73e">PADS_BANK0_GPIO41_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a1306bed2b27529243d2bfeb5f414b73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1332a8b43d8fd6fc0dc1d8adbf20b8bb" id="r_a1332a8b43d8fd6fc0dc1d8adbf20b8bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1332a8b43d8fd6fc0dc1d8adbf20b8bb">PADS_BANK0_GPIO41_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a1332a8b43d8fd6fc0dc1d8adbf20b8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a1984ff5290db39ab7d95dc32d5bb6" id="r_a40a1984ff5290db39ab7d95dc32d5bb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40a1984ff5290db39ab7d95dc32d5bb6">PADS_BANK0_GPIO41_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a40a1984ff5290db39ab7d95dc32d5bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c84fea9a625523a6bdf434c1b86516" id="r_a61c84fea9a625523a6bdf434c1b86516"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a61c84fea9a625523a6bdf434c1b86516">PADS_BANK0_GPIO41_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a61c84fea9a625523a6bdf434c1b86516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d35924efda630646c9b6953dba2fbe" id="r_ab0d35924efda630646c9b6953dba2fbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab0d35924efda630646c9b6953dba2fbe">PADS_BANK0_GPIO41_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab0d35924efda630646c9b6953dba2fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bfe3723837fe62c2c9aa0542b18ef27" id="r_a5bfe3723837fe62c2c9aa0542b18ef27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5bfe3723837fe62c2c9aa0542b18ef27">PADS_BANK0_GPIO41_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a5bfe3723837fe62c2c9aa0542b18ef27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38df7b5dc11f1fe183b3517a8bbfc3f6" id="r_a38df7b5dc11f1fe183b3517a8bbfc3f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38df7b5dc11f1fe183b3517a8bbfc3f6">PADS_BANK0_GPIO41_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a38df7b5dc11f1fe183b3517a8bbfc3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98404a46ccdd90c86f9633633db79450" id="r_a98404a46ccdd90c86f9633633db79450"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98404a46ccdd90c86f9633633db79450">PADS_BANK0_GPIO41_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a98404a46ccdd90c86f9633633db79450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae67156e35008275e46951d8dd8d2772" id="r_aae67156e35008275e46951d8dd8d2772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aae67156e35008275e46951d8dd8d2772">PADS_BANK0_GPIO41_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae67156e35008275e46951d8dd8d2772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f1a5ee31de00474d84060d09326e68" id="r_a93f1a5ee31de00474d84060d09326e68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93f1a5ee31de00474d84060d09326e68">PADS_BANK0_GPIO41_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td></tr>
<tr class="separator:a93f1a5ee31de00474d84060d09326e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3ce2dbd5d8398818acb5ee92d4c5fc" id="r_acd3ce2dbd5d8398818acb5ee92d4c5fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd3ce2dbd5d8398818acb5ee92d4c5fc">PADS_BANK0_GPIO41_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd3ce2dbd5d8398818acb5ee92d4c5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be1858979e6b04dfe15881e8bb48d96" id="r_a9be1858979e6b04dfe15881e8bb48d96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9be1858979e6b04dfe15881e8bb48d96">PADS_BANK0_GPIO41_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9be1858979e6b04dfe15881e8bb48d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39d7163db2cc04e9063f9c35e1017f0" id="r_ab39d7163db2cc04e9063f9c35e1017f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab39d7163db2cc04e9063f9c35e1017f0">PADS_BANK0_GPIO41_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab39d7163db2cc04e9063f9c35e1017f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cd995bb2c86ee417832cc9840864c7" id="r_aa7cd995bb2c86ee417832cc9840864c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7cd995bb2c86ee417832cc9840864c7">PADS_BANK0_GPIO41_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa7cd995bb2c86ee417832cc9840864c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709f0aba3adcada49e287b269ffbf84f" id="r_a709f0aba3adcada49e287b269ffbf84f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a709f0aba3adcada49e287b269ffbf84f">PADS_BANK0_GPIO41_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a709f0aba3adcada49e287b269ffbf84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab73c6a6f5c7e5046c2e37cfd0ff46d" id="r_a9ab73c6a6f5c7e5046c2e37cfd0ff46d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ab73c6a6f5c7e5046c2e37cfd0ff46d">PADS_BANK0_GPIO41_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9ab73c6a6f5c7e5046c2e37cfd0ff46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe30a14ecd6a449efcab917b4fab8a1b" id="r_abe30a14ecd6a449efcab917b4fab8a1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abe30a14ecd6a449efcab917b4fab8a1b">PADS_BANK0_GPIO41_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abe30a14ecd6a449efcab917b4fab8a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9204959bd941bbccb4236b5780df0ba7" id="r_a9204959bd941bbccb4236b5780df0ba7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9204959bd941bbccb4236b5780df0ba7">PADS_BANK0_GPIO41_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9204959bd941bbccb4236b5780df0ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c1d3aa81a3c7ce914e1d4f2f81076d" id="r_a49c1d3aa81a3c7ce914e1d4f2f81076d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49c1d3aa81a3c7ce914e1d4f2f81076d">PADS_BANK0_GPIO41_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a49c1d3aa81a3c7ce914e1d4f2f81076d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10a90474c13a71f12fdb778c517f47b" id="r_aa10a90474c13a71f12fdb778c517f47b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa10a90474c13a71f12fdb778c517f47b">PADS_BANK0_GPIO41_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa10a90474c13a71f12fdb778c517f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57ac0cfda47b494fcbc0cb252f825c0" id="r_ac57ac0cfda47b494fcbc0cb252f825c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac57ac0cfda47b494fcbc0cb252f825c0">PADS_BANK0_GPIO41_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ac57ac0cfda47b494fcbc0cb252f825c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818555937fb7056915cffba2e4d966e7" id="r_a818555937fb7056915cffba2e4d966e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a818555937fb7056915cffba2e4d966e7">PADS_BANK0_GPIO41_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a818555937fb7056915cffba2e4d966e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0248444e6abb22cfd8a899006fb8f281" id="r_a0248444e6abb22cfd8a899006fb8f281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0248444e6abb22cfd8a899006fb8f281">PADS_BANK0_GPIO41_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a0248444e6abb22cfd8a899006fb8f281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fff4bc8fd2a85851bc44d73c16f563" id="r_a47fff4bc8fd2a85851bc44d73c16f563"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47fff4bc8fd2a85851bc44d73c16f563">PADS_BANK0_GPIO41_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a47fff4bc8fd2a85851bc44d73c16f563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9490dd74e50c825e255393fd59c38a88" id="r_a9490dd74e50c825e255393fd59c38a88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9490dd74e50c825e255393fd59c38a88">PADS_BANK0_GPIO41_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9490dd74e50c825e255393fd59c38a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826ce6e2cd4374c872bb93152ec6d932" id="r_a826ce6e2cd4374c872bb93152ec6d932"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a826ce6e2cd4374c872bb93152ec6d932">PADS_BANK0_GPIO41_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a826ce6e2cd4374c872bb93152ec6d932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e6a0e71dd12f50f65a1e1574e2db62" id="r_a74e6a0e71dd12f50f65a1e1574e2db62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a74e6a0e71dd12f50f65a1e1574e2db62">PADS_BANK0_GPIO41_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a74e6a0e71dd12f50f65a1e1574e2db62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699d15082beb99a261c498819348c28b" id="r_a699d15082beb99a261c498819348c28b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a699d15082beb99a261c498819348c28b">PADS_BANK0_GPIO41_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a699d15082beb99a261c498819348c28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb7bf29e6afea9ac9a637c7f235d96e" id="r_a8cb7bf29e6afea9ac9a637c7f235d96e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8cb7bf29e6afea9ac9a637c7f235d96e">PADS_BANK0_GPIO41_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8cb7bf29e6afea9ac9a637c7f235d96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58741e64db0c9030456fb90e5008c79" id="r_ac58741e64db0c9030456fb90e5008c79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac58741e64db0c9030456fb90e5008c79">PADS_BANK0_GPIO41_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac58741e64db0c9030456fb90e5008c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49056f612a7d237f0bc8033a50dea5d0" id="r_a49056f612a7d237f0bc8033a50dea5d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49056f612a7d237f0bc8033a50dea5d0">PADS_BANK0_GPIO41_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49056f612a7d237f0bc8033a50dea5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e423957c65cef0a22d5bf1895578071" id="r_a0e423957c65cef0a22d5bf1895578071"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0e423957c65cef0a22d5bf1895578071">PADS_BANK0_GPIO42_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a0e423957c65cef0a22d5bf1895578071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d602cef5e599beaa18932ec24759bbc" id="r_a1d602cef5e599beaa18932ec24759bbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d602cef5e599beaa18932ec24759bbc">PADS_BANK0_GPIO42_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d602cef5e599beaa18932ec24759bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6e7cc9e66a203f8a7d0ce07c3a40ee" id="r_a6a6e7cc9e66a203f8a7d0ce07c3a40ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a6e7cc9e66a203f8a7d0ce07c3a40ee">PADS_BANK0_GPIO42_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a6a6e7cc9e66a203f8a7d0ce07c3a40ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737300c3e154aff650a3d47541d5385a" id="r_a737300c3e154aff650a3d47541d5385a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a737300c3e154aff650a3d47541d5385a">PADS_BANK0_GPIO42_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a737300c3e154aff650a3d47541d5385a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c76cf81f939e0cc00ef5b2294686238" id="r_a7c76cf81f939e0cc00ef5b2294686238"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c76cf81f939e0cc00ef5b2294686238">PADS_BANK0_GPIO42_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7c76cf81f939e0cc00ef5b2294686238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c2e5c5f76480b5bb3c2914e100a4e1" id="r_ae8c2e5c5f76480b5bb3c2914e100a4e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae8c2e5c5f76480b5bb3c2914e100a4e1">PADS_BANK0_GPIO42_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae8c2e5c5f76480b5bb3c2914e100a4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826531a24a4eb9e360e2f6ed629fed2d" id="r_a826531a24a4eb9e360e2f6ed629fed2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a826531a24a4eb9e360e2f6ed629fed2d">PADS_BANK0_GPIO42_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a826531a24a4eb9e360e2f6ed629fed2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88294f8f404ed967277326711ce2bf21" id="r_a88294f8f404ed967277326711ce2bf21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a88294f8f404ed967277326711ce2bf21">PADS_BANK0_GPIO42_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a88294f8f404ed967277326711ce2bf21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aee84ff6a69b00127d4ec823d7e0ef" id="r_a93aee84ff6a69b00127d4ec823d7e0ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93aee84ff6a69b00127d4ec823d7e0ef">PADS_BANK0_GPIO42_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a93aee84ff6a69b00127d4ec823d7e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cb0cfdc49cc13b0a44866285c66d7c" id="r_ad1cb0cfdc49cc13b0a44866285c66d7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad1cb0cfdc49cc13b0a44866285c66d7c">PADS_BANK0_GPIO42_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ad1cb0cfdc49cc13b0a44866285c66d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9823a2955f5ea6f1b9a3b4ec4feb8f44" id="r_a9823a2955f5ea6f1b9a3b4ec4feb8f44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9823a2955f5ea6f1b9a3b4ec4feb8f44">PADS_BANK0_GPIO42_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9823a2955f5ea6f1b9a3b4ec4feb8f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87e321d7c8571e46cdbf012da536a43" id="r_ae87e321d7c8571e46cdbf012da536a43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae87e321d7c8571e46cdbf012da536a43">PADS_BANK0_GPIO42_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ae87e321d7c8571e46cdbf012da536a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee18f88f8df100cbb9079174bafabd7" id="r_a6ee18f88f8df100cbb9079174bafabd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6ee18f88f8df100cbb9079174bafabd7">PADS_BANK0_GPIO42_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6ee18f88f8df100cbb9079174bafabd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f9b19c00398432434ba61f751547c3" id="r_ab6f9b19c00398432434ba61f751547c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6f9b19c00398432434ba61f751547c3">PADS_BANK0_GPIO42_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab6f9b19c00398432434ba61f751547c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa691d3354e7f1e3148fe2e05d67e6c90" id="r_aa691d3354e7f1e3148fe2e05d67e6c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa691d3354e7f1e3148fe2e05d67e6c90">PADS_BANK0_GPIO42_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa691d3354e7f1e3148fe2e05d67e6c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017e908ebb05f85f0bc405f3d8f5e04e" id="r_a017e908ebb05f85f0bc405f3d8f5e04e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a017e908ebb05f85f0bc405f3d8f5e04e">PADS_BANK0_GPIO42_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a017e908ebb05f85f0bc405f3d8f5e04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42543e2c8076b88874d8d4c0836b791" id="r_ae42543e2c8076b88874d8d4c0836b791"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae42543e2c8076b88874d8d4c0836b791">PADS_BANK0_GPIO42_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae42543e2c8076b88874d8d4c0836b791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2f1d4b6f781c2cc7d22558a68f0e77" id="r_aff2f1d4b6f781c2cc7d22558a68f0e77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff2f1d4b6f781c2cc7d22558a68f0e77">PADS_BANK0_GPIO42_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aff2f1d4b6f781c2cc7d22558a68f0e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e88031dc9f7d150a53a6a7d606b624" id="r_a33e88031dc9f7d150a53a6a7d606b624"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a33e88031dc9f7d150a53a6a7d606b624">PADS_BANK0_GPIO42_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a33e88031dc9f7d150a53a6a7d606b624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3faddce6bab59a675df8df924650cbe" id="r_ae3faddce6bab59a675df8df924650cbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae3faddce6bab59a675df8df924650cbe">PADS_BANK0_GPIO42_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae3faddce6bab59a675df8df924650cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d17bdf181766eb457cdc922592ff7cd" id="r_a1d17bdf181766eb457cdc922592ff7cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d17bdf181766eb457cdc922592ff7cd">PADS_BANK0_GPIO42_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d17bdf181766eb457cdc922592ff7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a931e5eeb6334c1ba3e421f2151fa42" id="r_a3a931e5eeb6334c1ba3e421f2151fa42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3a931e5eeb6334c1ba3e421f2151fa42">PADS_BANK0_GPIO42_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a3a931e5eeb6334c1ba3e421f2151fa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc6c642f83cc507f15c54d18d4c5b43" id="r_aefc6c642f83cc507f15c54d18d4c5b43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aefc6c642f83cc507f15c54d18d4c5b43">PADS_BANK0_GPIO42_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aefc6c642f83cc507f15c54d18d4c5b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e24b6dc13fc632e4e113d66d2e26d23" id="r_a7e24b6dc13fc632e4e113d66d2e26d23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e24b6dc13fc632e4e113d66d2e26d23">PADS_BANK0_GPIO42_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7e24b6dc13fc632e4e113d66d2e26d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cac509531aa2b9b53c55e6b9bded97e" id="r_a1cac509531aa2b9b53c55e6b9bded97e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1cac509531aa2b9b53c55e6b9bded97e">PADS_BANK0_GPIO42_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1cac509531aa2b9b53c55e6b9bded97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c91e819afceee38eeb7313703c567e4" id="r_a0c91e819afceee38eeb7313703c567e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0c91e819afceee38eeb7313703c567e4">PADS_BANK0_GPIO42_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td></tr>
<tr class="separator:a0c91e819afceee38eeb7313703c567e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e662b1f31286b4793b8fa7c4f6cd8c2" id="r_a2e662b1f31286b4793b8fa7c4f6cd8c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2e662b1f31286b4793b8fa7c4f6cd8c2">PADS_BANK0_GPIO42_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2e662b1f31286b4793b8fa7c4f6cd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607982a52039cc3892f8b422bab5b32a" id="r_a607982a52039cc3892f8b422bab5b32a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a607982a52039cc3892f8b422bab5b32a">PADS_BANK0_GPIO42_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a607982a52039cc3892f8b422bab5b32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ea42e2724f6a432954ef30f45518ee" id="r_a40ea42e2724f6a432954ef30f45518ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a40ea42e2724f6a432954ef30f45518ee">PADS_BANK0_GPIO42_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a40ea42e2724f6a432954ef30f45518ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308f327aeca3da5b5acfdf805d4af62e" id="r_a308f327aeca3da5b5acfdf805d4af62e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a308f327aeca3da5b5acfdf805d4af62e">PADS_BANK0_GPIO42_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a308f327aeca3da5b5acfdf805d4af62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8380dbe46ec54f21b5ce9f431c49cb" id="r_acf8380dbe46ec54f21b5ce9f431c49cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf8380dbe46ec54f21b5ce9f431c49cb">PADS_BANK0_GPIO42_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acf8380dbe46ec54f21b5ce9f431c49cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab4ce72d416869c804fe1fd51572d36" id="r_aeab4ce72d416869c804fe1fd51572d36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeab4ce72d416869c804fe1fd51572d36">PADS_BANK0_GPIO42_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeab4ce72d416869c804fe1fd51572d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7791974030680d4b45a76ee1bea39226" id="r_a7791974030680d4b45a76ee1bea39226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7791974030680d4b45a76ee1bea39226">PADS_BANK0_GPIO42_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7791974030680d4b45a76ee1bea39226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5ff3a3925430cec6fba34c78dfaab3" id="r_ade5ff3a3925430cec6fba34c78dfaab3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ade5ff3a3925430cec6fba34c78dfaab3">PADS_BANK0_GPIO42_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ade5ff3a3925430cec6fba34c78dfaab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82451c483dc1a0a5964a2e394174061f" id="r_a82451c483dc1a0a5964a2e394174061f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a82451c483dc1a0a5964a2e394174061f">PADS_BANK0_GPIO42_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a82451c483dc1a0a5964a2e394174061f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d5ed8275a981db7c55e7dd3c312c27" id="r_a16d5ed8275a981db7c55e7dd3c312c27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a16d5ed8275a981db7c55e7dd3c312c27">PADS_BANK0_GPIO42_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a16d5ed8275a981db7c55e7dd3c312c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ff6f66bf5877cd6e859b4daa269b83" id="r_ab3ff6f66bf5877cd6e859b4daa269b83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3ff6f66bf5877cd6e859b4daa269b83">PADS_BANK0_GPIO42_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ab3ff6f66bf5877cd6e859b4daa269b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b529be4e0d9add6e07d5fdbad3a919" id="r_af6b529be4e0d9add6e07d5fdbad3a919"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af6b529be4e0d9add6e07d5fdbad3a919">PADS_BANK0_GPIO42_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af6b529be4e0d9add6e07d5fdbad3a919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce0212efac7f412572ea8e1ab523b11" id="r_abce0212efac7f412572ea8e1ab523b11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abce0212efac7f412572ea8e1ab523b11">PADS_BANK0_GPIO42_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:abce0212efac7f412572ea8e1ab523b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45fcb20e3c58a1c5db33d927e82821f" id="r_ae45fcb20e3c58a1c5db33d927e82821f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae45fcb20e3c58a1c5db33d927e82821f">PADS_BANK0_GPIO42_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae45fcb20e3c58a1c5db33d927e82821f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560e2fba3e1a6f605924e3ac9912e831" id="r_a560e2fba3e1a6f605924e3ac9912e831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a560e2fba3e1a6f605924e3ac9912e831">PADS_BANK0_GPIO42_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a560e2fba3e1a6f605924e3ac9912e831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adede12c21b883b396e61f542a7aa6348" id="r_adede12c21b883b396e61f542a7aa6348"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adede12c21b883b396e61f542a7aa6348">PADS_BANK0_GPIO42_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adede12c21b883b396e61f542a7aa6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab3662b62758500152355eb7678822b" id="r_abab3662b62758500152355eb7678822b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abab3662b62758500152355eb7678822b">PADS_BANK0_GPIO42_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abab3662b62758500152355eb7678822b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a32a4c5943d14cfd1f057dab098b41" id="r_a96a32a4c5943d14cfd1f057dab098b41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a96a32a4c5943d14cfd1f057dab098b41">PADS_BANK0_GPIO42_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a96a32a4c5943d14cfd1f057dab098b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee3409372c0d72de0e15b5014f17466" id="r_a6ee3409372c0d72de0e15b5014f17466"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6ee3409372c0d72de0e15b5014f17466">PADS_BANK0_GPIO42_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6ee3409372c0d72de0e15b5014f17466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4040ea1ce089b2024b2a510e8ed771" id="r_a5c4040ea1ce089b2024b2a510e8ed771"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c4040ea1ce089b2024b2a510e8ed771">PADS_BANK0_GPIO42_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5c4040ea1ce089b2024b2a510e8ed771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6428b41831bcc68d6cd3e306fb26d7" id="r_a8d6428b41831bcc68d6cd3e306fb26d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8d6428b41831bcc68d6cd3e306fb26d7">PADS_BANK0_GPIO42_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d6428b41831bcc68d6cd3e306fb26d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8d094b0feea95264719084284c4e18" id="r_acd8d094b0feea95264719084284c4e18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd8d094b0feea95264719084284c4e18">PADS_BANK0_GPIO43_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:acd8d094b0feea95264719084284c4e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b4e04681624e3d26da4f9a5664da3c" id="r_a38b4e04681624e3d26da4f9a5664da3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a38b4e04681624e3d26da4f9a5664da3c">PADS_BANK0_GPIO43_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a38b4e04681624e3d26da4f9a5664da3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b38170afcdea014b96189994edb87c4" id="r_a5b38170afcdea014b96189994edb87c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5b38170afcdea014b96189994edb87c4">PADS_BANK0_GPIO43_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a5b38170afcdea014b96189994edb87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30739b4196e21647ccfea2fd969cc368" id="r_a30739b4196e21647ccfea2fd969cc368"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a30739b4196e21647ccfea2fd969cc368">PADS_BANK0_GPIO43_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a30739b4196e21647ccfea2fd969cc368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27923d728582bf23b66dd77f007107bb" id="r_a27923d728582bf23b66dd77f007107bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a27923d728582bf23b66dd77f007107bb">PADS_BANK0_GPIO43_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a27923d728582bf23b66dd77f007107bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b3c997b9d6479d868dc2a9af5e0c5e" id="r_ac3b3c997b9d6479d868dc2a9af5e0c5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3b3c997b9d6479d868dc2a9af5e0c5e">PADS_BANK0_GPIO43_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac3b3c997b9d6479d868dc2a9af5e0c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac702c65c7067b39066663f3f4e00d4a1" id="r_ac702c65c7067b39066663f3f4e00d4a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac702c65c7067b39066663f3f4e00d4a1">PADS_BANK0_GPIO43_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ac702c65c7067b39066663f3f4e00d4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ddca3e6e24050649ea450c7b467214" id="r_a96ddca3e6e24050649ea450c7b467214"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a96ddca3e6e24050649ea450c7b467214">PADS_BANK0_GPIO43_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a96ddca3e6e24050649ea450c7b467214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b5dae7e483f82656a0382dd57e1125" id="r_a70b5dae7e483f82656a0382dd57e1125"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a70b5dae7e483f82656a0382dd57e1125">PADS_BANK0_GPIO43_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a70b5dae7e483f82656a0382dd57e1125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ea920448874e30cec6ec6709ba206a" id="r_aa6ea920448874e30cec6ec6709ba206a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa6ea920448874e30cec6ec6709ba206a">PADS_BANK0_GPIO43_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa6ea920448874e30cec6ec6709ba206a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad907d8255118fd569744ba5fa2b0f5cf" id="r_ad907d8255118fd569744ba5fa2b0f5cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad907d8255118fd569744ba5fa2b0f5cf">PADS_BANK0_GPIO43_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad907d8255118fd569744ba5fa2b0f5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c11ee27c3afb1b2721b16629b8b4d4" id="r_ab9c11ee27c3afb1b2721b16629b8b4d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab9c11ee27c3afb1b2721b16629b8b4d4">PADS_BANK0_GPIO43_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ab9c11ee27c3afb1b2721b16629b8b4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328784cc8393c2eb4e1bfe0857228b1e" id="r_a328784cc8393c2eb4e1bfe0857228b1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a328784cc8393c2eb4e1bfe0857228b1e">PADS_BANK0_GPIO43_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a328784cc8393c2eb4e1bfe0857228b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29bd50fdad8bff1ffe1619014c74a5a9" id="r_a29bd50fdad8bff1ffe1619014c74a5a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29bd50fdad8bff1ffe1619014c74a5a9">PADS_BANK0_GPIO43_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a29bd50fdad8bff1ffe1619014c74a5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe42bc1ef658b57012f86e4a96126a2" id="r_aebe42bc1ef658b57012f86e4a96126a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aebe42bc1ef658b57012f86e4a96126a2">PADS_BANK0_GPIO43_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aebe42bc1ef658b57012f86e4a96126a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1514c40938ab9c0ea6b5e28129c922" id="r_acb1514c40938ab9c0ea6b5e28129c922"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acb1514c40938ab9c0ea6b5e28129c922">PADS_BANK0_GPIO43_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acb1514c40938ab9c0ea6b5e28129c922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da2c1cd0e62b035f3cb19bad320dc21" id="r_a9da2c1cd0e62b035f3cb19bad320dc21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9da2c1cd0e62b035f3cb19bad320dc21">PADS_BANK0_GPIO43_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a9da2c1cd0e62b035f3cb19bad320dc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f9f975e9c6bca66642e60666715c14" id="r_a81f9f975e9c6bca66642e60666715c14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a81f9f975e9c6bca66642e60666715c14">PADS_BANK0_GPIO43_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a81f9f975e9c6bca66642e60666715c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ad298278685e1ec8bd1347dae1028d" id="r_a69ad298278685e1ec8bd1347dae1028d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a69ad298278685e1ec8bd1347dae1028d">PADS_BANK0_GPIO43_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a69ad298278685e1ec8bd1347dae1028d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb4d49a9c79f9b2b263fed9b8bddfe" id="r_adcfb4d49a9c79f9b2b263fed9b8bddfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adcfb4d49a9c79f9b2b263fed9b8bddfe">PADS_BANK0_GPIO43_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adcfb4d49a9c79f9b2b263fed9b8bddfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139000c17b36c1cb32738fb29897d6b4" id="r_a139000c17b36c1cb32738fb29897d6b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a139000c17b36c1cb32738fb29897d6b4">PADS_BANK0_GPIO43_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a139000c17b36c1cb32738fb29897d6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31c2dbe6828803a9b157f21ac4b6dea" id="r_ac31c2dbe6828803a9b157f21ac4b6dea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac31c2dbe6828803a9b157f21ac4b6dea">PADS_BANK0_GPIO43_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ac31c2dbe6828803a9b157f21ac4b6dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbe7b8315ce7355e40eb91e8a6dd9a5" id="r_a9fbe7b8315ce7355e40eb91e8a6dd9a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fbe7b8315ce7355e40eb91e8a6dd9a5">PADS_BANK0_GPIO43_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9fbe7b8315ce7355e40eb91e8a6dd9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26fbe52540aba80dd408daa1a565e5c" id="r_ac26fbe52540aba80dd408daa1a565e5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac26fbe52540aba80dd408daa1a565e5c">PADS_BANK0_GPIO43_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac26fbe52540aba80dd408daa1a565e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af373b6cf7e9e53c6a59fe8be788189" id="r_a3af373b6cf7e9e53c6a59fe8be788189"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3af373b6cf7e9e53c6a59fe8be788189">PADS_BANK0_GPIO43_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3af373b6cf7e9e53c6a59fe8be788189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab265698288e98098caf86d442c2442c6" id="r_ab265698288e98098caf86d442c2442c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab265698288e98098caf86d442c2442c6">PADS_BANK0_GPIO43_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td></tr>
<tr class="separator:ab265698288e98098caf86d442c2442c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cbb79cd7c95de1a41cd1835ea7440d" id="r_a20cbb79cd7c95de1a41cd1835ea7440d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20cbb79cd7c95de1a41cd1835ea7440d">PADS_BANK0_GPIO43_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a20cbb79cd7c95de1a41cd1835ea7440d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7983a282ef6f7e71b360b742b162b0b" id="r_ad7983a282ef6f7e71b360b742b162b0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad7983a282ef6f7e71b360b742b162b0b">PADS_BANK0_GPIO43_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad7983a282ef6f7e71b360b742b162b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafb331c8a7e9a62dd7d2cec5ece40bb" id="r_adafb331c8a7e9a62dd7d2cec5ece40bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adafb331c8a7e9a62dd7d2cec5ece40bb">PADS_BANK0_GPIO43_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:adafb331c8a7e9a62dd7d2cec5ece40bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a2b9b974ab5602fced1dd86f0f13b1" id="r_a77a2b9b974ab5602fced1dd86f0f13b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a77a2b9b974ab5602fced1dd86f0f13b1">PADS_BANK0_GPIO43_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a77a2b9b974ab5602fced1dd86f0f13b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa50723c23bc310412dae118107c93a8" id="r_afa50723c23bc310412dae118107c93a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa50723c23bc310412dae118107c93a8">PADS_BANK0_GPIO43_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afa50723c23bc310412dae118107c93a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6f6b7bdd7fdd54cf209368cda75947" id="r_a2b6f6b7bdd7fdd54cf209368cda75947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b6f6b7bdd7fdd54cf209368cda75947">PADS_BANK0_GPIO43_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2b6f6b7bdd7fdd54cf209368cda75947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd12be0859184ba545883ed51ff9d13a" id="r_afd12be0859184ba545883ed51ff9d13a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd12be0859184ba545883ed51ff9d13a">PADS_BANK0_GPIO43_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:afd12be0859184ba545883ed51ff9d13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8cf9736de228f6d24f869d80d3e9fc7" id="r_ad8cf9736de228f6d24f869d80d3e9fc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad8cf9736de228f6d24f869d80d3e9fc7">PADS_BANK0_GPIO43_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad8cf9736de228f6d24f869d80d3e9fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf01c788ec83b6605ddd4db3e39f3cd5" id="r_aaf01c788ec83b6605ddd4db3e39f3cd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaf01c788ec83b6605ddd4db3e39f3cd5">PADS_BANK0_GPIO43_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaf01c788ec83b6605ddd4db3e39f3cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88365d2599c1fb75a398950f1d519de5" id="r_a88365d2599c1fb75a398950f1d519de5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a88365d2599c1fb75a398950f1d519de5">PADS_BANK0_GPIO43_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a88365d2599c1fb75a398950f1d519de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3293215af6d3bc4e346f438b1d56b89c" id="r_a3293215af6d3bc4e346f438b1d56b89c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3293215af6d3bc4e346f438b1d56b89c">PADS_BANK0_GPIO43_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a3293215af6d3bc4e346f438b1d56b89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab28311c738801384c362b761462421" id="r_a0ab28311c738801384c362b761462421"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ab28311c738801384c362b761462421">PADS_BANK0_GPIO43_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ab28311c738801384c362b761462421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20af154aebfbf6d6752742cc56009074" id="r_a20af154aebfbf6d6752742cc56009074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20af154aebfbf6d6752742cc56009074">PADS_BANK0_GPIO43_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a20af154aebfbf6d6752742cc56009074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fee95f771de93cb695723c63c26e1f3" id="r_a9fee95f771de93cb695723c63c26e1f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fee95f771de93cb695723c63c26e1f3">PADS_BANK0_GPIO43_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9fee95f771de93cb695723c63c26e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6222331669b87c50cc658798328a1663" id="r_a6222331669b87c50cc658798328a1663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6222331669b87c50cc658798328a1663">PADS_BANK0_GPIO43_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6222331669b87c50cc658798328a1663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d23add4f286e1fd2d2df1b4ffce5db" id="r_a18d23add4f286e1fd2d2df1b4ffce5db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a18d23add4f286e1fd2d2df1b4ffce5db">PADS_BANK0_GPIO43_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a18d23add4f286e1fd2d2df1b4ffce5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c9e3c57034a77f2c541c8eb5b6e450" id="r_ad7c9e3c57034a77f2c541c8eb5b6e450"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad7c9e3c57034a77f2c541c8eb5b6e450">PADS_BANK0_GPIO43_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad7c9e3c57034a77f2c541c8eb5b6e450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948cb82ce1ee6cdcff8d749e9a4ab5e6" id="r_a948cb82ce1ee6cdcff8d749e9a4ab5e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a948cb82ce1ee6cdcff8d749e9a4ab5e6">PADS_BANK0_GPIO43_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a948cb82ce1ee6cdcff8d749e9a4ab5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d091f6afe32352d34f74cec1c3fdab" id="r_a86d091f6afe32352d34f74cec1c3fdab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a86d091f6afe32352d34f74cec1c3fdab">PADS_BANK0_GPIO43_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a86d091f6afe32352d34f74cec1c3fdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52887e50eee9348f2537e3de3e609b5" id="r_ac52887e50eee9348f2537e3de3e609b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac52887e50eee9348f2537e3de3e609b5">PADS_BANK0_GPIO43_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac52887e50eee9348f2537e3de3e609b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d3307ba078bc667a652829e18838f8" id="r_af7d3307ba078bc667a652829e18838f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7d3307ba078bc667a652829e18838f8">PADS_BANK0_GPIO43_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af7d3307ba078bc667a652829e18838f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91123149f0ee42627a3b558b94d5910f" id="r_a91123149f0ee42627a3b558b94d5910f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a91123149f0ee42627a3b558b94d5910f">PADS_BANK0_GPIO44_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a91123149f0ee42627a3b558b94d5910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2dfc77ab0965c9e3cfb6c771a94d94c" id="r_af2dfc77ab0965c9e3cfb6c771a94d94c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af2dfc77ab0965c9e3cfb6c771a94d94c">PADS_BANK0_GPIO44_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af2dfc77ab0965c9e3cfb6c771a94d94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03996345e57ee023614a18648bdc66a2" id="r_a03996345e57ee023614a18648bdc66a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a03996345e57ee023614a18648bdc66a2">PADS_BANK0_GPIO44_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a03996345e57ee023614a18648bdc66a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9b2288884656fd60aa20822012e3a6" id="r_a3a9b2288884656fd60aa20822012e3a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3a9b2288884656fd60aa20822012e3a6">PADS_BANK0_GPIO44_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a3a9b2288884656fd60aa20822012e3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e78a19402963907f18f709e44b06ee" id="r_af0e78a19402963907f18f709e44b06ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0e78a19402963907f18f709e44b06ee">PADS_BANK0_GPIO44_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af0e78a19402963907f18f709e44b06ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3476cdb11044ae47d40e9f0cb50998b5" id="r_a3476cdb11044ae47d40e9f0cb50998b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3476cdb11044ae47d40e9f0cb50998b5">PADS_BANK0_GPIO44_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3476cdb11044ae47d40e9f0cb50998b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87da4c0262efda7b1098146b46f7389c" id="r_a87da4c0262efda7b1098146b46f7389c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a87da4c0262efda7b1098146b46f7389c">PADS_BANK0_GPIO44_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a87da4c0262efda7b1098146b46f7389c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d36d393555cdc62a916087b3dd9094" id="r_a60d36d393555cdc62a916087b3dd9094"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a60d36d393555cdc62a916087b3dd9094">PADS_BANK0_GPIO44_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a60d36d393555cdc62a916087b3dd9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115399fb4cabb6912e21312daaafe9d8" id="r_a115399fb4cabb6912e21312daaafe9d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a115399fb4cabb6912e21312daaafe9d8">PADS_BANK0_GPIO44_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a115399fb4cabb6912e21312daaafe9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c1070a48c13078d52bafaebc29d7ed" id="r_af1c1070a48c13078d52bafaebc29d7ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af1c1070a48c13078d52bafaebc29d7ed">PADS_BANK0_GPIO44_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:af1c1070a48c13078d52bafaebc29d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138eabf44890a541219c4224b3e0c19e" id="r_a138eabf44890a541219c4224b3e0c19e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a138eabf44890a541219c4224b3e0c19e">PADS_BANK0_GPIO44_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a138eabf44890a541219c4224b3e0c19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46b289c1191d07ef96cf72daf1c7266" id="r_ac46b289c1191d07ef96cf72daf1c7266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac46b289c1191d07ef96cf72daf1c7266">PADS_BANK0_GPIO44_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ac46b289c1191d07ef96cf72daf1c7266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad130a006b2f4d78fcf7236ffab4853" id="r_abad130a006b2f4d78fcf7236ffab4853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abad130a006b2f4d78fcf7236ffab4853">PADS_BANK0_GPIO44_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:abad130a006b2f4d78fcf7236ffab4853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d64d50c0fe64e0b255d973e2bd6ac2d" id="r_a6d64d50c0fe64e0b255d973e2bd6ac2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6d64d50c0fe64e0b255d973e2bd6ac2d">PADS_BANK0_GPIO44_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6d64d50c0fe64e0b255d973e2bd6ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c02951a3a26285d9da00b09238d3771" id="r_a2c02951a3a26285d9da00b09238d3771"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2c02951a3a26285d9da00b09238d3771">PADS_BANK0_GPIO44_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2c02951a3a26285d9da00b09238d3771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8013d5032ce78b2ddbab2d08e374d36" id="r_ac8013d5032ce78b2ddbab2d08e374d36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac8013d5032ce78b2ddbab2d08e374d36">PADS_BANK0_GPIO44_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac8013d5032ce78b2ddbab2d08e374d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ff3e3c016735b2f08ddf715ffc9574" id="r_a47ff3e3c016735b2f08ddf715ffc9574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47ff3e3c016735b2f08ddf715ffc9574">PADS_BANK0_GPIO44_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a47ff3e3c016735b2f08ddf715ffc9574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73363d68840ca10ea1cbd107f5abe438" id="r_a73363d68840ca10ea1cbd107f5abe438"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a73363d68840ca10ea1cbd107f5abe438">PADS_BANK0_GPIO44_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a73363d68840ca10ea1cbd107f5abe438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c5320742582285f6625d976a38e437" id="r_ae9c5320742582285f6625d976a38e437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae9c5320742582285f6625d976a38e437">PADS_BANK0_GPIO44_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae9c5320742582285f6625d976a38e437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afb4106c082137d4ae612b8a873a68c" id="r_a4afb4106c082137d4ae612b8a873a68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4afb4106c082137d4ae612b8a873a68c">PADS_BANK0_GPIO44_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4afb4106c082137d4ae612b8a873a68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe4ff27d246e99366df72cf2575358b" id="r_a9fe4ff27d246e99366df72cf2575358b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fe4ff27d246e99366df72cf2575358b">PADS_BANK0_GPIO44_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9fe4ff27d246e99366df72cf2575358b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57d932c1b201b71203b526905853f24" id="r_af57d932c1b201b71203b526905853f24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af57d932c1b201b71203b526905853f24">PADS_BANK0_GPIO44_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af57d932c1b201b71203b526905853f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d99ae1bc6cbfaff962833a125853f2f" id="r_a9d99ae1bc6cbfaff962833a125853f2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d99ae1bc6cbfaff962833a125853f2f">PADS_BANK0_GPIO44_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9d99ae1bc6cbfaff962833a125853f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2febe127434faea17ecacdc832041e" id="r_a9c2febe127434faea17ecacdc832041e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c2febe127434faea17ecacdc832041e">PADS_BANK0_GPIO44_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9c2febe127434faea17ecacdc832041e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c3292e68f392c1a5f76c18d151a2ff" id="r_af7c3292e68f392c1a5f76c18d151a2ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af7c3292e68f392c1a5f76c18d151a2ff">PADS_BANK0_GPIO44_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af7c3292e68f392c1a5f76c18d151a2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10604aa0fd278c160680845782e2e690" id="r_a10604aa0fd278c160680845782e2e690"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a10604aa0fd278c160680845782e2e690">PADS_BANK0_GPIO44_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td></tr>
<tr class="separator:a10604aa0fd278c160680845782e2e690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dae95372b0f45d91cb5fcffaeedcef" id="r_af9dae95372b0f45d91cb5fcffaeedcef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af9dae95372b0f45d91cb5fcffaeedcef">PADS_BANK0_GPIO44_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9dae95372b0f45d91cb5fcffaeedcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea90a704c21324f4a29fff5412b469b9" id="r_aea90a704c21324f4a29fff5412b469b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aea90a704c21324f4a29fff5412b469b9">PADS_BANK0_GPIO44_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aea90a704c21324f4a29fff5412b469b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd79f519bff9a8ca5b85dc654d00906" id="r_a2dd79f519bff9a8ca5b85dc654d00906"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2dd79f519bff9a8ca5b85dc654d00906">PADS_BANK0_GPIO44_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2dd79f519bff9a8ca5b85dc654d00906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1005f0839b7fbae89eb375d1e514f24a" id="r_a1005f0839b7fbae89eb375d1e514f24a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1005f0839b7fbae89eb375d1e514f24a">PADS_BANK0_GPIO44_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1005f0839b7fbae89eb375d1e514f24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15b1e37a5db006c37841652d9d27cc4" id="r_ad15b1e37a5db006c37841652d9d27cc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad15b1e37a5db006c37841652d9d27cc4">PADS_BANK0_GPIO44_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad15b1e37a5db006c37841652d9d27cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f91b5c1c93dbf7398c59747dae0f473" id="r_a5f91b5c1c93dbf7398c59747dae0f473"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5f91b5c1c93dbf7398c59747dae0f473">PADS_BANK0_GPIO44_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f91b5c1c93dbf7398c59747dae0f473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae149c0680eb1514f6e7e29fff86f61ea" id="r_ae149c0680eb1514f6e7e29fff86f61ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae149c0680eb1514f6e7e29fff86f61ea">PADS_BANK0_GPIO44_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ae149c0680eb1514f6e7e29fff86f61ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363f430b1fbd05222343f52fd4426d1f" id="r_a363f430b1fbd05222343f52fd4426d1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a363f430b1fbd05222343f52fd4426d1f">PADS_BANK0_GPIO44_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a363f430b1fbd05222343f52fd4426d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b292ca0096cd233b4061928fc51b23" id="r_af5b292ca0096cd233b4061928fc51b23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af5b292ca0096cd233b4061928fc51b23">PADS_BANK0_GPIO44_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af5b292ca0096cd233b4061928fc51b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6510993cda6600347e3fc319855fb28f" id="r_a6510993cda6600347e3fc319855fb28f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6510993cda6600347e3fc319855fb28f">PADS_BANK0_GPIO44_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6510993cda6600347e3fc319855fb28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1551e3dd2b886a610edc2c70942fd4" id="r_a3e1551e3dd2b886a610edc2c70942fd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e1551e3dd2b886a610edc2c70942fd4">PADS_BANK0_GPIO44_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a3e1551e3dd2b886a610edc2c70942fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac92bd8b61712c2e705086fa2133642" id="r_adac92bd8b61712c2e705086fa2133642"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adac92bd8b61712c2e705086fa2133642">PADS_BANK0_GPIO44_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adac92bd8b61712c2e705086fa2133642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa990abb66b382229151897c5e339251b" id="r_aa990abb66b382229151897c5e339251b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa990abb66b382229151897c5e339251b">PADS_BANK0_GPIO44_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aa990abb66b382229151897c5e339251b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94581417a00173b18a3b586749759ea7" id="r_a94581417a00173b18a3b586749759ea7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a94581417a00173b18a3b586749759ea7">PADS_BANK0_GPIO44_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a94581417a00173b18a3b586749759ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2318d9357ce28b0cd727324973f2345b" id="r_a2318d9357ce28b0cd727324973f2345b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2318d9357ce28b0cd727324973f2345b">PADS_BANK0_GPIO44_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2318d9357ce28b0cd727324973f2345b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca145efe7dae5fc1a070a488a14f1a50" id="r_aca145efe7dae5fc1a070a488a14f1a50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aca145efe7dae5fc1a070a488a14f1a50">PADS_BANK0_GPIO44_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aca145efe7dae5fc1a070a488a14f1a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3953f0cbbcbb35ff3b350832a7d1b8d" id="r_ab3953f0cbbcbb35ff3b350832a7d1b8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3953f0cbbcbb35ff3b350832a7d1b8d">PADS_BANK0_GPIO44_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab3953f0cbbcbb35ff3b350832a7d1b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7741a50255d49e6f3e06725065c64c1" id="r_ab7741a50255d49e6f3e06725065c64c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab7741a50255d49e6f3e06725065c64c1">PADS_BANK0_GPIO44_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab7741a50255d49e6f3e06725065c64c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af565982fee86c592144ef3dd3b3c2361" id="r_af565982fee86c592144ef3dd3b3c2361"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af565982fee86c592144ef3dd3b3c2361">PADS_BANK0_GPIO44_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af565982fee86c592144ef3dd3b3c2361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2e15607019f1913b375cad56d99085" id="r_a3c2e15607019f1913b375cad56d99085"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c2e15607019f1913b375cad56d99085">PADS_BANK0_GPIO44_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3c2e15607019f1913b375cad56d99085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4159986cdc3798bb6245295b53d5ff" id="r_aea4159986cdc3798bb6245295b53d5ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aea4159986cdc3798bb6245295b53d5ff">PADS_BANK0_GPIO44_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea4159986cdc3798bb6245295b53d5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8459a3fad5e7fee38d78ec4c6f9568c2" id="r_a8459a3fad5e7fee38d78ec4c6f9568c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8459a3fad5e7fee38d78ec4c6f9568c2">PADS_BANK0_GPIO45_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a8459a3fad5e7fee38d78ec4c6f9568c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac656c741f7723f6319f6081395ccdf" id="r_a9ac656c741f7723f6319f6081395ccdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9ac656c741f7723f6319f6081395ccdf">PADS_BANK0_GPIO45_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9ac656c741f7723f6319f6081395ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed893c57a7be8971c90ad54a854a974" id="r_afed893c57a7be8971c90ad54a854a974"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afed893c57a7be8971c90ad54a854a974">PADS_BANK0_GPIO45_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afed893c57a7be8971c90ad54a854a974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e578b56b92cd117522c237fff76d4d" id="r_a68e578b56b92cd117522c237fff76d4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a68e578b56b92cd117522c237fff76d4d">PADS_BANK0_GPIO45_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a68e578b56b92cd117522c237fff76d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737660381622456bfe11b71645c3296c" id="r_a737660381622456bfe11b71645c3296c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a737660381622456bfe11b71645c3296c">PADS_BANK0_GPIO45_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a737660381622456bfe11b71645c3296c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47807a1f84f769f49114ee7c5f6b41cb" id="r_a47807a1f84f769f49114ee7c5f6b41cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a47807a1f84f769f49114ee7c5f6b41cb">PADS_BANK0_GPIO45_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a47807a1f84f769f49114ee7c5f6b41cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4055fc8c50fcfb6b8dd37d934c5d6b35" id="r_a4055fc8c50fcfb6b8dd37d934c5d6b35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4055fc8c50fcfb6b8dd37d934c5d6b35">PADS_BANK0_GPIO45_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a4055fc8c50fcfb6b8dd37d934c5d6b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebae1ee8578720b81ab03563f23fd6e7" id="r_aebae1ee8578720b81ab03563f23fd6e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aebae1ee8578720b81ab03563f23fd6e7">PADS_BANK0_GPIO45_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aebae1ee8578720b81ab03563f23fd6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169cd84282c22a4befbfd0047c9a1363" id="r_a169cd84282c22a4befbfd0047c9a1363"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a169cd84282c22a4befbfd0047c9a1363">PADS_BANK0_GPIO45_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a169cd84282c22a4befbfd0047c9a1363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5627568df7f9ba65894966cdf97707" id="r_abe5627568df7f9ba65894966cdf97707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abe5627568df7f9ba65894966cdf97707">PADS_BANK0_GPIO45_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:abe5627568df7f9ba65894966cdf97707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ea4f8f5f144abb588656b24ad75a23" id="r_a96ea4f8f5f144abb588656b24ad75a23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a96ea4f8f5f144abb588656b24ad75a23">PADS_BANK0_GPIO45_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a96ea4f8f5f144abb588656b24ad75a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d0fda7a3625acb34b73aec79cbd6b9" id="r_ae1d0fda7a3625acb34b73aec79cbd6b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1d0fda7a3625acb34b73aec79cbd6b9">PADS_BANK0_GPIO45_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ae1d0fda7a3625acb34b73aec79cbd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1c32219d178f289b1447123eb59534" id="r_a8c1c32219d178f289b1447123eb59534"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8c1c32219d178f289b1447123eb59534">PADS_BANK0_GPIO45_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8c1c32219d178f289b1447123eb59534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4027654a070ea7d79778b7fafca8faf5" id="r_a4027654a070ea7d79778b7fafca8faf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4027654a070ea7d79778b7fafca8faf5">PADS_BANK0_GPIO45_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4027654a070ea7d79778b7fafca8faf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c71b72d39222c0fcdffce775304325" id="r_a53c71b72d39222c0fcdffce775304325"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a53c71b72d39222c0fcdffce775304325">PADS_BANK0_GPIO45_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a53c71b72d39222c0fcdffce775304325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490de1df381c8bbb8b92777e588c4ce1" id="r_a490de1df381c8bbb8b92777e588c4ce1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a490de1df381c8bbb8b92777e588c4ce1">PADS_BANK0_GPIO45_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a490de1df381c8bbb8b92777e588c4ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cea3256a54fb1ccc8aeba524366d0e5" id="r_a9cea3256a54fb1ccc8aeba524366d0e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9cea3256a54fb1ccc8aeba524366d0e5">PADS_BANK0_GPIO45_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a9cea3256a54fb1ccc8aeba524366d0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f11194a7455595020e932f212a4e7c2" id="r_a1f11194a7455595020e932f212a4e7c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1f11194a7455595020e932f212a4e7c2">PADS_BANK0_GPIO45_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a1f11194a7455595020e932f212a4e7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec3f1d96e724a7cbe484166482942b6" id="r_a4ec3f1d96e724a7cbe484166482942b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ec3f1d96e724a7cbe484166482942b6">PADS_BANK0_GPIO45_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a4ec3f1d96e724a7cbe484166482942b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c0346a61c56c120e3b787565de89d" id="r_a5c2c0346a61c56c120e3b787565de89d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c2c0346a61c56c120e3b787565de89d">PADS_BANK0_GPIO45_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5c2c0346a61c56c120e3b787565de89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec7b7b182a1a2292d146a6289936a0a" id="r_a3ec7b7b182a1a2292d146a6289936a0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3ec7b7b182a1a2292d146a6289936a0a">PADS_BANK0_GPIO45_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3ec7b7b182a1a2292d146a6289936a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3438cc395dd03c5be198010719b1c16f" id="r_a3438cc395dd03c5be198010719b1c16f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3438cc395dd03c5be198010719b1c16f">PADS_BANK0_GPIO45_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a3438cc395dd03c5be198010719b1c16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2bbaf141f5cbde44df02394a58f4cc" id="r_a6d2bbaf141f5cbde44df02394a58f4cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6d2bbaf141f5cbde44df02394a58f4cc">PADS_BANK0_GPIO45_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6d2bbaf141f5cbde44df02394a58f4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a705abee97e676d23fc6c87668fee61" id="r_a3a705abee97e676d23fc6c87668fee61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3a705abee97e676d23fc6c87668fee61">PADS_BANK0_GPIO45_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3a705abee97e676d23fc6c87668fee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400fbd4c51b15ad526577b609e32da6b" id="r_a400fbd4c51b15ad526577b609e32da6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a400fbd4c51b15ad526577b609e32da6b">PADS_BANK0_GPIO45_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a400fbd4c51b15ad526577b609e32da6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5781565c0c823f054c7360f36a6824f2" id="r_a5781565c0c823f054c7360f36a6824f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5781565c0c823f054c7360f36a6824f2">PADS_BANK0_GPIO45_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td></tr>
<tr class="separator:a5781565c0c823f054c7360f36a6824f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac19271b3ee1270a5d047d29f19e7f5e" id="r_aac19271b3ee1270a5d047d29f19e7f5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aac19271b3ee1270a5d047d29f19e7f5e">PADS_BANK0_GPIO45_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aac19271b3ee1270a5d047d29f19e7f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac178a49cdfad5d3a7b0177265b4bc117" id="r_ac178a49cdfad5d3a7b0177265b4bc117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac178a49cdfad5d3a7b0177265b4bc117">PADS_BANK0_GPIO45_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac178a49cdfad5d3a7b0177265b4bc117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6819de1a9da32644c8d7562058b10d" id="r_ada6819de1a9da32644c8d7562058b10d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada6819de1a9da32644c8d7562058b10d">PADS_BANK0_GPIO45_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ada6819de1a9da32644c8d7562058b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935ea104dd3c45da4defaa7ba3a54323" id="r_a935ea104dd3c45da4defaa7ba3a54323"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a935ea104dd3c45da4defaa7ba3a54323">PADS_BANK0_GPIO45_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a935ea104dd3c45da4defaa7ba3a54323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab701ccc4728e71f71741e4806d0e6d05" id="r_ab701ccc4728e71f71741e4806d0e6d05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab701ccc4728e71f71741e4806d0e6d05">PADS_BANK0_GPIO45_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab701ccc4728e71f71741e4806d0e6d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e338650a0dc940fa2376432cd0170d" id="r_a51e338650a0dc940fa2376432cd0170d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a51e338650a0dc940fa2376432cd0170d">PADS_BANK0_GPIO45_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a51e338650a0dc940fa2376432cd0170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8634d90392858f113446afcbb5dc7ac2" id="r_a8634d90392858f113446afcbb5dc7ac2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8634d90392858f113446afcbb5dc7ac2">PADS_BANK0_GPIO45_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a8634d90392858f113446afcbb5dc7ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6879d9e77110b548a7f13981fcd70f4d" id="r_a6879d9e77110b548a7f13981fcd70f4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6879d9e77110b548a7f13981fcd70f4d">PADS_BANK0_GPIO45_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a6879d9e77110b548a7f13981fcd70f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbc5fd0eecc2832d9fb0f2f02f937c5" id="r_aafbc5fd0eecc2832d9fb0f2f02f937c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aafbc5fd0eecc2832d9fb0f2f02f937c5">PADS_BANK0_GPIO45_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aafbc5fd0eecc2832d9fb0f2f02f937c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f8b0937675c4dcb67feca5eb301216" id="r_aa0f8b0937675c4dcb67feca5eb301216"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa0f8b0937675c4dcb67feca5eb301216">PADS_BANK0_GPIO45_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa0f8b0937675c4dcb67feca5eb301216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1aecd6183cc6e4e1c2e72d2b05d1330" id="r_af1aecd6183cc6e4e1c2e72d2b05d1330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af1aecd6183cc6e4e1c2e72d2b05d1330">PADS_BANK0_GPIO45_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:af1aecd6183cc6e4e1c2e72d2b05d1330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e1dc8353f4022fa4cbeaf4671bd209" id="r_a71e1dc8353f4022fa4cbeaf4671bd209"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71e1dc8353f4022fa4cbeaf4671bd209">PADS_BANK0_GPIO45_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a71e1dc8353f4022fa4cbeaf4671bd209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dca5a42598c2ede7cca0d7ae2d69c3c" id="r_a4dca5a42598c2ede7cca0d7ae2d69c3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4dca5a42598c2ede7cca0d7ae2d69c3c">PADS_BANK0_GPIO45_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a4dca5a42598c2ede7cca0d7ae2d69c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa090d21bdd89dd3e6b90aac3e3d5f3" id="r_a1fa090d21bdd89dd3e6b90aac3e3d5f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1fa090d21bdd89dd3e6b90aac3e3d5f3">PADS_BANK0_GPIO45_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1fa090d21bdd89dd3e6b90aac3e3d5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fcefbe7720ba9b4bcb5a2b5956cd440" id="r_a5fcefbe7720ba9b4bcb5a2b5956cd440"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fcefbe7720ba9b4bcb5a2b5956cd440">PADS_BANK0_GPIO45_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5fcefbe7720ba9b4bcb5a2b5956cd440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b089798c2dbaf53828e5e139658a424" id="r_a8b089798c2dbaf53828e5e139658a424"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8b089798c2dbaf53828e5e139658a424">PADS_BANK0_GPIO45_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8b089798c2dbaf53828e5e139658a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96428315ac8807b00acc49213356e436" id="r_a96428315ac8807b00acc49213356e436"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a96428315ac8807b00acc49213356e436">PADS_BANK0_GPIO45_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a96428315ac8807b00acc49213356e436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd6439a97b20fc40efabe2585360658" id="r_abdd6439a97b20fc40efabe2585360658"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abdd6439a97b20fc40efabe2585360658">PADS_BANK0_GPIO45_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abdd6439a97b20fc40efabe2585360658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e76a4a5408168144235777ba1cb8dce" id="r_a3e76a4a5408168144235777ba1cb8dce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3e76a4a5408168144235777ba1cb8dce">PADS_BANK0_GPIO45_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3e76a4a5408168144235777ba1cb8dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9dce0181e8f2458eba933d9d1267cf" id="r_a2c9dce0181e8f2458eba933d9d1267cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2c9dce0181e8f2458eba933d9d1267cf">PADS_BANK0_GPIO45_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2c9dce0181e8f2458eba933d9d1267cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509f64fee26b853d21b1bf31147ad28" id="r_a7509f64fee26b853d21b1bf31147ad28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7509f64fee26b853d21b1bf31147ad28">PADS_BANK0_GPIO45_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7509f64fee26b853d21b1bf31147ad28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af947a611dd8114a080ce69342f3f786c" id="r_af947a611dd8114a080ce69342f3f786c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af947a611dd8114a080ce69342f3f786c">PADS_BANK0_GPIO46_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:af947a611dd8114a080ce69342f3f786c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba48aaa30a6dcc92466541e35aa4ec8" id="r_a2ba48aaa30a6dcc92466541e35aa4ec8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2ba48aaa30a6dcc92466541e35aa4ec8">PADS_BANK0_GPIO46_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2ba48aaa30a6dcc92466541e35aa4ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b1886e38165f2f4b7980fd4bba9492" id="r_a56b1886e38165f2f4b7980fd4bba9492"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a56b1886e38165f2f4b7980fd4bba9492">PADS_BANK0_GPIO46_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a56b1886e38165f2f4b7980fd4bba9492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1340e2d26412d130c80c796414949d" id="r_a0b1340e2d26412d130c80c796414949d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0b1340e2d26412d130c80c796414949d">PADS_BANK0_GPIO46_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0b1340e2d26412d130c80c796414949d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af922180d7d6a8cc9b0d6c8edee9f26c5" id="r_af922180d7d6a8cc9b0d6c8edee9f26c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af922180d7d6a8cc9b0d6c8edee9f26c5">PADS_BANK0_GPIO46_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af922180d7d6a8cc9b0d6c8edee9f26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010463e435edfcec870ac979dbb46e7b" id="r_a010463e435edfcec870ac979dbb46e7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a010463e435edfcec870ac979dbb46e7b">PADS_BANK0_GPIO46_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a010463e435edfcec870ac979dbb46e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06134cd47d321f129c344bbb35ce7318" id="r_a06134cd47d321f129c344bbb35ce7318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a06134cd47d321f129c344bbb35ce7318">PADS_BANK0_GPIO46_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a06134cd47d321f129c344bbb35ce7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66844e515fb6610e2b625a0a56a6d5a5" id="r_a66844e515fb6610e2b625a0a56a6d5a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a66844e515fb6610e2b625a0a56a6d5a5">PADS_BANK0_GPIO46_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a66844e515fb6610e2b625a0a56a6d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a47149bfae387aae86ccbd36aa2403d" id="r_a1a47149bfae387aae86ccbd36aa2403d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a47149bfae387aae86ccbd36aa2403d">PADS_BANK0_GPIO46_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1a47149bfae387aae86ccbd36aa2403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3929f70cfc60211811b08e28fea5e65" id="r_af3929f70cfc60211811b08e28fea5e65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af3929f70cfc60211811b08e28fea5e65">PADS_BANK0_GPIO46_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:af3929f70cfc60211811b08e28fea5e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a6cd4282c35e97543522f144e4643c" id="r_a66a6cd4282c35e97543522f144e4643c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a66a6cd4282c35e97543522f144e4643c">PADS_BANK0_GPIO46_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a66a6cd4282c35e97543522f144e4643c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa52a8092d63f32f882f671e80a4e0ca" id="r_afa52a8092d63f32f882f671e80a4e0ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa52a8092d63f32f882f671e80a4e0ca">PADS_BANK0_GPIO46_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:afa52a8092d63f32f882f671e80a4e0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178a8d128bbe526860d1cc6b294bdc98" id="r_a178a8d128bbe526860d1cc6b294bdc98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a178a8d128bbe526860d1cc6b294bdc98">PADS_BANK0_GPIO46_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a178a8d128bbe526860d1cc6b294bdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1a61f596b5c6f785f63ea4c16fa852" id="r_aed1a61f596b5c6f785f63ea4c16fa852"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aed1a61f596b5c6f785f63ea4c16fa852">PADS_BANK0_GPIO46_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aed1a61f596b5c6f785f63ea4c16fa852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af65325d13fce11b79e1f8ae93c6af9" id="r_a7af65325d13fce11b79e1f8ae93c6af9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7af65325d13fce11b79e1f8ae93c6af9">PADS_BANK0_GPIO46_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7af65325d13fce11b79e1f8ae93c6af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fdf27493e39c83ef36861cbfbd0c70" id="r_ac7fdf27493e39c83ef36861cbfbd0c70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac7fdf27493e39c83ef36861cbfbd0c70">PADS_BANK0_GPIO46_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac7fdf27493e39c83ef36861cbfbd0c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86edd8a2b731626fcb8e9995436ce960" id="r_a86edd8a2b731626fcb8e9995436ce960"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a86edd8a2b731626fcb8e9995436ce960">PADS_BANK0_GPIO46_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a86edd8a2b731626fcb8e9995436ce960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39af735a0669712a896584530ab5e30e" id="r_a39af735a0669712a896584530ab5e30e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a39af735a0669712a896584530ab5e30e">PADS_BANK0_GPIO46_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a39af735a0669712a896584530ab5e30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0371bac58a375b76e97e842b596a7a77" id="r_a0371bac58a375b76e97e842b596a7a77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0371bac58a375b76e97e842b596a7a77">PADS_BANK0_GPIO46_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a0371bac58a375b76e97e842b596a7a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71526bd7b2aa824029666d011414316e" id="r_a71526bd7b2aa824029666d011414316e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71526bd7b2aa824029666d011414316e">PADS_BANK0_GPIO46_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a71526bd7b2aa824029666d011414316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd911ecdcb46b53563b52559bc7fd23b" id="r_afd911ecdcb46b53563b52559bc7fd23b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd911ecdcb46b53563b52559bc7fd23b">PADS_BANK0_GPIO46_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd911ecdcb46b53563b52559bc7fd23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb9f79af7e1783bb3cd92d919c057df" id="r_a2bb9f79af7e1783bb3cd92d919c057df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2bb9f79af7e1783bb3cd92d919c057df">PADS_BANK0_GPIO46_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a2bb9f79af7e1783bb3cd92d919c057df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757d38a419936fc7c3a3975db70c75b3" id="r_a757d38a419936fc7c3a3975db70c75b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a757d38a419936fc7c3a3975db70c75b3">PADS_BANK0_GPIO46_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a757d38a419936fc7c3a3975db70c75b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf2ddf4e3a61bc9624f57d445541f3a" id="r_a3cf2ddf4e3a61bc9624f57d445541f3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3cf2ddf4e3a61bc9624f57d445541f3a">PADS_BANK0_GPIO46_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3cf2ddf4e3a61bc9624f57d445541f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31db720786d5b034ee5b482599c4b922" id="r_a31db720786d5b034ee5b482599c4b922"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a31db720786d5b034ee5b482599c4b922">PADS_BANK0_GPIO46_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a31db720786d5b034ee5b482599c4b922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4221f008d5e8b1487571d43a01f2c3a2" id="r_a4221f008d5e8b1487571d43a01f2c3a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4221f008d5e8b1487571d43a01f2c3a2">PADS_BANK0_GPIO46_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td></tr>
<tr class="separator:a4221f008d5e8b1487571d43a01f2c3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad16faf55023d7fea4f6990ad4784bcb" id="r_aad16faf55023d7fea4f6990ad4784bcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aad16faf55023d7fea4f6990ad4784bcb">PADS_BANK0_GPIO46_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aad16faf55023d7fea4f6990ad4784bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e06a9543b7a65c22401a1eddb91a02" id="r_ad7e06a9543b7a65c22401a1eddb91a02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad7e06a9543b7a65c22401a1eddb91a02">PADS_BANK0_GPIO46_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad7e06a9543b7a65c22401a1eddb91a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ae97a7bfac4759f8ae714386260392" id="r_a34ae97a7bfac4759f8ae714386260392"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a34ae97a7bfac4759f8ae714386260392">PADS_BANK0_GPIO46_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a34ae97a7bfac4759f8ae714386260392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c0c389d598a4f86277199aea4cadd5" id="r_aa2c0c389d598a4f86277199aea4cadd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa2c0c389d598a4f86277199aea4cadd5">PADS_BANK0_GPIO46_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa2c0c389d598a4f86277199aea4cadd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9b24b7ac2a46b24aa94ab7a0429d10" id="r_aff9b24b7ac2a46b24aa94ab7a0429d10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff9b24b7ac2a46b24aa94ab7a0429d10">PADS_BANK0_GPIO46_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aff9b24b7ac2a46b24aa94ab7a0429d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecb4ae63ae505b7e2fbd008e42db3c1" id="r_afecb4ae63ae505b7e2fbd008e42db3c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afecb4ae63ae505b7e2fbd008e42db3c1">PADS_BANK0_GPIO46_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afecb4ae63ae505b7e2fbd008e42db3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30054f893dc04289dc0abdb4d7f3bcb" id="r_aa30054f893dc04289dc0abdb4d7f3bcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa30054f893dc04289dc0abdb4d7f3bcb">PADS_BANK0_GPIO46_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa30054f893dc04289dc0abdb4d7f3bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe6e812fda667e844b8c320cb539dec" id="r_a1fe6e812fda667e844b8c320cb539dec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1fe6e812fda667e844b8c320cb539dec">PADS_BANK0_GPIO46_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1fe6e812fda667e844b8c320cb539dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e05d6e3c19c83e660944a3aea8979a" id="r_aa9e05d6e3c19c83e660944a3aea8979a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa9e05d6e3c19c83e660944a3aea8979a">PADS_BANK0_GPIO46_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa9e05d6e3c19c83e660944a3aea8979a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85173c32f9ad80c06a73839d09293c23" id="r_a85173c32f9ad80c06a73839d09293c23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a85173c32f9ad80c06a73839d09293c23">PADS_BANK0_GPIO46_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a85173c32f9ad80c06a73839d09293c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d38bba7afd9acba19cc7eff1d7892d" id="r_a49d38bba7afd9acba19cc7eff1d7892d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49d38bba7afd9acba19cc7eff1d7892d">PADS_BANK0_GPIO46_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a49d38bba7afd9acba19cc7eff1d7892d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b0b759e247894cb2656021c7f1a64a" id="r_a79b0b759e247894cb2656021c7f1a64a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79b0b759e247894cb2656021c7f1a64a">PADS_BANK0_GPIO46_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79b0b759e247894cb2656021c7f1a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7378a00cc227cf69cf9dd5943f922df2" id="r_a7378a00cc227cf69cf9dd5943f922df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7378a00cc227cf69cf9dd5943f922df2">PADS_BANK0_GPIO46_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a7378a00cc227cf69cf9dd5943f922df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570a968044e1d2536f7335f38ce09f1f" id="r_a570a968044e1d2536f7335f38ce09f1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a570a968044e1d2536f7335f38ce09f1f">PADS_BANK0_GPIO46_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a570a968044e1d2536f7335f38ce09f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245fc444e9de6a0d708706a58fb3be1d" id="r_a245fc444e9de6a0d708706a58fb3be1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a245fc444e9de6a0d708706a58fb3be1d">PADS_BANK0_GPIO46_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a245fc444e9de6a0d708706a58fb3be1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fcd41f58314df09568a3960f76f545" id="r_a53fcd41f58314df09568a3960f76f545"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a53fcd41f58314df09568a3960f76f545">PADS_BANK0_GPIO46_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a53fcd41f58314df09568a3960f76f545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b8343119cc215fd62cf10af7dcfafc" id="r_af0b8343119cc215fd62cf10af7dcfafc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0b8343119cc215fd62cf10af7dcfafc">PADS_BANK0_GPIO46_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af0b8343119cc215fd62cf10af7dcfafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd801bed4466ddbe6fac6ab824ebdce" id="r_a9fd801bed4466ddbe6fac6ab824ebdce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9fd801bed4466ddbe6fac6ab824ebdce">PADS_BANK0_GPIO46_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9fd801bed4466ddbe6fac6ab824ebdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c246ce59c761c326bcb5e80e152904c" id="r_a0c246ce59c761c326bcb5e80e152904c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0c246ce59c761c326bcb5e80e152904c">PADS_BANK0_GPIO46_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0c246ce59c761c326bcb5e80e152904c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5848c0e955d2b1ac40ad83e3e14b0660" id="r_a5848c0e955d2b1ac40ad83e3e14b0660"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5848c0e955d2b1ac40ad83e3e14b0660">PADS_BANK0_GPIO46_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5848c0e955d2b1ac40ad83e3e14b0660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307a81583f5f9f23628ed3a855a2c83d" id="r_a307a81583f5f9f23628ed3a855a2c83d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a307a81583f5f9f23628ed3a855a2c83d">PADS_BANK0_GPIO46_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a307a81583f5f9f23628ed3a855a2c83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac0527ec99884049efa0c5d8d30304c" id="r_a7ac0527ec99884049efa0c5d8d30304c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ac0527ec99884049efa0c5d8d30304c">PADS_BANK0_GPIO47_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a7ac0527ec99884049efa0c5d8d30304c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb98ad517271631a61a7d119e8ece07" id="r_aabb98ad517271631a61a7d119e8ece07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aabb98ad517271631a61a7d119e8ece07">PADS_BANK0_GPIO47_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aabb98ad517271631a61a7d119e8ece07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04131590ef82211ba554b3a41ef57074" id="r_a04131590ef82211ba554b3a41ef57074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a04131590ef82211ba554b3a41ef57074">PADS_BANK0_GPIO47_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a04131590ef82211ba554b3a41ef57074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67a3093dda77811b665cf487cac9aca" id="r_ac67a3093dda77811b665cf487cac9aca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac67a3093dda77811b665cf487cac9aca">PADS_BANK0_GPIO47_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac67a3093dda77811b665cf487cac9aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e69cc5d84ea0a7a019cd16f0556614" id="r_a72e69cc5d84ea0a7a019cd16f0556614"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a72e69cc5d84ea0a7a019cd16f0556614">PADS_BANK0_GPIO47_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a72e69cc5d84ea0a7a019cd16f0556614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c114c863e50f8a0a557848ccaffe3f7" id="r_a9c114c863e50f8a0a557848ccaffe3f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c114c863e50f8a0a557848ccaffe3f7">PADS_BANK0_GPIO47_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9c114c863e50f8a0a557848ccaffe3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2011a44445811bd844257da12e5cbb41" id="r_a2011a44445811bd844257da12e5cbb41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2011a44445811bd844257da12e5cbb41">PADS_BANK0_GPIO47_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a2011a44445811bd844257da12e5cbb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5165ca639955d2fbe8e703462f947ac0" id="r_a5165ca639955d2fbe8e703462f947ac0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5165ca639955d2fbe8e703462f947ac0">PADS_BANK0_GPIO47_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5165ca639955d2fbe8e703462f947ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace18dc4a5d0caafeebfcc0bcf284a690" id="r_ace18dc4a5d0caafeebfcc0bcf284a690"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace18dc4a5d0caafeebfcc0bcf284a690">PADS_BANK0_GPIO47_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ace18dc4a5d0caafeebfcc0bcf284a690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ef47d525e0c985037320ec0f86189d" id="r_a81ef47d525e0c985037320ec0f86189d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a81ef47d525e0c985037320ec0f86189d">PADS_BANK0_GPIO47_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a81ef47d525e0c985037320ec0f86189d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86be32bd0007f8ef4d540509fbe6ddd6" id="r_a86be32bd0007f8ef4d540509fbe6ddd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a86be32bd0007f8ef4d540509fbe6ddd6">PADS_BANK0_GPIO47_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a86be32bd0007f8ef4d540509fbe6ddd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e49f6b597c57116918d99382881bbcc" id="r_a9e49f6b597c57116918d99382881bbcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9e49f6b597c57116918d99382881bbcc">PADS_BANK0_GPIO47_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9e49f6b597c57116918d99382881bbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdca99ad07f3b2feacfff9124a7d037c" id="r_afdca99ad07f3b2feacfff9124a7d037c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afdca99ad07f3b2feacfff9124a7d037c">PADS_BANK0_GPIO47_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:afdca99ad07f3b2feacfff9124a7d037c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6cab00573ce099a40400d27fc39492b" id="r_ae6cab00573ce099a40400d27fc39492b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae6cab00573ce099a40400d27fc39492b">PADS_BANK0_GPIO47_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae6cab00573ce099a40400d27fc39492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e950fd34c64dc32bbb604cad925a97" id="r_af8e950fd34c64dc32bbb604cad925a97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af8e950fd34c64dc32bbb604cad925a97">PADS_BANK0_GPIO47_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af8e950fd34c64dc32bbb604cad925a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9f5b5a5ae6430951c9825581f88eb2" id="r_a9c9f5b5a5ae6430951c9825581f88eb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9c9f5b5a5ae6430951c9825581f88eb2">PADS_BANK0_GPIO47_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9c9f5b5a5ae6430951c9825581f88eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4575644befe101739124115d67442f" id="r_a3c4575644befe101739124115d67442f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c4575644befe101739124115d67442f">PADS_BANK0_GPIO47_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a3c4575644befe101739124115d67442f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970edec7a26a274a0870965c3e86f343" id="r_a970edec7a26a274a0870965c3e86f343"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a970edec7a26a274a0870965c3e86f343">PADS_BANK0_GPIO47_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a970edec7a26a274a0870965c3e86f343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace51d1a265b76c3f2ed0f289215b659b" id="r_ace51d1a265b76c3f2ed0f289215b659b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ace51d1a265b76c3f2ed0f289215b659b">PADS_BANK0_GPIO47_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ace51d1a265b76c3f2ed0f289215b659b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400e93d054af8fd1b7649f4a75ff3d84" id="r_a400e93d054af8fd1b7649f4a75ff3d84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a400e93d054af8fd1b7649f4a75ff3d84">PADS_BANK0_GPIO47_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a400e93d054af8fd1b7649f4a75ff3d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648fa5b3346ec409675109ec013b57c0" id="r_a648fa5b3346ec409675109ec013b57c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a648fa5b3346ec409675109ec013b57c0">PADS_BANK0_GPIO47_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a648fa5b3346ec409675109ec013b57c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab1eec489606a06718c6faba6725163" id="r_afab1eec489606a06718c6faba6725163"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afab1eec489606a06718c6faba6725163">PADS_BANK0_GPIO47_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:afab1eec489606a06718c6faba6725163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d1daa0020acb7c3fd6184d84d75341" id="r_a43d1daa0020acb7c3fd6184d84d75341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a43d1daa0020acb7c3fd6184d84d75341">PADS_BANK0_GPIO47_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a43d1daa0020acb7c3fd6184d84d75341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf52ff43461ffa01680a8cc991590640" id="r_aaf52ff43461ffa01680a8cc991590640"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaf52ff43461ffa01680a8cc991590640">PADS_BANK0_GPIO47_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aaf52ff43461ffa01680a8cc991590640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847f69c6f65639248b8985f9c30dd790" id="r_a847f69c6f65639248b8985f9c30dd790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a847f69c6f65639248b8985f9c30dd790">PADS_BANK0_GPIO47_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a847f69c6f65639248b8985f9c30dd790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf2a51dce84691025a2be8c00735bcc" id="r_a4cf2a51dce84691025a2be8c00735bcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4cf2a51dce84691025a2be8c00735bcc">PADS_BANK0_GPIO47_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td></tr>
<tr class="separator:a4cf2a51dce84691025a2be8c00735bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef46306871c06a33570afb1d5c96d643" id="r_aef46306871c06a33570afb1d5c96d643"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aef46306871c06a33570afb1d5c96d643">PADS_BANK0_GPIO47_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aef46306871c06a33570afb1d5c96d643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bd4cd5c94c59565c9026e15b5e218e" id="r_a81bd4cd5c94c59565c9026e15b5e218e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a81bd4cd5c94c59565c9026e15b5e218e">PADS_BANK0_GPIO47_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a81bd4cd5c94c59565c9026e15b5e218e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bca264b24cb565e1ca2f0eb2d469704" id="r_a1bca264b24cb565e1ca2f0eb2d469704"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1bca264b24cb565e1ca2f0eb2d469704">PADS_BANK0_GPIO47_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1bca264b24cb565e1ca2f0eb2d469704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825fb30663c6265790461a701f24bb43" id="r_a825fb30663c6265790461a701f24bb43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a825fb30663c6265790461a701f24bb43">PADS_BANK0_GPIO47_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a825fb30663c6265790461a701f24bb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc7e602bfbeded530bbb6cdda2c2cff" id="r_a6cc7e602bfbeded530bbb6cdda2c2cff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6cc7e602bfbeded530bbb6cdda2c2cff">PADS_BANK0_GPIO47_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6cc7e602bfbeded530bbb6cdda2c2cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e7430a8d879e1c6e44003742790598a" id="r_a7e7430a8d879e1c6e44003742790598a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7e7430a8d879e1c6e44003742790598a">PADS_BANK0_GPIO47_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7e7430a8d879e1c6e44003742790598a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b1ce0689fd97bf6f6371b625887a90" id="r_a00b1ce0689fd97bf6f6371b625887a90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a00b1ce0689fd97bf6f6371b625887a90">PADS_BANK0_GPIO47_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a00b1ce0689fd97bf6f6371b625887a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e531e612b4898d90cd1acdc9301db9d" id="r_a9e531e612b4898d90cd1acdc9301db9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9e531e612b4898d90cd1acdc9301db9d">PADS_BANK0_GPIO47_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9e531e612b4898d90cd1acdc9301db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df257b632386e75527255f87f05bec7" id="r_a8df257b632386e75527255f87f05bec7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8df257b632386e75527255f87f05bec7">PADS_BANK0_GPIO47_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8df257b632386e75527255f87f05bec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49df4008096045daf7ef4f6d45b88ad5" id="r_a49df4008096045daf7ef4f6d45b88ad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49df4008096045daf7ef4f6d45b88ad5">PADS_BANK0_GPIO47_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49df4008096045daf7ef4f6d45b88ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98972ce1a03fffe49f6fac65d4ce23cb" id="r_a98972ce1a03fffe49f6fac65d4ce23cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98972ce1a03fffe49f6fac65d4ce23cb">PADS_BANK0_GPIO47_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a98972ce1a03fffe49f6fac65d4ce23cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4510e03991d4d7e333525d9c1217989" id="r_af4510e03991d4d7e333525d9c1217989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af4510e03991d4d7e333525d9c1217989">PADS_BANK0_GPIO47_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af4510e03991d4d7e333525d9c1217989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05dbe222fff7df9bec3cfb5daf26faf9" id="r_a05dbe222fff7df9bec3cfb5daf26faf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a05dbe222fff7df9bec3cfb5daf26faf9">PADS_BANK0_GPIO47_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a05dbe222fff7df9bec3cfb5daf26faf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20062118507b2d8de1173eb23d760b65" id="r_a20062118507b2d8de1173eb23d760b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a20062118507b2d8de1173eb23d760b65">PADS_BANK0_GPIO47_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a20062118507b2d8de1173eb23d760b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8cecb46ae94f066c915b28d92a216f" id="r_a4f8cecb46ae94f066c915b28d92a216f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4f8cecb46ae94f066c915b28d92a216f">PADS_BANK0_GPIO47_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4f8cecb46ae94f066c915b28d92a216f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e24815bb6832e1bc4bebe922b89af6" id="r_ae2e24815bb6832e1bc4bebe922b89af6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae2e24815bb6832e1bc4bebe922b89af6">PADS_BANK0_GPIO47_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae2e24815bb6832e1bc4bebe922b89af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85595a30288db50fc677ce9633242cbd" id="r_a85595a30288db50fc677ce9633242cbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a85595a30288db50fc677ce9633242cbd">PADS_BANK0_GPIO47_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85595a30288db50fc677ce9633242cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4104955e6a042d4fd8eab68e3f55166c" id="r_a4104955e6a042d4fd8eab68e3f55166c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4104955e6a042d4fd8eab68e3f55166c">PADS_BANK0_GPIO47_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4104955e6a042d4fd8eab68e3f55166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525cb05bd1920eb10f039fd0b341df14" id="r_a525cb05bd1920eb10f039fd0b341df14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a525cb05bd1920eb10f039fd0b341df14">PADS_BANK0_GPIO47_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a525cb05bd1920eb10f039fd0b341df14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c647498118baaf22d4fc02da480e3b" id="r_ad9c647498118baaf22d4fc02da480e3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad9c647498118baaf22d4fc02da480e3b">PADS_BANK0_GPIO47_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad9c647498118baaf22d4fc02da480e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1407967d900b7b4cb265804b346ad0e" id="r_ac1407967d900b7b4cb265804b346ad0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac1407967d900b7b4cb265804b346ad0e">PADS_BANK0_GPIO47_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac1407967d900b7b4cb265804b346ad0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ddfc405fde0350c48be3169f7a3f24" id="r_a49ddfc405fde0350c48be3169f7a3f24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49ddfc405fde0350c48be3169f7a3f24">PADS_BANK0_GPIO4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a49ddfc405fde0350c48be3169f7a3f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2d366b864d155005544da673e01c18" id="r_a5c2d366b864d155005544da673e01c18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5c2d366b864d155005544da673e01c18">PADS_BANK0_GPIO4_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5c2d366b864d155005544da673e01c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9714d2ceba4ebb925aa2ef7c6958af34" id="r_a9714d2ceba4ebb925aa2ef7c6958af34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9714d2ceba4ebb925aa2ef7c6958af34">PADS_BANK0_GPIO4_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a9714d2ceba4ebb925aa2ef7c6958af34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff302d8592c46a0d4f4030a053f22392" id="r_aff302d8592c46a0d4f4030a053f22392"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff302d8592c46a0d4f4030a053f22392">PADS_BANK0_GPIO4_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aff302d8592c46a0d4f4030a053f22392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85826ef413ba0125d698a166ef03457e" id="r_a85826ef413ba0125d698a166ef03457e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a85826ef413ba0125d698a166ef03457e">PADS_BANK0_GPIO4_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a85826ef413ba0125d698a166ef03457e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda39272b1f37bfebb33e0e55787812f" id="r_afda39272b1f37bfebb33e0e55787812f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afda39272b1f37bfebb33e0e55787812f">PADS_BANK0_GPIO4_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afda39272b1f37bfebb33e0e55787812f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0be94a766ba708b22e2a4a2d69b064" id="r_a5d0be94a766ba708b22e2a4a2d69b064"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5d0be94a766ba708b22e2a4a2d69b064">PADS_BANK0_GPIO4_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a5d0be94a766ba708b22e2a4a2d69b064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4590314cb9330fff334d46d5aaaa75" id="r_a8f4590314cb9330fff334d46d5aaaa75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f4590314cb9330fff334d46d5aaaa75">PADS_BANK0_GPIO4_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8f4590314cb9330fff334d46d5aaaa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8839d189db99c4faf25940fd9b7e84" id="r_a1f8839d189db99c4faf25940fd9b7e84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1f8839d189db99c4faf25940fd9b7e84">PADS_BANK0_GPIO4_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1f8839d189db99c4faf25940fd9b7e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdc3351374adf35eff1c46d754313f1" id="r_aafdc3351374adf35eff1c46d754313f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aafdc3351374adf35eff1c46d754313f1">PADS_BANK0_GPIO4_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aafdc3351374adf35eff1c46d754313f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091416b3cf0f16b2f6f7cf99e14c8eae" id="r_a091416b3cf0f16b2f6f7cf99e14c8eae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a091416b3cf0f16b2f6f7cf99e14c8eae">PADS_BANK0_GPIO4_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a091416b3cf0f16b2f6f7cf99e14c8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0169e43c25ff8a230bfad08ce79dd10b" id="r_a0169e43c25ff8a230bfad08ce79dd10b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0169e43c25ff8a230bfad08ce79dd10b">PADS_BANK0_GPIO4_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0169e43c25ff8a230bfad08ce79dd10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae312a4edb09dc9967817573b9a6098ea" id="r_ae312a4edb09dc9967817573b9a6098ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae312a4edb09dc9967817573b9a6098ea">PADS_BANK0_GPIO4_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae312a4edb09dc9967817573b9a6098ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5265ac5b84db3884685413054fdbea4" id="r_ae5265ac5b84db3884685413054fdbea4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae5265ac5b84db3884685413054fdbea4">PADS_BANK0_GPIO4_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae5265ac5b84db3884685413054fdbea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd06e6f71b26b8491f6d90d4a9d38676" id="r_acd06e6f71b26b8491f6d90d4a9d38676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd06e6f71b26b8491f6d90d4a9d38676">PADS_BANK0_GPIO4_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acd06e6f71b26b8491f6d90d4a9d38676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a0360da85c222d22a7d664ece212ec" id="r_ae4a0360da85c222d22a7d664ece212ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae4a0360da85c222d22a7d664ece212ec">PADS_BANK0_GPIO4_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4a0360da85c222d22a7d664ece212ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a709549e9b4a019b1242e87831306a2" id="r_a4a709549e9b4a019b1242e87831306a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4a709549e9b4a019b1242e87831306a2">PADS_BANK0_GPIO4_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a4a709549e9b4a019b1242e87831306a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9260168a31091c6a8c37ab0e026a6b58" id="r_a9260168a31091c6a8c37ab0e026a6b58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9260168a31091c6a8c37ab0e026a6b58">PADS_BANK0_GPIO4_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9260168a31091c6a8c37ab0e026a6b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b9384eb5436961fa8ee7e669a4c0e5" id="r_a22b9384eb5436961fa8ee7e669a4c0e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a22b9384eb5436961fa8ee7e669a4c0e5">PADS_BANK0_GPIO4_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a22b9384eb5436961fa8ee7e669a4c0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358e55e931d3136b0a74fedcac2568ef" id="r_a358e55e931d3136b0a74fedcac2568ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a358e55e931d3136b0a74fedcac2568ef">PADS_BANK0_GPIO4_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a358e55e931d3136b0a74fedcac2568ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21bdde93b912568da16aead9f127b41e" id="r_a21bdde93b912568da16aead9f127b41e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a21bdde93b912568da16aead9f127b41e">PADS_BANK0_GPIO4_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a21bdde93b912568da16aead9f127b41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610f3b390bf3889f26162e16d0c7bc52" id="r_a610f3b390bf3889f26162e16d0c7bc52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a610f3b390bf3889f26162e16d0c7bc52">PADS_BANK0_GPIO4_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a610f3b390bf3889f26162e16d0c7bc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c747a34a6ad271b7620561feecc72a7" id="r_a6c747a34a6ad271b7620561feecc72a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6c747a34a6ad271b7620561feecc72a7">PADS_BANK0_GPIO4_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6c747a34a6ad271b7620561feecc72a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af458d1b05806985c14dcda7ab1f815bc" id="r_af458d1b05806985c14dcda7ab1f815bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af458d1b05806985c14dcda7ab1f815bc">PADS_BANK0_GPIO4_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af458d1b05806985c14dcda7ab1f815bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e02b6f0ea05647b8899b8786c7eab8" id="r_a21e02b6f0ea05647b8899b8786c7eab8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a21e02b6f0ea05647b8899b8786c7eab8">PADS_BANK0_GPIO4_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21e02b6f0ea05647b8899b8786c7eab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065eb575b582cc2af1c5f3859b8dffda" id="r_a065eb575b582cc2af1c5f3859b8dffda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a065eb575b582cc2af1c5f3859b8dffda">PADS_BANK0_GPIO4_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a065eb575b582cc2af1c5f3859b8dffda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79210c3606e0d670c4ac949eee61f96e" id="r_a79210c3606e0d670c4ac949eee61f96e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a79210c3606e0d670c4ac949eee61f96e">PADS_BANK0_GPIO4_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79210c3606e0d670c4ac949eee61f96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416ee75e4cce9829c74f9da955fcf33a" id="r_a416ee75e4cce9829c74f9da955fcf33a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a416ee75e4cce9829c74f9da955fcf33a">PADS_BANK0_GPIO4_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a416ee75e4cce9829c74f9da955fcf33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5724193b6dd91fa13376980b4ff718" id="r_a7f5724193b6dd91fa13376980b4ff718"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7f5724193b6dd91fa13376980b4ff718">PADS_BANK0_GPIO4_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7f5724193b6dd91fa13376980b4ff718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ca3b84a30508c2fbf8450535b70d4a" id="r_ac1ca3b84a30508c2fbf8450535b70d4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac1ca3b84a30508c2fbf8450535b70d4a">PADS_BANK0_GPIO4_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac1ca3b84a30508c2fbf8450535b70d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa590df41203d5f1562b8f47db40bb6" id="r_a7aa590df41203d5f1562b8f47db40bb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7aa590df41203d5f1562b8f47db40bb6">PADS_BANK0_GPIO4_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7aa590df41203d5f1562b8f47db40bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa143f204715328537aac1be8f1e4c1e2" id="r_aa143f204715328537aac1be8f1e4c1e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa143f204715328537aac1be8f1e4c1e2">PADS_BANK0_GPIO4_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa143f204715328537aac1be8f1e4c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686748728887e2800ff8e30688520a4b" id="r_a686748728887e2800ff8e30688520a4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a686748728887e2800ff8e30688520a4b">PADS_BANK0_GPIO4_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a686748728887e2800ff8e30688520a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7a923f2d8fdcd79876fe5cc3128525" id="r_a9f7a923f2d8fdcd79876fe5cc3128525"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f7a923f2d8fdcd79876fe5cc3128525">PADS_BANK0_GPIO4_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9f7a923f2d8fdcd79876fe5cc3128525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266b0544b79e1bfc7ae3a6a841f6793e" id="r_a266b0544b79e1bfc7ae3a6a841f6793e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a266b0544b79e1bfc7ae3a6a841f6793e">PADS_BANK0_GPIO4_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a266b0544b79e1bfc7ae3a6a841f6793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2deabe9888c3127329f02984eb3ff512" id="r_a2deabe9888c3127329f02984eb3ff512"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2deabe9888c3127329f02984eb3ff512">PADS_BANK0_GPIO4_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2deabe9888c3127329f02984eb3ff512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123b21802603ef45fe37adc5aca90f55" id="r_a123b21802603ef45fe37adc5aca90f55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a123b21802603ef45fe37adc5aca90f55">PADS_BANK0_GPIO4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a123b21802603ef45fe37adc5aca90f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25de768a25b619538dfaa5b862c7a14" id="r_ad25de768a25b619538dfaa5b862c7a14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad25de768a25b619538dfaa5b862c7a14">PADS_BANK0_GPIO4_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad25de768a25b619538dfaa5b862c7a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209dfdb1c42fe1fa2fe75f9e98542a26" id="r_a209dfdb1c42fe1fa2fe75f9e98542a26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a209dfdb1c42fe1fa2fe75f9e98542a26">PADS_BANK0_GPIO4_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a209dfdb1c42fe1fa2fe75f9e98542a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3525a406267955f15d420e506e363525" id="r_a3525a406267955f15d420e506e363525"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3525a406267955f15d420e506e363525">PADS_BANK0_GPIO4_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3525a406267955f15d420e506e363525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fb5d7173feda5dbbf547f2af101b8d" id="r_af3fb5d7173feda5dbbf547f2af101b8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af3fb5d7173feda5dbbf547f2af101b8d">PADS_BANK0_GPIO4_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af3fb5d7173feda5dbbf547f2af101b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b03cc5db114cd9b51c678911c832f3e" id="r_a2b03cc5db114cd9b51c678911c832f3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2b03cc5db114cd9b51c678911c832f3e">PADS_BANK0_GPIO4_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2b03cc5db114cd9b51c678911c832f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200ad31396f65d8c665bae58751e0d18" id="r_a200ad31396f65d8c665bae58751e0d18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a200ad31396f65d8c665bae58751e0d18">PADS_BANK0_GPIO4_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a200ad31396f65d8c665bae58751e0d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e06dfeefb5c607003bbb14aa97a729" id="r_a46e06dfeefb5c607003bbb14aa97a729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a46e06dfeefb5c607003bbb14aa97a729">PADS_BANK0_GPIO4_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a46e06dfeefb5c607003bbb14aa97a729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc616b337e982196fbaabd54bf7da9f" id="r_abfc616b337e982196fbaabd54bf7da9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abfc616b337e982196fbaabd54bf7da9f">PADS_BANK0_GPIO4_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abfc616b337e982196fbaabd54bf7da9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbbd68c3670f365f52b32757ed52375" id="r_a6fbbd68c3670f365f52b32757ed52375"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6fbbd68c3670f365f52b32757ed52375">PADS_BANK0_GPIO4_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6fbbd68c3670f365f52b32757ed52375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6b77f0b67391b0af06b22f8d815c18" id="r_a8f6b77f0b67391b0af06b22f8d815c18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f6b77f0b67391b0af06b22f8d815c18">PADS_BANK0_GPIO4_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8f6b77f0b67391b0af06b22f8d815c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f77d288ea452b78ed3a3cbbcb9c1bf" id="r_a76f77d288ea452b78ed3a3cbbcb9c1bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a76f77d288ea452b78ed3a3cbbcb9c1bf">PADS_BANK0_GPIO5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a76f77d288ea452b78ed3a3cbbcb9c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2b1b09411dc2f4bd39d8471db5a34c" id="r_abc2b1b09411dc2f4bd39d8471db5a34c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abc2b1b09411dc2f4bd39d8471db5a34c">PADS_BANK0_GPIO5_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abc2b1b09411dc2f4bd39d8471db5a34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a70cc3132da8ca3ef4b4b7ea1b63d9" id="r_ad1a70cc3132da8ca3ef4b4b7ea1b63d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad1a70cc3132da8ca3ef4b4b7ea1b63d9">PADS_BANK0_GPIO5_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ad1a70cc3132da8ca3ef4b4b7ea1b63d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba4a7844ce26378085e4ba9c0ace91c" id="r_a4ba4a7844ce26378085e4ba9c0ace91c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4ba4a7844ce26378085e4ba9c0ace91c">PADS_BANK0_GPIO5_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a4ba4a7844ce26378085e4ba9c0ace91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b0d678b7aa1526bdf512acceccc6d6" id="r_aa6b0d678b7aa1526bdf512acceccc6d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa6b0d678b7aa1526bdf512acceccc6d6">PADS_BANK0_GPIO5_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa6b0d678b7aa1526bdf512acceccc6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0c017ce5644d87d3a7b9135230e11b" id="r_abf0c017ce5644d87d3a7b9135230e11b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abf0c017ce5644d87d3a7b9135230e11b">PADS_BANK0_GPIO5_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abf0c017ce5644d87d3a7b9135230e11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8558df44ef4003e15d091a49e0ebef7" id="r_ab8558df44ef4003e15d091a49e0ebef7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab8558df44ef4003e15d091a49e0ebef7">PADS_BANK0_GPIO5_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ab8558df44ef4003e15d091a49e0ebef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83920e24d9fccf1debb3801641176c04" id="r_a83920e24d9fccf1debb3801641176c04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a83920e24d9fccf1debb3801641176c04">PADS_BANK0_GPIO5_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a83920e24d9fccf1debb3801641176c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a0238d49dabfb6f4e7f89cb055e646" id="r_ac8a0238d49dabfb6f4e7f89cb055e646"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac8a0238d49dabfb6f4e7f89cb055e646">PADS_BANK0_GPIO5_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac8a0238d49dabfb6f4e7f89cb055e646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7da7141a2324c23264f87979365316" id="r_a6b7da7141a2324c23264f87979365316"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6b7da7141a2324c23264f87979365316">PADS_BANK0_GPIO5_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a6b7da7141a2324c23264f87979365316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa12ae83dca72e8475e95ac84e98d1e2" id="r_afa12ae83dca72e8475e95ac84e98d1e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa12ae83dca72e8475e95ac84e98d1e2">PADS_BANK0_GPIO5_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afa12ae83dca72e8475e95ac84e98d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d78babe4b9244579a5e2543cf470143" id="r_a9d78babe4b9244579a5e2543cf470143"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9d78babe4b9244579a5e2543cf470143">PADS_BANK0_GPIO5_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9d78babe4b9244579a5e2543cf470143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a70b7da5b54135cd4b5b2da85fa295" id="r_ab3a70b7da5b54135cd4b5b2da85fa295"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3a70b7da5b54135cd4b5b2da85fa295">PADS_BANK0_GPIO5_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab3a70b7da5b54135cd4b5b2da85fa295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a6a205a4a2bbba5b36a45c64752218" id="r_a36a6a205a4a2bbba5b36a45c64752218"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a36a6a205a4a2bbba5b36a45c64752218">PADS_BANK0_GPIO5_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a36a6a205a4a2bbba5b36a45c64752218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc883e077d55e608dec91bef6ad1d33" id="r_a0dc883e077d55e608dec91bef6ad1d33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0dc883e077d55e608dec91bef6ad1d33">PADS_BANK0_GPIO5_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0dc883e077d55e608dec91bef6ad1d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a97759a0ad806eae611f6c5f5f63c3d" id="r_a9a97759a0ad806eae611f6c5f5f63c3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9a97759a0ad806eae611f6c5f5f63c3d">PADS_BANK0_GPIO5_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9a97759a0ad806eae611f6c5f5f63c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab339f8a096c8027c03bddc286b27fc97" id="r_ab339f8a096c8027c03bddc286b27fc97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab339f8a096c8027c03bddc286b27fc97">PADS_BANK0_GPIO5_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ab339f8a096c8027c03bddc286b27fc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5246367ec1077232ef70d503e491a89e" id="r_a5246367ec1077232ef70d503e491a89e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5246367ec1077232ef70d503e491a89e">PADS_BANK0_GPIO5_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5246367ec1077232ef70d503e491a89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae084c8846da56d4382ace5cc0796f70e" id="r_ae084c8846da56d4382ace5cc0796f70e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae084c8846da56d4382ace5cc0796f70e">PADS_BANK0_GPIO5_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae084c8846da56d4382ace5cc0796f70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3992a8d11034eb2d4384bcd62ad598b2" id="r_a3992a8d11034eb2d4384bcd62ad598b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3992a8d11034eb2d4384bcd62ad598b2">PADS_BANK0_GPIO5_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3992a8d11034eb2d4384bcd62ad598b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6b14bee7bb3a07dbfd286cb32684c7" id="r_adf6b14bee7bb3a07dbfd286cb32684c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adf6b14bee7bb3a07dbfd286cb32684c7">PADS_BANK0_GPIO5_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf6b14bee7bb3a07dbfd286cb32684c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e37b520e693ad4b3ae3bb08b4e0051e" id="r_a6e37b520e693ad4b3ae3bb08b4e0051e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6e37b520e693ad4b3ae3bb08b4e0051e">PADS_BANK0_GPIO5_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a6e37b520e693ad4b3ae3bb08b4e0051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bcf09a17c9f95dccc98745f8a79992" id="r_ae1bcf09a17c9f95dccc98745f8a79992"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1bcf09a17c9f95dccc98745f8a79992">PADS_BANK0_GPIO5_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae1bcf09a17c9f95dccc98745f8a79992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b8b3f15f0a46c43805e02a970a339d" id="r_a93b8b3f15f0a46c43805e02a970a339d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93b8b3f15f0a46c43805e02a970a339d">PADS_BANK0_GPIO5_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a93b8b3f15f0a46c43805e02a970a339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a333043a4831b9e26eceadf08cebc52" id="r_a3a333043a4831b9e26eceadf08cebc52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3a333043a4831b9e26eceadf08cebc52">PADS_BANK0_GPIO5_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3a333043a4831b9e26eceadf08cebc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f6608bcdaea5b3d40af32758086b" id="r_a2044f6608bcdaea5b3d40af32758086b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2044f6608bcdaea5b3d40af32758086b">PADS_BANK0_GPIO5_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a2044f6608bcdaea5b3d40af32758086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bdd193f420a018edd99543cf264b1d4" id="r_a6bdd193f420a018edd99543cf264b1d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6bdd193f420a018edd99543cf264b1d4">PADS_BANK0_GPIO5_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6bdd193f420a018edd99543cf264b1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c6bcfdab5797def186bd06196cad09" id="r_ab3c6bcfdab5797def186bd06196cad09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3c6bcfdab5797def186bd06196cad09">PADS_BANK0_GPIO5_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab3c6bcfdab5797def186bd06196cad09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc25c2bccfc9abd79fd7283dffed4d9f" id="r_abc25c2bccfc9abd79fd7283dffed4d9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abc25c2bccfc9abd79fd7283dffed4d9f">PADS_BANK0_GPIO5_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abc25c2bccfc9abd79fd7283dffed4d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1b0c0f627a8d0d6b78d48f78fa7522" id="r_aae1b0c0f627a8d0d6b78d48f78fa7522"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aae1b0c0f627a8d0d6b78d48f78fa7522">PADS_BANK0_GPIO5_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aae1b0c0f627a8d0d6b78d48f78fa7522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c1fa472c9f6c68e8b987e8c18a46d0" id="r_ae3c1fa472c9f6c68e8b987e8c18a46d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae3c1fa472c9f6c68e8b987e8c18a46d0">PADS_BANK0_GPIO5_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae3c1fa472c9f6c68e8b987e8c18a46d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd247c211962177ae02fd7a471f1c51" id="r_a3bd247c211962177ae02fd7a471f1c51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3bd247c211962177ae02fd7a471f1c51">PADS_BANK0_GPIO5_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3bd247c211962177ae02fd7a471f1c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4c25bede731431127aa909da546334" id="r_a5d4c25bede731431127aa909da546334"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5d4c25bede731431127aa909da546334">PADS_BANK0_GPIO5_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a5d4c25bede731431127aa909da546334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac950eb26fa0897c06d92e7f73757c544" id="r_ac950eb26fa0897c06d92e7f73757c544"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac950eb26fa0897c06d92e7f73757c544">PADS_BANK0_GPIO5_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac950eb26fa0897c06d92e7f73757c544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ece2c34bb78000f9e0e958365943569" id="r_a0ece2c34bb78000f9e0e958365943569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ece2c34bb78000f9e0e958365943569">PADS_BANK0_GPIO5_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0ece2c34bb78000f9e0e958365943569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85993a8ed1edacbcc41d77c8cfb768a" id="r_af85993a8ed1edacbcc41d77c8cfb768a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af85993a8ed1edacbcc41d77c8cfb768a">PADS_BANK0_GPIO5_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af85993a8ed1edacbcc41d77c8cfb768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c450b6059d82a1d40e6d7347f17f93" id="r_ae0c450b6059d82a1d40e6d7347f17f93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0c450b6059d82a1d40e6d7347f17f93">PADS_BANK0_GPIO5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:ae0c450b6059d82a1d40e6d7347f17f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb25de3a85b591ddf44c3747d2b8b25" id="r_a3fb25de3a85b591ddf44c3747d2b8b25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3fb25de3a85b591ddf44c3747d2b8b25">PADS_BANK0_GPIO5_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3fb25de3a85b591ddf44c3747d2b8b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a017af6feedf1bc2028437d689827f2" id="r_a6a017af6feedf1bc2028437d689827f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a017af6feedf1bc2028437d689827f2">PADS_BANK0_GPIO5_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a6a017af6feedf1bc2028437d689827f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba17216de17d8120dddf5358c9daa1f1" id="r_aba17216de17d8120dddf5358c9daa1f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba17216de17d8120dddf5358c9daa1f1">PADS_BANK0_GPIO5_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aba17216de17d8120dddf5358c9daa1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34638c5ed90d8f4032e4e72389db5bac" id="r_a34638c5ed90d8f4032e4e72389db5bac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a34638c5ed90d8f4032e4e72389db5bac">PADS_BANK0_GPIO5_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a34638c5ed90d8f4032e4e72389db5bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aef0b5bdcb13dc215fb3c5496d554ff" id="r_a3aef0b5bdcb13dc215fb3c5496d554ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3aef0b5bdcb13dc215fb3c5496d554ff">PADS_BANK0_GPIO5_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3aef0b5bdcb13dc215fb3c5496d554ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4deb2f15757a854d540826d3bec5dc0f" id="r_a4deb2f15757a854d540826d3bec5dc0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4deb2f15757a854d540826d3bec5dc0f">PADS_BANK0_GPIO5_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4deb2f15757a854d540826d3bec5dc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac204c5a8ac396292702682d77ff67bf5" id="r_ac204c5a8ac396292702682d77ff67bf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac204c5a8ac396292702682d77ff67bf5">PADS_BANK0_GPIO5_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac204c5a8ac396292702682d77ff67bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed96c9bad42c676e5ada337fea3c2584" id="r_aed96c9bad42c676e5ada337fea3c2584"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aed96c9bad42c676e5ada337fea3c2584">PADS_BANK0_GPIO5_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aed96c9bad42c676e5ada337fea3c2584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f5707d5fc88a75a738c261008f15ea" id="r_a28f5707d5fc88a75a738c261008f15ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a28f5707d5fc88a75a738c261008f15ea">PADS_BANK0_GPIO5_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a28f5707d5fc88a75a738c261008f15ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ed93283580797719bba1dcb564df3a" id="r_a49ed93283580797719bba1dcb564df3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a49ed93283580797719bba1dcb564df3a">PADS_BANK0_GPIO5_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49ed93283580797719bba1dcb564df3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e7ec2512551eef1b3e236247b16053" id="r_a19e7ec2512551eef1b3e236247b16053"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a19e7ec2512551eef1b3e236247b16053">PADS_BANK0_GPIO6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a19e7ec2512551eef1b3e236247b16053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc1db171b00536721516f81668bda6e" id="r_a6fc1db171b00536721516f81668bda6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6fc1db171b00536721516f81668bda6e">PADS_BANK0_GPIO6_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6fc1db171b00536721516f81668bda6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5689fd4d013397d47bdbf9a079994b" id="r_aef5689fd4d013397d47bdbf9a079994b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aef5689fd4d013397d47bdbf9a079994b">PADS_BANK0_GPIO6_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aef5689fd4d013397d47bdbf9a079994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec02f7dab5af3b66276b1a1578e50b2" id="r_a0ec02f7dab5af3b66276b1a1578e50b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0ec02f7dab5af3b66276b1a1578e50b2">PADS_BANK0_GPIO6_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0ec02f7dab5af3b66276b1a1578e50b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab761003f93015f49541087255e8a5101" id="r_ab761003f93015f49541087255e8a5101"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab761003f93015f49541087255e8a5101">PADS_BANK0_GPIO6_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab761003f93015f49541087255e8a5101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad742d0ccf9df92d83da326d807438cca" id="r_ad742d0ccf9df92d83da326d807438cca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad742d0ccf9df92d83da326d807438cca">PADS_BANK0_GPIO6_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad742d0ccf9df92d83da326d807438cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01f292166ee4f97abd9b83be38cc0b2" id="r_af01f292166ee4f97abd9b83be38cc0b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af01f292166ee4f97abd9b83be38cc0b2">PADS_BANK0_GPIO6_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af01f292166ee4f97abd9b83be38cc0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ff76cdb10f9153b1a94b1592a52fe5" id="r_ac6ff76cdb10f9153b1a94b1592a52fe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac6ff76cdb10f9153b1a94b1592a52fe5">PADS_BANK0_GPIO6_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6ff76cdb10f9153b1a94b1592a52fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d21b270b79f18945c1ffae3e6c97325" id="r_a1d21b270b79f18945c1ffae3e6c97325"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d21b270b79f18945c1ffae3e6c97325">PADS_BANK0_GPIO6_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1d21b270b79f18945c1ffae3e6c97325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea59ad9175631e7ec4010db1708ff25" id="r_adea59ad9175631e7ec4010db1708ff25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adea59ad9175631e7ec4010db1708ff25">PADS_BANK0_GPIO6_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:adea59ad9175631e7ec4010db1708ff25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8fbb1d10d1b194514cb0a9241ca29f" id="r_a8e8fbb1d10d1b194514cb0a9241ca29f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8e8fbb1d10d1b194514cb0a9241ca29f">PADS_BANK0_GPIO6_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8e8fbb1d10d1b194514cb0a9241ca29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97aa09c7dd69a716c2906d99e11a1a31" id="r_a97aa09c7dd69a716c2906d99e11a1a31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a97aa09c7dd69a716c2906d99e11a1a31">PADS_BANK0_GPIO6_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a97aa09c7dd69a716c2906d99e11a1a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad363242df4c2c90da2cdb926903eb74f" id="r_ad363242df4c2c90da2cdb926903eb74f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad363242df4c2c90da2cdb926903eb74f">PADS_BANK0_GPIO6_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad363242df4c2c90da2cdb926903eb74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589ffe25cb7d01ca0a9aef0dfeec81d2" id="r_a589ffe25cb7d01ca0a9aef0dfeec81d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a589ffe25cb7d01ca0a9aef0dfeec81d2">PADS_BANK0_GPIO6_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a589ffe25cb7d01ca0a9aef0dfeec81d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4824f4c3d2344051d7a0a6312761f2" id="r_a9e4824f4c3d2344051d7a0a6312761f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9e4824f4c3d2344051d7a0a6312761f2">PADS_BANK0_GPIO6_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9e4824f4c3d2344051d7a0a6312761f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ec2beff0ffc1ebc597d898f835e7d2" id="r_aa9ec2beff0ffc1ebc597d898f835e7d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa9ec2beff0ffc1ebc597d898f835e7d2">PADS_BANK0_GPIO6_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa9ec2beff0ffc1ebc597d898f835e7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835a137d5e7043432426c6c7a2646a4c" id="r_a835a137d5e7043432426c6c7a2646a4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a835a137d5e7043432426c6c7a2646a4c">PADS_BANK0_GPIO6_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a835a137d5e7043432426c6c7a2646a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c70bdd363e96fb76550b64c6d23b66e" id="r_a4c70bdd363e96fb76550b64c6d23b66e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4c70bdd363e96fb76550b64c6d23b66e">PADS_BANK0_GPIO6_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a4c70bdd363e96fb76550b64c6d23b66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d84a41f05e41320ed3cba58e490d269" id="r_a2d84a41f05e41320ed3cba58e490d269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2d84a41f05e41320ed3cba58e490d269">PADS_BANK0_GPIO6_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2d84a41f05e41320ed3cba58e490d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e2bf3ff265766415125b9b6d12a70f" id="r_af0e2bf3ff265766415125b9b6d12a70f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af0e2bf3ff265766415125b9b6d12a70f">PADS_BANK0_GPIO6_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af0e2bf3ff265766415125b9b6d12a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa768553596db7e742991e3cb8699fc" id="r_adfa768553596db7e742991e3cb8699fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adfa768553596db7e742991e3cb8699fc">PADS_BANK0_GPIO6_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adfa768553596db7e742991e3cb8699fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b4dee185ad40381f23b336fca68252" id="r_ad8b4dee185ad40381f23b336fca68252"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad8b4dee185ad40381f23b336fca68252">PADS_BANK0_GPIO6_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ad8b4dee185ad40381f23b336fca68252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66047a02c50f1fdb3c254a3d0d048214" id="r_a66047a02c50f1fdb3c254a3d0d048214"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a66047a02c50f1fdb3c254a3d0d048214">PADS_BANK0_GPIO6_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a66047a02c50f1fdb3c254a3d0d048214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895beb90f93c8afe913d8c315140f365" id="r_a895beb90f93c8afe913d8c315140f365"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a895beb90f93c8afe913d8c315140f365">PADS_BANK0_GPIO6_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a895beb90f93c8afe913d8c315140f365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4aa82f3c5e09932f4a7475722e6fd8" id="r_afd4aa82f3c5e09932f4a7475722e6fd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd4aa82f3c5e09932f4a7475722e6fd8">PADS_BANK0_GPIO6_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afd4aa82f3c5e09932f4a7475722e6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee7a96635e9ab90d56d1882306e3c3b" id="r_acee7a96635e9ab90d56d1882306e3c3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acee7a96635e9ab90d56d1882306e3c3b">PADS_BANK0_GPIO6_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:acee7a96635e9ab90d56d1882306e3c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241731755720c32fe99f4ab04d31cefd" id="r_a241731755720c32fe99f4ab04d31cefd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a241731755720c32fe99f4ab04d31cefd">PADS_BANK0_GPIO6_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a241731755720c32fe99f4ab04d31cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15416e290bb976717adea155c196de8f" id="r_a15416e290bb976717adea155c196de8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a15416e290bb976717adea155c196de8f">PADS_BANK0_GPIO6_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a15416e290bb976717adea155c196de8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7fef41c94c7fd325bbe3c90770fea6" id="r_a8f7fef41c94c7fd325bbe3c90770fea6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f7fef41c94c7fd325bbe3c90770fea6">PADS_BANK0_GPIO6_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8f7fef41c94c7fd325bbe3c90770fea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f7bbf4e9bcbd4763d957a676413d44" id="r_ab2f7bbf4e9bcbd4763d957a676413d44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab2f7bbf4e9bcbd4763d957a676413d44">PADS_BANK0_GPIO6_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab2f7bbf4e9bcbd4763d957a676413d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ecef6c7fe088550441a80c657b4203" id="r_a92ecef6c7fe088550441a80c657b4203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a92ecef6c7fe088550441a80c657b4203">PADS_BANK0_GPIO6_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a92ecef6c7fe088550441a80c657b4203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec031bba65a7eea514621b34b2224621" id="r_aec031bba65a7eea514621b34b2224621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aec031bba65a7eea514621b34b2224621">PADS_BANK0_GPIO6_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aec031bba65a7eea514621b34b2224621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d183fa540a925ad06a61ee47de47063" id="r_a5d183fa540a925ad06a61ee47de47063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5d183fa540a925ad06a61ee47de47063">PADS_BANK0_GPIO6_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a5d183fa540a925ad06a61ee47de47063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342fb3ef6dae12bf8256e6df2e6645c0" id="r_a342fb3ef6dae12bf8256e6df2e6645c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a342fb3ef6dae12bf8256e6df2e6645c0">PADS_BANK0_GPIO6_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a342fb3ef6dae12bf8256e6df2e6645c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e3475281dece8daa7f6cf6ffe562ae" id="r_af2e3475281dece8daa7f6cf6ffe562ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af2e3475281dece8daa7f6cf6ffe562ae">PADS_BANK0_GPIO6_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af2e3475281dece8daa7f6cf6ffe562ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f61e479ffbab5fda466054752cbd3f" id="r_a45f61e479ffbab5fda466054752cbd3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a45f61e479ffbab5fda466054752cbd3f">PADS_BANK0_GPIO6_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a45f61e479ffbab5fda466054752cbd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec08aaca1db5dfd847596046e5f1c2b" id="r_a7ec08aaca1db5dfd847596046e5f1c2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ec08aaca1db5dfd847596046e5f1c2b">PADS_BANK0_GPIO6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:a7ec08aaca1db5dfd847596046e5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae763d67586a5d072b2d2805afef0c3b1" id="r_ae763d67586a5d072b2d2805afef0c3b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae763d67586a5d072b2d2805afef0c3b1">PADS_BANK0_GPIO6_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae763d67586a5d072b2d2805afef0c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d32b979d58e7b764f72a567c54fcad3" id="r_a0d32b979d58e7b764f72a567c54fcad3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0d32b979d58e7b764f72a567c54fcad3">PADS_BANK0_GPIO6_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a0d32b979d58e7b764f72a567c54fcad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c84f58793dec84d1e9030c3e0cfdb6" id="r_a22c84f58793dec84d1e9030c3e0cfdb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a22c84f58793dec84d1e9030c3e0cfdb6">PADS_BANK0_GPIO6_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a22c84f58793dec84d1e9030c3e0cfdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30ee800d767ee9d2f1f6fa900f80ff5" id="r_ab30ee800d767ee9d2f1f6fa900f80ff5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab30ee800d767ee9d2f1f6fa900f80ff5">PADS_BANK0_GPIO6_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab30ee800d767ee9d2f1f6fa900f80ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b34d86d864f096988d122416af3b2e" id="r_a84b34d86d864f096988d122416af3b2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a84b34d86d864f096988d122416af3b2e">PADS_BANK0_GPIO6_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a84b34d86d864f096988d122416af3b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1577fab8b227882edcf9cefcb0521902" id="r_a1577fab8b227882edcf9cefcb0521902"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1577fab8b227882edcf9cefcb0521902">PADS_BANK0_GPIO6_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1577fab8b227882edcf9cefcb0521902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42384f6b375c70bf025475eb29f63fd8" id="r_a42384f6b375c70bf025475eb29f63fd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a42384f6b375c70bf025475eb29f63fd8">PADS_BANK0_GPIO6_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a42384f6b375c70bf025475eb29f63fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2fd96d7d2f365a56c64a4906d3430de" id="r_ab2fd96d7d2f365a56c64a4906d3430de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab2fd96d7d2f365a56c64a4906d3430de">PADS_BANK0_GPIO6_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab2fd96d7d2f365a56c64a4906d3430de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4fba95f27db762d7229b937e7958c8" id="r_a5d4fba95f27db762d7229b937e7958c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5d4fba95f27db762d7229b937e7958c8">PADS_BANK0_GPIO6_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5d4fba95f27db762d7229b937e7958c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7600a4d921ab3567e3f49914da41454f" id="r_a7600a4d921ab3567e3f49914da41454f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7600a4d921ab3567e3f49914da41454f">PADS_BANK0_GPIO6_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7600a4d921ab3567e3f49914da41454f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33fc0daa777904dacc5670a18e7e96d" id="r_aa33fc0daa777904dacc5670a18e7e96d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa33fc0daa777904dacc5670a18e7e96d">PADS_BANK0_GPIO7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:aa33fc0daa777904dacc5670a18e7e96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e0a9c4532ba0f16bb78f832a954e01" id="r_ae5e0a9c4532ba0f16bb78f832a954e01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae5e0a9c4532ba0f16bb78f832a954e01">PADS_BANK0_GPIO7_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae5e0a9c4532ba0f16bb78f832a954e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8682c7e5bc4480e8e600e122e0eae3" id="r_acf8682c7e5bc4480e8e600e122e0eae3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acf8682c7e5bc4480e8e600e122e0eae3">PADS_BANK0_GPIO7_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:acf8682c7e5bc4480e8e600e122e0eae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026bcd6d0329b6c826eca67ee9c66113" id="r_a026bcd6d0329b6c826eca67ee9c66113"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a026bcd6d0329b6c826eca67ee9c66113">PADS_BANK0_GPIO7_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a026bcd6d0329b6c826eca67ee9c66113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fe9f3ea819ac7fd620fdf530b6261a" id="r_a50fe9f3ea819ac7fd620fdf530b6261a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a50fe9f3ea819ac7fd620fdf530b6261a">PADS_BANK0_GPIO7_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a50fe9f3ea819ac7fd620fdf530b6261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85db80ebef5e3abbdac5ec72f329ed72" id="r_a85db80ebef5e3abbdac5ec72f329ed72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a85db80ebef5e3abbdac5ec72f329ed72">PADS_BANK0_GPIO7_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a85db80ebef5e3abbdac5ec72f329ed72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a45cd76ac06f09b6e1718e63117075" id="r_ac3a45cd76ac06f09b6e1718e63117075"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac3a45cd76ac06f09b6e1718e63117075">PADS_BANK0_GPIO7_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ac3a45cd76ac06f09b6e1718e63117075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73dd8705b4e82619e45ef3e6fbee9055" id="r_a73dd8705b4e82619e45ef3e6fbee9055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a73dd8705b4e82619e45ef3e6fbee9055">PADS_BANK0_GPIO7_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a73dd8705b4e82619e45ef3e6fbee9055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c97481da5081161e40cb95011bc05b" id="r_ae5c97481da5081161e40cb95011bc05b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae5c97481da5081161e40cb95011bc05b">PADS_BANK0_GPIO7_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae5c97481da5081161e40cb95011bc05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06d5bd5f0ba017ed3f4d08f029dc20c" id="r_ac06d5bd5f0ba017ed3f4d08f029dc20c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac06d5bd5f0ba017ed3f4d08f029dc20c">PADS_BANK0_GPIO7_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ac06d5bd5f0ba017ed3f4d08f029dc20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115ef41429a611a4487baabdae16f217" id="r_a115ef41429a611a4487baabdae16f217"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a115ef41429a611a4487baabdae16f217">PADS_BANK0_GPIO7_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a115ef41429a611a4487baabdae16f217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d17335ac0142c90f9be14e4ec14dd4d" id="r_a1d17335ac0142c90f9be14e4ec14dd4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d17335ac0142c90f9be14e4ec14dd4d">PADS_BANK0_GPIO7_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a1d17335ac0142c90f9be14e4ec14dd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f9c9bda46730013a25eed825ae3897" id="r_ab1f9c9bda46730013a25eed825ae3897"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab1f9c9bda46730013a25eed825ae3897">PADS_BANK0_GPIO7_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab1f9c9bda46730013a25eed825ae3897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1f2c4f2dba0d9acb5a12eaca4e86af" id="r_a5a1f2c4f2dba0d9acb5a12eaca4e86af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5a1f2c4f2dba0d9acb5a12eaca4e86af">PADS_BANK0_GPIO7_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a5a1f2c4f2dba0d9acb5a12eaca4e86af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f890d0daf16c75980429aa2eb79b1ab" id="r_a0f890d0daf16c75980429aa2eb79b1ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0f890d0daf16c75980429aa2eb79b1ab">PADS_BANK0_GPIO7_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0f890d0daf16c75980429aa2eb79b1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960524c67f0d0931c2e37b0cf37ec6f2" id="r_a960524c67f0d0931c2e37b0cf37ec6f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a960524c67f0d0931c2e37b0cf37ec6f2">PADS_BANK0_GPIO7_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a960524c67f0d0931c2e37b0cf37ec6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada27c4853079267f6ee7d00cd5a857b2" id="r_ada27c4853079267f6ee7d00cd5a857b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada27c4853079267f6ee7d00cd5a857b2">PADS_BANK0_GPIO7_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ada27c4853079267f6ee7d00cd5a857b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfffcf6731e354208b1d4cff9d0f7c4" id="r_adbfffcf6731e354208b1d4cff9d0f7c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adbfffcf6731e354208b1d4cff9d0f7c4">PADS_BANK0_GPIO7_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:adbfffcf6731e354208b1d4cff9d0f7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e766cfc66251fa988c3f4659dda7f85" id="r_a9e766cfc66251fa988c3f4659dda7f85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9e766cfc66251fa988c3f4659dda7f85">PADS_BANK0_GPIO7_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9e766cfc66251fa988c3f4659dda7f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6a22959033d55bdb4745007e924e35" id="r_afa6a22959033d55bdb4745007e924e35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afa6a22959033d55bdb4745007e924e35">PADS_BANK0_GPIO7_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afa6a22959033d55bdb4745007e924e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108368f019a30f98f986c42f51f8dbd2" id="r_a108368f019a30f98f986c42f51f8dbd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a108368f019a30f98f986c42f51f8dbd2">PADS_BANK0_GPIO7_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a108368f019a30f98f986c42f51f8dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f537bc4b8465d5ebdbc258eeb9ba850" id="r_a8f537bc4b8465d5ebdbc258eeb9ba850"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f537bc4b8465d5ebdbc258eeb9ba850">PADS_BANK0_GPIO7_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a8f537bc4b8465d5ebdbc258eeb9ba850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f23eea2a0f9261f7ae144325c3f85f" id="r_ab0f23eea2a0f9261f7ae144325c3f85f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab0f23eea2a0f9261f7ae144325c3f85f">PADS_BANK0_GPIO7_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab0f23eea2a0f9261f7ae144325c3f85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7d627fd75e23e808dd51d8e78bc366" id="r_afe7d627fd75e23e808dd51d8e78bc366"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afe7d627fd75e23e808dd51d8e78bc366">PADS_BANK0_GPIO7_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afe7d627fd75e23e808dd51d8e78bc366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad199b07fadd25c54519e18a18e210f05" id="r_ad199b07fadd25c54519e18a18e210f05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad199b07fadd25c54519e18a18e210f05">PADS_BANK0_GPIO7_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad199b07fadd25c54519e18a18e210f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355b9b6e0c5248b360c6aea9dbcc2d89" id="r_a355b9b6e0c5248b360c6aea9dbcc2d89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a355b9b6e0c5248b360c6aea9dbcc2d89">PADS_BANK0_GPIO7_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a355b9b6e0c5248b360c6aea9dbcc2d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bbbf7ca7af14b685102286e3426d3e" id="r_a35bbbf7ca7af14b685102286e3426d3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a35bbbf7ca7af14b685102286e3426d3e">PADS_BANK0_GPIO7_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35bbbf7ca7af14b685102286e3426d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef573bfea218fc57489714ce6db4c77d" id="r_aef573bfea218fc57489714ce6db4c77d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aef573bfea218fc57489714ce6db4c77d">PADS_BANK0_GPIO7_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aef573bfea218fc57489714ce6db4c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaadd71b2c550b0894080627464d34765" id="r_aaadd71b2c550b0894080627464d34765"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaadd71b2c550b0894080627464d34765">PADS_BANK0_GPIO7_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aaadd71b2c550b0894080627464d34765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553b3c7f4ca2bf0c8555bc831da4dda8" id="r_a553b3c7f4ca2bf0c8555bc831da4dda8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a553b3c7f4ca2bf0c8555bc831da4dda8">PADS_BANK0_GPIO7_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a553b3c7f4ca2bf0c8555bc831da4dda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0b231cabc04a5f9986333649631bbc" id="r_afc0b231cabc04a5f9986333649631bbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc0b231cabc04a5f9986333649631bbc">PADS_BANK0_GPIO7_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afc0b231cabc04a5f9986333649631bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a223aa7ff339ae5d98d60a52f4c47221c" id="r_a223aa7ff339ae5d98d60a52f4c47221c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a223aa7ff339ae5d98d60a52f4c47221c">PADS_BANK0_GPIO7_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a223aa7ff339ae5d98d60a52f4c47221c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e5bbbc84d288b27f4194867821e29a" id="r_a03e5bbbc84d288b27f4194867821e29a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a03e5bbbc84d288b27f4194867821e29a">PADS_BANK0_GPIO7_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a03e5bbbc84d288b27f4194867821e29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ce61501cee6bbaa0a5166811051a85" id="r_a27ce61501cee6bbaa0a5166811051a85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a27ce61501cee6bbaa0a5166811051a85">PADS_BANK0_GPIO7_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a27ce61501cee6bbaa0a5166811051a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f90fa1e1a2ec78781b6aa315d34f8a" id="r_a78f90fa1e1a2ec78781b6aa315d34f8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a78f90fa1e1a2ec78781b6aa315d34f8a">PADS_BANK0_GPIO7_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a78f90fa1e1a2ec78781b6aa315d34f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6615cad286043a6a1369f008b10e2d" id="r_a4e6615cad286043a6a1369f008b10e2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e6615cad286043a6a1369f008b10e2d">PADS_BANK0_GPIO7_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e6615cad286043a6a1369f008b10e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7731636d378923adb268d4c8a3bc77b" id="r_aa7731636d378923adb268d4c8a3bc77b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa7731636d378923adb268d4c8a3bc77b">PADS_BANK0_GPIO7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:aa7731636d378923adb268d4c8a3bc77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef2e2386690a18ee0fb0dcb9dcc1580" id="r_adef2e2386690a18ee0fb0dcb9dcc1580"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adef2e2386690a18ee0fb0dcb9dcc1580">PADS_BANK0_GPIO7_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adef2e2386690a18ee0fb0dcb9dcc1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d4761db66d5c31c5f6bbd1e790337b" id="r_a29d4761db66d5c31c5f6bbd1e790337b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a29d4761db66d5c31c5f6bbd1e790337b">PADS_BANK0_GPIO7_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a29d4761db66d5c31c5f6bbd1e790337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dad9f50b0f0ea609451cf94f73b8d4a" id="r_a6dad9f50b0f0ea609451cf94f73b8d4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6dad9f50b0f0ea609451cf94f73b8d4a">PADS_BANK0_GPIO7_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6dad9f50b0f0ea609451cf94f73b8d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f5ce522a4dce4fe831be0f42cd299e" id="r_a53f5ce522a4dce4fe831be0f42cd299e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a53f5ce522a4dce4fe831be0f42cd299e">PADS_BANK0_GPIO7_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a53f5ce522a4dce4fe831be0f42cd299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4fb3021203d5a0b654f7cb99d04681" id="r_abd4fb3021203d5a0b654f7cb99d04681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd4fb3021203d5a0b654f7cb99d04681">PADS_BANK0_GPIO7_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abd4fb3021203d5a0b654f7cb99d04681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7713855fd48d17211773d2de2f11e6" id="r_a5e7713855fd48d17211773d2de2f11e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5e7713855fd48d17211773d2de2f11e6">PADS_BANK0_GPIO7_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5e7713855fd48d17211773d2de2f11e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78dca340489d467c13b63cc8f3f1fbc6" id="r_a78dca340489d467c13b63cc8f3f1fbc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a78dca340489d467c13b63cc8f3f1fbc6">PADS_BANK0_GPIO7_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a78dca340489d467c13b63cc8f3f1fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e9594fde45dcecf6d63c19adeda2fe" id="r_a63e9594fde45dcecf6d63c19adeda2fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a63e9594fde45dcecf6d63c19adeda2fe">PADS_BANK0_GPIO7_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a63e9594fde45dcecf6d63c19adeda2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ec563355908289f6574d092b73a625" id="r_ab7ec563355908289f6574d092b73a625"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab7ec563355908289f6574d092b73a625">PADS_BANK0_GPIO7_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab7ec563355908289f6574d092b73a625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf4a7cfcffd675aa29092f1e5a89cfe" id="r_a5cf4a7cfcffd675aa29092f1e5a89cfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5cf4a7cfcffd675aa29092f1e5a89cfe">PADS_BANK0_GPIO7_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5cf4a7cfcffd675aa29092f1e5a89cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcd4f916929bbe1ab0ed7542a156243" id="r_acbcd4f916929bbe1ab0ed7542a156243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acbcd4f916929bbe1ab0ed7542a156243">PADS_BANK0_GPIO8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:acbcd4f916929bbe1ab0ed7542a156243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6980c92a78cf001ffd1b837004579bc4" id="r_a6980c92a78cf001ffd1b837004579bc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6980c92a78cf001ffd1b837004579bc4">PADS_BANK0_GPIO8_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6980c92a78cf001ffd1b837004579bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1372ee6dd7c49c939a61c253409b9d8" id="r_aa1372ee6dd7c49c939a61c253409b9d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa1372ee6dd7c49c939a61c253409b9d8">PADS_BANK0_GPIO8_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aa1372ee6dd7c49c939a61c253409b9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253b5334dda0156729230b9360706e76" id="r_a253b5334dda0156729230b9360706e76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a253b5334dda0156729230b9360706e76">PADS_BANK0_GPIO8_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a253b5334dda0156729230b9360706e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0248d6a7cd768aee697c0c74e23e27" id="r_a5a0248d6a7cd768aee697c0c74e23e27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5a0248d6a7cd768aee697c0c74e23e27">PADS_BANK0_GPIO8_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5a0248d6a7cd768aee697c0c74e23e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d94e6cf164457a67ed434dd9e68d42b" id="r_a1d94e6cf164457a67ed434dd9e68d42b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1d94e6cf164457a67ed434dd9e68d42b">PADS_BANK0_GPIO8_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1d94e6cf164457a67ed434dd9e68d42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a457201304c5f43e4bef9c2e2ef16d" id="r_a75a457201304c5f43e4bef9c2e2ef16d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a75a457201304c5f43e4bef9c2e2ef16d">PADS_BANK0_GPIO8_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a75a457201304c5f43e4bef9c2e2ef16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfab9de45a18e27a06088f7f832e6a4" id="r_afdfab9de45a18e27a06088f7f832e6a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afdfab9de45a18e27a06088f7f832e6a4">PADS_BANK0_GPIO8_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afdfab9de45a18e27a06088f7f832e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0658e5f9c61bf799966321faad2adb" id="r_a3c0658e5f9c61bf799966321faad2adb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c0658e5f9c61bf799966321faad2adb">PADS_BANK0_GPIO8_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3c0658e5f9c61bf799966321faad2adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2442eca53cf6334cd44ef49985316580" id="r_a2442eca53cf6334cd44ef49985316580"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2442eca53cf6334cd44ef49985316580">PADS_BANK0_GPIO8_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a2442eca53cf6334cd44ef49985316580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3aa02ee9b727ea75c7947ed1d39fa71" id="r_ad3aa02ee9b727ea75c7947ed1d39fa71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad3aa02ee9b727ea75c7947ed1d39fa71">PADS_BANK0_GPIO8_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad3aa02ee9b727ea75c7947ed1d39fa71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ddf1c82b1940ea209e628b707b67b7" id="r_a84ddf1c82b1940ea209e628b707b67b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a84ddf1c82b1940ea209e628b707b67b7">PADS_BANK0_GPIO8_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a84ddf1c82b1940ea209e628b707b67b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae329a851205cddd6c8d0cdb09ef8510e" id="r_ae329a851205cddd6c8d0cdb09ef8510e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae329a851205cddd6c8d0cdb09ef8510e">PADS_BANK0_GPIO8_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae329a851205cddd6c8d0cdb09ef8510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815816cfb2c27abf976b49370c0f347c" id="r_a815816cfb2c27abf976b49370c0f347c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a815816cfb2c27abf976b49370c0f347c">PADS_BANK0_GPIO8_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a815816cfb2c27abf976b49370c0f347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93441cd4af4f3653eb2791ea0b580276" id="r_a93441cd4af4f3653eb2791ea0b580276"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a93441cd4af4f3653eb2791ea0b580276">PADS_BANK0_GPIO8_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a93441cd4af4f3653eb2791ea0b580276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c2d5863aed4af4ba5fb8d684d4d5a4" id="r_a73c2d5863aed4af4ba5fb8d684d4d5a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a73c2d5863aed4af4ba5fb8d684d4d5a4">PADS_BANK0_GPIO8_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a73c2d5863aed4af4ba5fb8d684d4d5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1939b9667c6b0b545f2c6868476f807" id="r_ae1939b9667c6b0b545f2c6868476f807"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae1939b9667c6b0b545f2c6868476f807">PADS_BANK0_GPIO8_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae1939b9667c6b0b545f2c6868476f807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa11d4ad6449a2b6bb1426005c542df" id="r_a5fa11d4ad6449a2b6bb1426005c542df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fa11d4ad6449a2b6bb1426005c542df">PADS_BANK0_GPIO8_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5fa11d4ad6449a2b6bb1426005c542df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6626b4349cfffdea0077a5fb7769fb53" id="r_a6626b4349cfffdea0077a5fb7769fb53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6626b4349cfffdea0077a5fb7769fb53">PADS_BANK0_GPIO8_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a6626b4349cfffdea0077a5fb7769fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48281556177eccf9b964a92543f9d1a6" id="r_a48281556177eccf9b964a92543f9d1a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a48281556177eccf9b964a92543f9d1a6">PADS_BANK0_GPIO8_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a48281556177eccf9b964a92543f9d1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db6e54ca93f2fe7c433046e21f6cc24" id="r_a6db6e54ca93f2fe7c433046e21f6cc24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6db6e54ca93f2fe7c433046e21f6cc24">PADS_BANK0_GPIO8_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6db6e54ca93f2fe7c433046e21f6cc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa35d189a2858835d473236fcb512a6d0" id="r_aa35d189a2858835d473236fcb512a6d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa35d189a2858835d473236fcb512a6d0">PADS_BANK0_GPIO8_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aa35d189a2858835d473236fcb512a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba7181086e2756469a0ba663b457c73" id="r_a6ba7181086e2756469a0ba663b457c73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6ba7181086e2756469a0ba663b457c73">PADS_BANK0_GPIO8_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6ba7181086e2756469a0ba663b457c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96037995142c6ea6cf82e111501cf41c" id="r_a96037995142c6ea6cf82e111501cf41c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a96037995142c6ea6cf82e111501cf41c">PADS_BANK0_GPIO8_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a96037995142c6ea6cf82e111501cf41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f26094174723aecf7fb4d7b184016a" id="r_a52f26094174723aecf7fb4d7b184016a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a52f26094174723aecf7fb4d7b184016a">PADS_BANK0_GPIO8_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a52f26094174723aecf7fb4d7b184016a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafa1d4dfea210d2c1d8643be0d0c16e" id="r_aaafa1d4dfea210d2c1d8643be0d0c16e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaafa1d4dfea210d2c1d8643be0d0c16e">PADS_BANK0_GPIO8_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:aaafa1d4dfea210d2c1d8643be0d0c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c76420322c55eda625e1606f505bea" id="r_a91c76420322c55eda625e1606f505bea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a91c76420322c55eda625e1606f505bea">PADS_BANK0_GPIO8_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a91c76420322c55eda625e1606f505bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab205f32541147eadbc6f2fad1ef28b1" id="r_aab205f32541147eadbc6f2fad1ef28b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aab205f32541147eadbc6f2fad1ef28b1">PADS_BANK0_GPIO8_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aab205f32541147eadbc6f2fad1ef28b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba60d9602be7a25b45498c2c41fa119" id="r_a1ba60d9602be7a25b45498c2c41fa119"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1ba60d9602be7a25b45498c2c41fa119">PADS_BANK0_GPIO8_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1ba60d9602be7a25b45498c2c41fa119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1704501d46839efa9467a880d18d7b" id="r_abd1704501d46839efa9467a880d18d7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abd1704501d46839efa9467a880d18d7b">PADS_BANK0_GPIO8_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abd1704501d46839efa9467a880d18d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d8b6badbb65f4f553c595f3e8af3e2" id="r_ad5d8b6badbb65f4f553c595f3e8af3e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad5d8b6badbb65f4f553c595f3e8af3e2">PADS_BANK0_GPIO8_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad5d8b6badbb65f4f553c595f3e8af3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aacc0a96dbfe849cece184eb5c2d200" id="r_a5aacc0a96dbfe849cece184eb5c2d200"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5aacc0a96dbfe849cece184eb5c2d200">PADS_BANK0_GPIO8_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5aacc0a96dbfe849cece184eb5c2d200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960b0e4975c8ca5817caa3d47ddc7858" id="r_a960b0e4975c8ca5817caa3d47ddc7858"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a960b0e4975c8ca5817caa3d47ddc7858">PADS_BANK0_GPIO8_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a960b0e4975c8ca5817caa3d47ddc7858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50ae50f0a4b9192b78a906df77ac8b4" id="r_aa50ae50f0a4b9192b78a906df77ac8b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa50ae50f0a4b9192b78a906df77ac8b4">PADS_BANK0_GPIO8_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa50ae50f0a4b9192b78a906df77ac8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0eb572583cd79af308eb72743b523a" id="r_a9f0eb572583cd79af308eb72743b523a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9f0eb572583cd79af308eb72743b523a">PADS_BANK0_GPIO8_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9f0eb572583cd79af308eb72743b523a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16dcc793b6c55fc8ae4d177bba6b142" id="r_ab16dcc793b6c55fc8ae4d177bba6b142"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab16dcc793b6c55fc8ae4d177bba6b142">PADS_BANK0_GPIO8_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab16dcc793b6c55fc8ae4d177bba6b142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7914f400db3acff80a8b150ebc4cad" id="r_acd7914f400db3acff80a8b150ebc4cad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acd7914f400db3acff80a8b150ebc4cad">PADS_BANK0_GPIO8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:acd7914f400db3acff80a8b150ebc4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3f3b2b25ff26deab24d002a384ebfc" id="r_a1a3f3b2b25ff26deab24d002a384ebfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a3f3b2b25ff26deab24d002a384ebfc">PADS_BANK0_GPIO8_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a3f3b2b25ff26deab24d002a384ebfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bbfba2858fc27be03d829b61e9f31d" id="r_a02bbfba2858fc27be03d829b61e9f31d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a02bbfba2858fc27be03d829b61e9f31d">PADS_BANK0_GPIO8_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a02bbfba2858fc27be03d829b61e9f31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ddfee83441eb948f9e4696cbe51c4a" id="r_a35ddfee83441eb948f9e4696cbe51c4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a35ddfee83441eb948f9e4696cbe51c4a">PADS_BANK0_GPIO8_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a35ddfee83441eb948f9e4696cbe51c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb436cffc80681a7c04eeda0a27d1f0" id="r_a5fb436cffc80681a7c04eeda0a27d1f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fb436cffc80681a7c04eeda0a27d1f0">PADS_BANK0_GPIO8_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5fb436cffc80681a7c04eeda0a27d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaabd1368724f69be7ed05c910f94f1e" id="r_afaabd1368724f69be7ed05c910f94f1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afaabd1368724f69be7ed05c910f94f1e">PADS_BANK0_GPIO8_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afaabd1368724f69be7ed05c910f94f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52dfa3f74548614e7e6909ee9e46b65" id="r_ae52dfa3f74548614e7e6909ee9e46b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae52dfa3f74548614e7e6909ee9e46b65">PADS_BANK0_GPIO8_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae52dfa3f74548614e7e6909ee9e46b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc7f6f8a9a198f37dbd6af1b535a4f3" id="r_acfc7f6f8a9a198f37dbd6af1b535a4f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acfc7f6f8a9a198f37dbd6af1b535a4f3">PADS_BANK0_GPIO8_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:acfc7f6f8a9a198f37dbd6af1b535a4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f2b312845a13cbf6aa7e8874bedb46" id="r_ad5f2b312845a13cbf6aa7e8874bedb46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad5f2b312845a13cbf6aa7e8874bedb46">PADS_BANK0_GPIO8_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad5f2b312845a13cbf6aa7e8874bedb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f5be416a065f14e41e11861e00269f" id="r_ab3f5be416a065f14e41e11861e00269f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab3f5be416a065f14e41e11861e00269f">PADS_BANK0_GPIO8_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab3f5be416a065f14e41e11861e00269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea52e3214f3e0e4fe09078fbe380c50a" id="r_aea52e3214f3e0e4fe09078fbe380c50a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aea52e3214f3e0e4fe09078fbe380c50a">PADS_BANK0_GPIO8_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea52e3214f3e0e4fe09078fbe380c50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f14756931b29d7f3bfe8e14df36bfc" id="r_ac8f14756931b29d7f3bfe8e14df36bfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac8f14756931b29d7f3bfe8e14df36bfc">PADS_BANK0_GPIO9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ac8f14756931b29d7f3bfe8e14df36bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84495f90d24433bcaef0010698b19d96" id="r_a84495f90d24433bcaef0010698b19d96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a84495f90d24433bcaef0010698b19d96">PADS_BANK0_GPIO9_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a84495f90d24433bcaef0010698b19d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e518b9db62f89e769af2528561344f" id="r_a98e518b9db62f89e769af2528561344f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a98e518b9db62f89e769af2528561344f">PADS_BANK0_GPIO9_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a98e518b9db62f89e769af2528561344f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7c196696203d07ced44fc977c10deb" id="r_a8f7c196696203d07ced44fc977c10deb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8f7c196696203d07ced44fc977c10deb">PADS_BANK0_GPIO9_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8f7c196696203d07ced44fc977c10deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140af57de71e3f4731f9902a783b4065" id="r_a140af57de71e3f4731f9902a783b4065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a140af57de71e3f4731f9902a783b4065">PADS_BANK0_GPIO9_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a140af57de71e3f4731f9902a783b4065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73913f826899430945c9c660741d28f" id="r_aa73913f826899430945c9c660741d28f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa73913f826899430945c9c660741d28f">PADS_BANK0_GPIO9_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa73913f826899430945c9c660741d28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f39a6735602ba770f043cd1b600d64" id="r_a14f39a6735602ba770f043cd1b600d64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14f39a6735602ba770f043cd1b600d64">PADS_BANK0_GPIO9_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a14f39a6735602ba770f043cd1b600d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d31258cbb365f4caedbfda165248e4" id="r_ac6d31258cbb365f4caedbfda165248e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac6d31258cbb365f4caedbfda165248e4">PADS_BANK0_GPIO9_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6d31258cbb365f4caedbfda165248e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7999c04942509f7a19f1e0c016cba456" id="r_a7999c04942509f7a19f1e0c016cba456"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7999c04942509f7a19f1e0c016cba456">PADS_BANK0_GPIO9_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7999c04942509f7a19f1e0c016cba456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1455c79276a1fab8dcb4a6dc48387df" id="r_aa1455c79276a1fab8dcb4a6dc48387df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa1455c79276a1fab8dcb4a6dc48387df">PADS_BANK0_GPIO9_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa1455c79276a1fab8dcb4a6dc48387df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b614b1aea70793ee813b683fd0fd9c" id="r_a27b614b1aea70793ee813b683fd0fd9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a27b614b1aea70793ee813b683fd0fd9c">PADS_BANK0_GPIO9_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a27b614b1aea70793ee813b683fd0fd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012504a49d76d2ca8db121672bdcdeb1" id="r_a012504a49d76d2ca8db121672bdcdeb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a012504a49d76d2ca8db121672bdcdeb1">PADS_BANK0_GPIO9_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a012504a49d76d2ca8db121672bdcdeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafccfaa385f906f334001eb1b6aaac7a" id="r_aafccfaa385f906f334001eb1b6aaac7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aafccfaa385f906f334001eb1b6aaac7a">PADS_BANK0_GPIO9_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aafccfaa385f906f334001eb1b6aaac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac22edc0d29d976f5ab236f06dd01158" id="r_aac22edc0d29d976f5ab236f06dd01158"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aac22edc0d29d976f5ab236f06dd01158">PADS_BANK0_GPIO9_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aac22edc0d29d976f5ab236f06dd01158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2813041a6b45418dd137e4ce4d49810d" id="r_a2813041a6b45418dd137e4ce4d49810d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2813041a6b45418dd137e4ce4d49810d">PADS_BANK0_GPIO9_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2813041a6b45418dd137e4ce4d49810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdb57053a59125cc9fb06a2bef16ac3" id="r_a0fdb57053a59125cc9fb06a2bef16ac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0fdb57053a59125cc9fb06a2bef16ac3">PADS_BANK0_GPIO9_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0fdb57053a59125cc9fb06a2bef16ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a7dd21e4b90969496c9bbcb63ba4be" id="r_a14a7dd21e4b90969496c9bbcb63ba4be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a14a7dd21e4b90969496c9bbcb63ba4be">PADS_BANK0_GPIO9_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a14a7dd21e4b90969496c9bbcb63ba4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa4dcf70d79befc6fc96e46523f44b4" id="r_a5fa4dcf70d79befc6fc96e46523f44b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5fa4dcf70d79befc6fc96e46523f44b4">PADS_BANK0_GPIO9_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5fa4dcf70d79befc6fc96e46523f44b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa645d41fb1f89c3a95e2c3d1ab4a9c24" id="r_aa645d41fb1f89c3a95e2c3d1ab4a9c24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa645d41fb1f89c3a95e2c3d1ab4a9c24">PADS_BANK0_GPIO9_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa645d41fb1f89c3a95e2c3d1ab4a9c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3431e7d020b117c0f8ba8494af0f681f" id="r_a3431e7d020b117c0f8ba8494af0f681f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3431e7d020b117c0f8ba8494af0f681f">PADS_BANK0_GPIO9_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3431e7d020b117c0f8ba8494af0f681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba67538d6aafc33123836099011743d9" id="r_aba67538d6aafc33123836099011743d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aba67538d6aafc33123836099011743d9">PADS_BANK0_GPIO9_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aba67538d6aafc33123836099011743d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe5bd09aaef1cb26685a82dae16aeb0" id="r_abbe5bd09aaef1cb26685a82dae16aeb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abbe5bd09aaef1cb26685a82dae16aeb0">PADS_BANK0_GPIO9_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:abbe5bd09aaef1cb26685a82dae16aeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8402ebd3662429f1674d78eb22f1ab" id="r_aff8402ebd3662429f1674d78eb22f1ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aff8402ebd3662429f1674d78eb22f1ab">PADS_BANK0_GPIO9_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aff8402ebd3662429f1674d78eb22f1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9bd930cf058c124777e3a7f2c7ab41" id="r_a6a9bd930cf058c124777e3a7f2c7ab41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a9bd930cf058c124777e3a7f2c7ab41">PADS_BANK0_GPIO9_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6a9bd930cf058c124777e3a7f2c7ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa513ce45ab9c5d67277f773b648b7c84" id="r_aa513ce45ab9c5d67277f773b648b7c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa513ce45ab9c5d67277f773b648b7c84">PADS_BANK0_GPIO9_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa513ce45ab9c5d67277f773b648b7c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1831a31767bfbbec4c8c103ec438a226" id="r_a1831a31767bfbbec4c8c103ec438a226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1831a31767bfbbec4c8c103ec438a226">PADS_BANK0_GPIO9_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:a1831a31767bfbbec4c8c103ec438a226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a23084159acd3c73b92dd9d57332221" id="r_a6a23084159acd3c73b92dd9d57332221"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6a23084159acd3c73b92dd9d57332221">PADS_BANK0_GPIO9_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6a23084159acd3c73b92dd9d57332221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed04910390c56ac6f5bcbd6f24f49f0f" id="r_aed04910390c56ac6f5bcbd6f24f49f0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aed04910390c56ac6f5bcbd6f24f49f0f">PADS_BANK0_GPIO9_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aed04910390c56ac6f5bcbd6f24f49f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b7f1535ec91ff6147bee6bc685260f" id="r_af8b7f1535ec91ff6147bee6bc685260f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af8b7f1535ec91ff6147bee6bc685260f">PADS_BANK0_GPIO9_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:af8b7f1535ec91ff6147bee6bc685260f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616b79e66ffc49f75bb9886feaf90cba" id="r_a616b79e66ffc49f75bb9886feaf90cba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a616b79e66ffc49f75bb9886feaf90cba">PADS_BANK0_GPIO9_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a616b79e66ffc49f75bb9886feaf90cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80b6673f23bd15ff2406547887e149d" id="r_aa80b6673f23bd15ff2406547887e149d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa80b6673f23bd15ff2406547887e149d">PADS_BANK0_GPIO9_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa80b6673f23bd15ff2406547887e149d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806ac5abdb0f81f39b09f0cd82879c8f" id="r_a806ac5abdb0f81f39b09f0cd82879c8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a806ac5abdb0f81f39b09f0cd82879c8f">PADS_BANK0_GPIO9_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a806ac5abdb0f81f39b09f0cd82879c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982247fddd15be73bd49bb343ab809d7" id="r_a982247fddd15be73bd49bb343ab809d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a982247fddd15be73bd49bb343ab809d7">PADS_BANK0_GPIO9_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a982247fddd15be73bd49bb343ab809d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eea57cd78dd9cfa9670b97367bdb96d" id="r_a1eea57cd78dd9cfa9670b97367bdb96d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1eea57cd78dd9cfa9670b97367bdb96d">PADS_BANK0_GPIO9_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1eea57cd78dd9cfa9670b97367bdb96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429187e3fbce06813dd62226c647241e" id="r_a429187e3fbce06813dd62226c647241e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a429187e3fbce06813dd62226c647241e">PADS_BANK0_GPIO9_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a429187e3fbce06813dd62226c647241e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952943463540b8305e2623c8e0863c5a" id="r_a952943463540b8305e2623c8e0863c5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a952943463540b8305e2623c8e0863c5a">PADS_BANK0_GPIO9_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a952943463540b8305e2623c8e0863c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57de7049302f8c4f276a987cbb648f0" id="r_af57de7049302f8c4f276a987cbb648f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af57de7049302f8c4f276a987cbb648f0">PADS_BANK0_GPIO9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td></tr>
<tr class="separator:af57de7049302f8c4f276a987cbb648f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8fd67f2fca9004d8e654f0c93ca127" id="r_aeb8fd67f2fca9004d8e654f0c93ca127"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeb8fd67f2fca9004d8e654f0c93ca127">PADS_BANK0_GPIO9_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeb8fd67f2fca9004d8e654f0c93ca127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabd20beb508b12835a627a12778b6a9" id="r_aaabd20beb508b12835a627a12778b6a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaabd20beb508b12835a627a12778b6a9">PADS_BANK0_GPIO9_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aaabd20beb508b12835a627a12778b6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2a7e2b1f09a8d2c79b70127aef1235" id="r_a6f2a7e2b1f09a8d2c79b70127aef1235"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6f2a7e2b1f09a8d2c79b70127aef1235">PADS_BANK0_GPIO9_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6f2a7e2b1f09a8d2c79b70127aef1235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c23bf6db93cf4fc1faaa8ed47ec390" id="r_a57c23bf6db93cf4fc1faaa8ed47ec390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a57c23bf6db93cf4fc1faaa8ed47ec390">PADS_BANK0_GPIO9_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a57c23bf6db93cf4fc1faaa8ed47ec390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419b73fa2510d7685d95387dfbda9a72" id="r_a419b73fa2510d7685d95387dfbda9a72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a419b73fa2510d7685d95387dfbda9a72">PADS_BANK0_GPIO9_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a419b73fa2510d7685d95387dfbda9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc50259a78ee3debb3242bce8a8c3dee" id="r_acc50259a78ee3debb3242bce8a8c3dee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acc50259a78ee3debb3242bce8a8c3dee">PADS_BANK0_GPIO9_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acc50259a78ee3debb3242bce8a8c3dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdb4c66637af1bdbbe1b9e2246bd5ee" id="r_a7cdb4c66637af1bdbbe1b9e2246bd5ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7cdb4c66637af1bdbbe1b9e2246bd5ee">PADS_BANK0_GPIO9_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7cdb4c66637af1bdbbe1b9e2246bd5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291d2519a891624b0cc07be480489c52" id="r_a291d2519a891624b0cc07be480489c52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a291d2519a891624b0cc07be480489c52">PADS_BANK0_GPIO9_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a291d2519a891624b0cc07be480489c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875e3876298f0f83cf73e8f200e2b0fd" id="r_a875e3876298f0f83cf73e8f200e2b0fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a875e3876298f0f83cf73e8f200e2b0fd">PADS_BANK0_GPIO9_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a875e3876298f0f83cf73e8f200e2b0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182ac589a9ae70141a6a076f0bf8b876" id="r_a182ac589a9ae70141a6a076f0bf8b876"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a182ac589a9ae70141a6a076f0bf8b876">PADS_BANK0_GPIO9_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a182ac589a9ae70141a6a076f0bf8b876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c96eb3fbdcb51c9fccbce437db088d" id="r_aa5c96eb3fbdcb51c9fccbce437db088d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa5c96eb3fbdcb51c9fccbce437db088d">PADS_BANK0_SWCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:aa5c96eb3fbdcb51c9fccbce437db088d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca77ab4d18fcfeeff4695db5f956004" id="r_afca77ab4d18fcfeeff4695db5f956004"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afca77ab4d18fcfeeff4695db5f956004">PADS_BANK0_SWCLK_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afca77ab4d18fcfeeff4695db5f956004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c14aac5fa98371c015ee5dbd56361f" id="r_ac1c14aac5fa98371c015ee5dbd56361f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac1c14aac5fa98371c015ee5dbd56361f">PADS_BANK0_SWCLK_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ac1c14aac5fa98371c015ee5dbd56361f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02870562ea89a7666814d4b49822519b" id="r_a02870562ea89a7666814d4b49822519b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a02870562ea89a7666814d4b49822519b">PADS_BANK0_SWCLK_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a02870562ea89a7666814d4b49822519b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd6e770ef65fbe9939590d5994c624f" id="r_a6cd6e770ef65fbe9939590d5994c624f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6cd6e770ef65fbe9939590d5994c624f">PADS_BANK0_SWCLK_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a6cd6e770ef65fbe9939590d5994c624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780fcb6bf65ef9e61d564c40467a73bd" id="r_a780fcb6bf65ef9e61d564c40467a73bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a780fcb6bf65ef9e61d564c40467a73bd">PADS_BANK0_SWCLK_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a780fcb6bf65ef9e61d564c40467a73bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06310d6018b3fe47eb9aa864a103c1d7" id="r_a06310d6018b3fe47eb9aa864a103c1d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a06310d6018b3fe47eb9aa864a103c1d7">PADS_BANK0_SWCLK_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a06310d6018b3fe47eb9aa864a103c1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2cf7fd96742f9d4c77ccb71ccf4d229" id="r_ab2cf7fd96742f9d4c77ccb71ccf4d229"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab2cf7fd96742f9d4c77ccb71ccf4d229">PADS_BANK0_SWCLK_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab2cf7fd96742f9d4c77ccb71ccf4d229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fb3bdd8b948a9463a04853a3c4601c" id="r_a39fb3bdd8b948a9463a04853a3c4601c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a39fb3bdd8b948a9463a04853a3c4601c">PADS_BANK0_SWCLK_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a39fb3bdd8b948a9463a04853a3c4601c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dceec5788c99e8e958c096077a705b6" id="r_a6dceec5788c99e8e958c096077a705b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6dceec5788c99e8e958c096077a705b6">PADS_BANK0_SWCLK_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a6dceec5788c99e8e958c096077a705b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08c767c89c7ba92d30ccb12be4aa021" id="r_ab08c767c89c7ba92d30ccb12be4aa021"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab08c767c89c7ba92d30ccb12be4aa021">PADS_BANK0_SWCLK_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab08c767c89c7ba92d30ccb12be4aa021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab311f4a72e37dd4c2720306ffb327aa5" id="r_ab311f4a72e37dd4c2720306ffb327aa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab311f4a72e37dd4c2720306ffb327aa5">PADS_BANK0_SWCLK_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ab311f4a72e37dd4c2720306ffb327aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e7108c794b0111fcba020d3347f59d" id="r_a82e7108c794b0111fcba020d3347f59d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a82e7108c794b0111fcba020d3347f59d">PADS_BANK0_SWCLK_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a82e7108c794b0111fcba020d3347f59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1289a03a1aa8a7fb8c22cca093529313" id="r_a1289a03a1aa8a7fb8c22cca093529313"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1289a03a1aa8a7fb8c22cca093529313">PADS_BANK0_SWCLK_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1289a03a1aa8a7fb8c22cca093529313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a45d8e32959f72fe34d35f7604f743" id="r_ab4a45d8e32959f72fe34d35f7604f743"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab4a45d8e32959f72fe34d35f7604f743">PADS_BANK0_SWCLK_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab4a45d8e32959f72fe34d35f7604f743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe7b28933138301d9567dcfd8d66e63" id="r_a2fe7b28933138301d9567dcfd8d66e63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2fe7b28933138301d9567dcfd8d66e63">PADS_BANK0_SWCLK_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2fe7b28933138301d9567dcfd8d66e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0c69edb5a9f989cf96a43d6c43e847" id="r_a5a0c69edb5a9f989cf96a43d6c43e847"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5a0c69edb5a9f989cf96a43d6c43e847">PADS_BANK0_SWCLK_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a5a0c69edb5a9f989cf96a43d6c43e847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f3ced16b2f4dca8dfbfed97eaaff76" id="r_a97f3ced16b2f4dca8dfbfed97eaaff76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a97f3ced16b2f4dca8dfbfed97eaaff76">PADS_BANK0_SWCLK_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a97f3ced16b2f4dca8dfbfed97eaaff76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59db5cbe56201cf64df4492aef07407c" id="r_a59db5cbe56201cf64df4492aef07407c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a59db5cbe56201cf64df4492aef07407c">PADS_BANK0_SWCLK_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a59db5cbe56201cf64df4492aef07407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703405a3d8b63073e48d0a2cab963a17" id="r_a703405a3d8b63073e48d0a2cab963a17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a703405a3d8b63073e48d0a2cab963a17">PADS_BANK0_SWCLK_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a703405a3d8b63073e48d0a2cab963a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec87f7fad34cdb52aeaadff99867737" id="r_aeec87f7fad34cdb52aeaadff99867737"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeec87f7fad34cdb52aeaadff99867737">PADS_BANK0_SWCLK_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeec87f7fad34cdb52aeaadff99867737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf078e7d2e0d58dfe8c5936046927419" id="r_adf078e7d2e0d58dfe8c5936046927419"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adf078e7d2e0d58dfe8c5936046927419">PADS_BANK0_SWCLK_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:adf078e7d2e0d58dfe8c5936046927419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1c0c34ee2e9832170447a9e16a684a" id="r_a6b1c0c34ee2e9832170447a9e16a684a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6b1c0c34ee2e9832170447a9e16a684a">PADS_BANK0_SWCLK_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6b1c0c34ee2e9832170447a9e16a684a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e7404aeecec21262a1a84433f73fa1" id="r_a63e7404aeecec21262a1a84433f73fa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a63e7404aeecec21262a1a84433f73fa1">PADS_BANK0_SWCLK_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a63e7404aeecec21262a1a84433f73fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c3fbb88d55dd7af5252fd6e2bec0d1" id="r_ac8c3fbb88d55dd7af5252fd6e2bec0d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac8c3fbb88d55dd7af5252fd6e2bec0d1">PADS_BANK0_SWCLK_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac8c3fbb88d55dd7af5252fd6e2bec0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a88b22989b6162a5ef8a9386350ebc2" id="r_a2a88b22989b6162a5ef8a9386350ebc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2a88b22989b6162a5ef8a9386350ebc2">PADS_BANK0_SWCLK_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td></tr>
<tr class="separator:a2a88b22989b6162a5ef8a9386350ebc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ff443794f709a9860dc635e0882167" id="r_aa2ff443794f709a9860dc635e0882167"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa2ff443794f709a9860dc635e0882167">PADS_BANK0_SWCLK_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa2ff443794f709a9860dc635e0882167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef8663efde46032df46813b08db21c3" id="r_aeef8663efde46032df46813b08db21c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aeef8663efde46032df46813b08db21c3">PADS_BANK0_SWCLK_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aeef8663efde46032df46813b08db21c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6d88deefaabdb36d616024b40ea1b6" id="r_afc6d88deefaabdb36d616024b40ea1b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afc6d88deefaabdb36d616024b40ea1b6">PADS_BANK0_SWCLK_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:afc6d88deefaabdb36d616024b40ea1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938a492f62accbd91a510db7835ac86d" id="r_a938a492f62accbd91a510db7835ac86d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a938a492f62accbd91a510db7835ac86d">PADS_BANK0_SWCLK_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a938a492f62accbd91a510db7835ac86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5858f7da542d9d2808d7f7a513edf524" id="r_a5858f7da542d9d2808d7f7a513edf524"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a5858f7da542d9d2808d7f7a513edf524">PADS_BANK0_SWCLK_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5858f7da542d9d2808d7f7a513edf524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd79e1ad55365acc00e855bcb18450a" id="r_a9bd79e1ad55365acc00e855bcb18450a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9bd79e1ad55365acc00e855bcb18450a">PADS_BANK0_SWCLK_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9bd79e1ad55365acc00e855bcb18450a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7f5701ecc81ccaf41035e7d09db953" id="r_ada7f5701ecc81ccaf41035e7d09db953"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ada7f5701ecc81ccaf41035e7d09db953">PADS_BANK0_SWCLK_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ada7f5701ecc81ccaf41035e7d09db953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1160263a2e9d1fde184fb14dc2559caa" id="r_a1160263a2e9d1fde184fb14dc2559caa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1160263a2e9d1fde184fb14dc2559caa">PADS_BANK0_SWCLK_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1160263a2e9d1fde184fb14dc2559caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30655630fb05145624813b2f17b75b5" id="r_ae30655630fb05145624813b2f17b75b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae30655630fb05145624813b2f17b75b5">PADS_BANK0_SWCLK_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae30655630fb05145624813b2f17b75b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565fda7ecf0ec814adf5fdcc982cdaa3" id="r_a565fda7ecf0ec814adf5fdcc982cdaa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a565fda7ecf0ec814adf5fdcc982cdaa3">PADS_BANK0_SWCLK_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a565fda7ecf0ec814adf5fdcc982cdaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd48138895638206326cd1950113698" id="r_a4fd48138895638206326cd1950113698"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4fd48138895638206326cd1950113698">PADS_BANK0_SWCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005a)</td></tr>
<tr class="separator:a4fd48138895638206326cd1950113698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe4495d9ee02e0167aa9c9867b195c0" id="r_afbe4495d9ee02e0167aa9c9867b195c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afbe4495d9ee02e0167aa9c9867b195c0">PADS_BANK0_SWCLK_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afbe4495d9ee02e0167aa9c9867b195c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ac0438220e88c64456afb08dbfd4e0" id="r_a43ac0438220e88c64456afb08dbfd4e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a43ac0438220e88c64456afb08dbfd4e0">PADS_BANK0_SWCLK_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a43ac0438220e88c64456afb08dbfd4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b10518451069b6197b20e206c68f7c2" id="r_a3b10518451069b6197b20e206c68f7c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3b10518451069b6197b20e206c68f7c2">PADS_BANK0_SWCLK_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3b10518451069b6197b20e206c68f7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8823d64955f7f20504d36798c07a955f" id="r_a8823d64955f7f20504d36798c07a955f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8823d64955f7f20504d36798c07a955f">PADS_BANK0_SWCLK_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8823d64955f7f20504d36798c07a955f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9a5b4b67cf04e375c881c5414f4310" id="r_a6f9a5b4b67cf04e375c881c5414f4310"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a6f9a5b4b67cf04e375c881c5414f4310">PADS_BANK0_SWCLK_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6f9a5b4b67cf04e375c881c5414f4310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57058fcfcc97870df82fa1674c2cbdf4" id="r_a57058fcfcc97870df82fa1674c2cbdf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a57058fcfcc97870df82fa1674c2cbdf4">PADS_BANK0_SWCLK_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a57058fcfcc97870df82fa1674c2cbdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9615c94023cc4fa960d02c7adb745863" id="r_a9615c94023cc4fa960d02c7adb745863"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a9615c94023cc4fa960d02c7adb745863">PADS_BANK0_SWCLK_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9615c94023cc4fa960d02c7adb745863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9eb0069d9b47bcaffada21bb359234" id="r_a8c9eb0069d9b47bcaffada21bb359234"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8c9eb0069d9b47bcaffada21bb359234">PADS_BANK0_SWCLK_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8c9eb0069d9b47bcaffada21bb359234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7adbe5ada3aa8860bfa08fce745550d6" id="r_a7adbe5ada3aa8860bfa08fce745550d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7adbe5ada3aa8860bfa08fce745550d6">PADS_BANK0_SWCLK_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7adbe5ada3aa8860bfa08fce745550d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c888d95dec80e413f7e6a3a967b9168" id="r_a3c888d95dec80e413f7e6a3a967b9168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3c888d95dec80e413f7e6a3a967b9168">PADS_BANK0_SWCLK_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3c888d95dec80e413f7e6a3a967b9168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87246b5cb5ef7476c8607d4149789ce0" id="r_a87246b5cb5ef7476c8607d4149789ce0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a87246b5cb5ef7476c8607d4149789ce0">PADS_BANK0_SWD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a87246b5cb5ef7476c8607d4149789ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef24ce0b140c1981fc312e1de73c552" id="r_acef24ce0b140c1981fc312e1de73c552"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acef24ce0b140c1981fc312e1de73c552">PADS_BANK0_SWD_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acef24ce0b140c1981fc312e1de73c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37ac470c180ce3be9352272f1196d12" id="r_af37ac470c180ce3be9352272f1196d12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#af37ac470c180ce3be9352272f1196d12">PADS_BANK0_SWD_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:af37ac470c180ce3be9352272f1196d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21f924675d991d686b095eddefe2126" id="r_ac21f924675d991d686b095eddefe2126"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac21f924675d991d686b095eddefe2126">PADS_BANK0_SWD_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac21f924675d991d686b095eddefe2126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fcbac101b167c95b57e4c603dbdb2e" id="r_ac6fcbac101b167c95b57e4c603dbdb2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac6fcbac101b167c95b57e4c603dbdb2e">PADS_BANK0_SWD_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac6fcbac101b167c95b57e4c603dbdb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17bd14615cb03629de834dde6af46871" id="r_a17bd14615cb03629de834dde6af46871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a17bd14615cb03629de834dde6af46871">PADS_BANK0_SWD_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a17bd14615cb03629de834dde6af46871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa166098a56a49abf4e3f9416ec3563a1" id="r_aa166098a56a49abf4e3f9416ec3563a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa166098a56a49abf4e3f9416ec3563a1">PADS_BANK0_SWD_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa166098a56a49abf4e3f9416ec3563a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2b50cf693635c01fb319616b4f80ba" id="r_a8d2b50cf693635c01fb319616b4f80ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8d2b50cf693635c01fb319616b4f80ba">PADS_BANK0_SWD_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d2b50cf693635c01fb319616b4f80ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad695c06f22b439e756bb9553e3e0151d" id="r_ad695c06f22b439e756bb9553e3e0151d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ad695c06f22b439e756bb9553e3e0151d">PADS_BANK0_SWD_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad695c06f22b439e756bb9553e3e0151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7519bed3743d00c7434b367c3e34ee9a" id="r_a7519bed3743d00c7434b367c3e34ee9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7519bed3743d00c7434b367c3e34ee9a">PADS_BANK0_SWD_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a7519bed3743d00c7434b367c3e34ee9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5aba455f1edfcc3b6464fa1310182d" id="r_afd5aba455f1edfcc3b6464fa1310182d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#afd5aba455f1edfcc3b6464fa1310182d">PADS_BANK0_SWD_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd5aba455f1edfcc3b6464fa1310182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ce0326ebbe0e4e2f196f4ec4f74295" id="r_a71ce0326ebbe0e4e2f196f4ec4f74295"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a71ce0326ebbe0e4e2f196f4ec4f74295">PADS_BANK0_SWD_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a71ce0326ebbe0e4e2f196f4ec4f74295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c2fbbbe738889ecea40f95f6f9e62d" id="r_a17c2fbbbe738889ecea40f95f6f9e62d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a17c2fbbbe738889ecea40f95f6f9e62d">PADS_BANK0_SWD_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a17c2fbbbe738889ecea40f95f6f9e62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9e6f1ea2c8296e617813d0171e1927" id="r_aaa9e6f1ea2c8296e617813d0171e1927"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aaa9e6f1ea2c8296e617813d0171e1927">PADS_BANK0_SWD_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aaa9e6f1ea2c8296e617813d0171e1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378e8cf83d98938a0b47dd9ecea7346c" id="r_a378e8cf83d98938a0b47dd9ecea7346c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a378e8cf83d98938a0b47dd9ecea7346c">PADS_BANK0_SWD_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a378e8cf83d98938a0b47dd9ecea7346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c41a30dcfea10abf1f17c13c05a9c11" id="r_a7c41a30dcfea10abf1f17c13c05a9c11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7c41a30dcfea10abf1f17c13c05a9c11">PADS_BANK0_SWD_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7c41a30dcfea10abf1f17c13c05a9c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab641a15264d0636481958590675fb9e6" id="r_ab641a15264d0636481958590675fb9e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab641a15264d0636481958590675fb9e6">PADS_BANK0_SWD_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ab641a15264d0636481958590675fb9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede4bb6398781775ecd667992b6fd93e" id="r_aede4bb6398781775ecd667992b6fd93e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aede4bb6398781775ecd667992b6fd93e">PADS_BANK0_SWD_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aede4bb6398781775ecd667992b6fd93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05aee39a35091a00136bb0931e0a9323" id="r_a05aee39a35091a00136bb0931e0a9323"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a05aee39a35091a00136bb0931e0a9323">PADS_BANK0_SWD_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a05aee39a35091a00136bb0931e0a9323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a2283175103caca12c59e2b1e58e7e" id="r_a66a2283175103caca12c59e2b1e58e7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a66a2283175103caca12c59e2b1e58e7e">PADS_BANK0_SWD_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a66a2283175103caca12c59e2b1e58e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef4cdfc1cebbf6dc62bdc2ec632ec8b" id="r_a7ef4cdfc1cebbf6dc62bdc2ec632ec8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a7ef4cdfc1cebbf6dc62bdc2ec632ec8b">PADS_BANK0_SWD_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7ef4cdfc1cebbf6dc62bdc2ec632ec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8c5214dc94abfb9f8fdf411496c00c" id="r_a4e8c5214dc94abfb9f8fdf411496c00c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e8c5214dc94abfb9f8fdf411496c00c">PADS_BANK0_SWD_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4e8c5214dc94abfb9f8fdf411496c00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1409099b86f6aa04f6658824e6d62ff8" id="r_a1409099b86f6aa04f6658824e6d62ff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1409099b86f6aa04f6658824e6d62ff8">PADS_BANK0_SWD_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1409099b86f6aa04f6658824e6d62ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937fdb98614ac6851d094039e1f43a9f" id="r_a937fdb98614ac6851d094039e1f43a9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a937fdb98614ac6851d094039e1f43a9f">PADS_BANK0_SWD_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a937fdb98614ac6851d094039e1f43a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9f5e5746d6045f6cc3a5a665399243" id="r_acc9f5e5746d6045f6cc3a5a665399243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acc9f5e5746d6045f6cc3a5a665399243">PADS_BANK0_SWD_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acc9f5e5746d6045f6cc3a5a665399243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc34eed699391b4a5dd861dd989a6a87" id="r_acc34eed699391b4a5dd861dd989a6a87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#acc34eed699391b4a5dd861dd989a6a87">PADS_BANK0_SWD_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td></tr>
<tr class="separator:acc34eed699391b4a5dd861dd989a6a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab855423925d7b849d775dc124b220666" id="r_ab855423925d7b849d775dc124b220666"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab855423925d7b849d775dc124b220666">PADS_BANK0_SWD_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab855423925d7b849d775dc124b220666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f54708326ba48958c2bb886c5612f33" id="r_a4f54708326ba48958c2bb886c5612f33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4f54708326ba48958c2bb886c5612f33">PADS_BANK0_SWD_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a4f54708326ba48958c2bb886c5612f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90b23024792a57e192d993ed65004b1" id="r_aa90b23024792a57e192d993ed65004b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa90b23024792a57e192d993ed65004b1">PADS_BANK0_SWD_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa90b23024792a57e192d993ed65004b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a61265366f441471766611763e4a2d" id="r_ae0a61265366f441471766611763e4a2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae0a61265366f441471766611763e4a2d">PADS_BANK0_SWD_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae0a61265366f441471766611763e4a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41d33dc5bb23768a4867502abe93b49" id="r_ae41d33dc5bb23768a4867502abe93b49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae41d33dc5bb23768a4867502abe93b49">PADS_BANK0_SWD_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae41d33dc5bb23768a4867502abe93b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58cf9edc953bc222b7fc12e803d85881" id="r_a58cf9edc953bc222b7fc12e803d85881"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a58cf9edc953bc222b7fc12e803d85881">PADS_BANK0_SWD_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a58cf9edc953bc222b7fc12e803d85881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c562282d85037f44e3ba918f360fcc" id="r_a63c562282d85037f44e3ba918f360fcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a63c562282d85037f44e3ba918f360fcc">PADS_BANK0_SWD_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a63c562282d85037f44e3ba918f360fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6604bcce6c5d6596bbe513cdb54c846" id="r_ab6604bcce6c5d6596bbe513cdb54c846"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ab6604bcce6c5d6596bbe513cdb54c846">PADS_BANK0_SWD_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab6604bcce6c5d6596bbe513cdb54c846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc4fcedd4d1d5a521f92b0b37026470" id="r_a3dc4fcedd4d1d5a521f92b0b37026470"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3dc4fcedd4d1d5a521f92b0b37026470">PADS_BANK0_SWD_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3dc4fcedd4d1d5a521f92b0b37026470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf38d10132ffbf3d27858d1a4d73d407" id="r_adf38d10132ffbf3d27858d1a4d73d407"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#adf38d10132ffbf3d27858d1a4d73d407">PADS_BANK0_SWD_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adf38d10132ffbf3d27858d1a4d73d407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec83d41afb03ccf8e1e45bf9e5690af" id="r_a8ec83d41afb03ccf8e1e45bf9e5690af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8ec83d41afb03ccf8e1e45bf9e5690af">PADS_BANK0_SWD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005a)</td></tr>
<tr class="separator:a8ec83d41afb03ccf8e1e45bf9e5690af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcc231b677a0ed20ea511f6032758b4" id="r_a4fcc231b677a0ed20ea511f6032758b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4fcc231b677a0ed20ea511f6032758b4">PADS_BANK0_SWD_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4fcc231b677a0ed20ea511f6032758b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95bae6c75f7161204ba3857d2232b17" id="r_ac95bae6c75f7161204ba3857d2232b17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac95bae6c75f7161204ba3857d2232b17">PADS_BANK0_SWD_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ac95bae6c75f7161204ba3857d2232b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b43df640cb6cf312d91fdbaf1e89f2" id="r_a80b43df640cb6cf312d91fdbaf1e89f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a80b43df640cb6cf312d91fdbaf1e89f2">PADS_BANK0_SWD_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a80b43df640cb6cf312d91fdbaf1e89f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac64b255186c0a625be50735679fdc1" id="r_abac64b255186c0a625be50735679fdc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#abac64b255186c0a625be50735679fdc1">PADS_BANK0_SWD_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:abac64b255186c0a625be50735679fdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd8363ac0971a5f477cbd1ef5fbf1be" id="r_a8bd8363ac0971a5f477cbd1ef5fbf1be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a8bd8363ac0971a5f477cbd1ef5fbf1be">PADS_BANK0_SWD_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8bd8363ac0971a5f477cbd1ef5fbf1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac091c5f4e2ea6e7994933ec30f7f214e" id="r_ac091c5f4e2ea6e7994933ec30f7f214e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac091c5f4e2ea6e7994933ec30f7f214e">PADS_BANK0_SWD_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac091c5f4e2ea6e7994933ec30f7f214e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e04cafcbcc7c3a114bc392c0043b1a4" id="r_a4e04cafcbcc7c3a114bc392c0043b1a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a4e04cafcbcc7c3a114bc392c0043b1a4">PADS_BANK0_SWD_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4e04cafcbcc7c3a114bc392c0043b1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999ed4a7e569481dcdacc279c035b1eb" id="r_a999ed4a7e569481dcdacc279c035b1eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a999ed4a7e569481dcdacc279c035b1eb">PADS_BANK0_SWD_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a999ed4a7e569481dcdacc279c035b1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e0e3c73ecbc3ac63b135fda3d5947a" id="r_a82e0e3c73ecbc3ac63b135fda3d5947a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a82e0e3c73ecbc3ac63b135fda3d5947a">PADS_BANK0_SWD_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a82e0e3c73ecbc3ac63b135fda3d5947a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17587d87705e88644165b7fdb01507db" id="r_a17587d87705e88644165b7fdb01507db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a17587d87705e88644165b7fdb01507db">PADS_BANK0_SWD_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a17587d87705e88644165b7fdb01507db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d58ccb8a16cb406a90cfb7a989d173b" id="r_a2d58ccb8a16cb406a90cfb7a989d173b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a2d58ccb8a16cb406a90cfb7a989d173b">PADS_BANK0_VOLTAGE_SELECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2d58ccb8a16cb406a90cfb7a989d173b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61d110337866f5be7466a448375cb70" id="r_aa61d110337866f5be7466a448375cb70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#aa61d110337866f5be7466a448375cb70">PADS_BANK0_VOLTAGE_SELECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa61d110337866f5be7466a448375cb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29ff6e4116e6ae011a9723205885ec0" id="r_ae29ff6e4116e6ae011a9723205885ec0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ae29ff6e4116e6ae011a9723205885ec0">PADS_BANK0_VOLTAGE_SELECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae29ff6e4116e6ae011a9723205885ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0175416ca3dafc0180b16ebf3a1571b5" id="r_a0175416ca3dafc0180b16ebf3a1571b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a0175416ca3dafc0180b16ebf3a1571b5">PADS_BANK0_VOLTAGE_SELECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0175416ca3dafc0180b16ebf3a1571b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fe293141855b5db1e62f6cf2089118" id="r_ac6fe293141855b5db1e62f6cf2089118"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#ac6fe293141855b5db1e62f6cf2089118">PADS_BANK0_VOLTAGE_SELECT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:ac6fe293141855b5db1e62f6cf2089118"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:ac6fe293141855b5db1e62f6cf2089118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7350759fc5e314354bb4f5afe67e06" id="r_a3f7350759fc5e314354bb4f5afe67e06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3f7350759fc5e314354bb4f5afe67e06">PADS_BANK0_VOLTAGE_SELECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3f7350759fc5e314354bb4f5afe67e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a729431ef80af265776bed36c4495d9" id="r_a1a729431ef80af265776bed36c4495d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a1a729431ef80af265776bed36c4495d9">PADS_BANK0_VOLTAGE_SELECT_VALUE_1V8</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1a729431ef80af265776bed36c4495d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb52e2d192a38602e561f939cca6ded" id="r_a3eb52e2d192a38602e561f939cca6ded"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html#a3eb52e2d192a38602e561f939cca6ded">PADS_BANK0_VOLTAGE_SELECT_VALUE_3V3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3eb52e2d192a38602e561f939cca6ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="ae8678824d801be75387cfb3e78b6f0f4" name="ae8678824d801be75387cfb3e78b6f0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8678824d801be75387cfb3e78b6f0f4">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c8bab97ca35c8bc4e8da48bb522c5d" name="a02c8bab97ca35c8bc4e8da48bb522c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c8bab97ca35c8bc4e8da48bb522c5d">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8af42a92fff9ba923136bc0fbfe87ed1" name="a8af42a92fff9ba923136bc0fbfe87ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af42a92fff9ba923136bc0fbfe87ed1">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420ba43adfde332eb89ed4713dfc5080" name="a420ba43adfde332eb89ed4713dfc5080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420ba43adfde332eb89ed4713dfc5080">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a893fe09a6b35593d7cf8e97343ab19ca" name="a893fe09a6b35593d7cf8e97343ab19ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a893fe09a6b35593d7cf8e97343ab19ca">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afab6722f1349341723ca0ec1d51c0044" name="afab6722f1349341723ca0ec1d51c0044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab6722f1349341723ca0ec1d51c0044">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6553fe5b34cc6af7b55b16b4357d7000" name="a6553fe5b34cc6af7b55b16b4357d7000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6553fe5b34cc6af7b55b16b4357d7000">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a475727bbce2d9bf3a57624d071323ff9" name="a475727bbce2d9bf3a57624d071323ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475727bbce2d9bf3a57624d071323ff9">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85e9ab5e4ff4baf75578e632040f8484" name="a85e9ab5e4ff4baf75578e632040f8484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e9ab5e4ff4baf75578e632040f8484">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae2270a30724ad3938ddb32468fbe8d2" name="aae2270a30724ad3938ddb32468fbe8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2270a30724ad3938ddb32468fbe8d2">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae42a355dff15df8edb6b470e5f5e07c5" name="ae42a355dff15df8edb6b470e5f5e07c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42a355dff15df8edb6b470e5f5e07c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc4d9aad7786d1128f34b044def4bad7" name="afc4d9aad7786d1128f34b044def4bad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4d9aad7786d1128f34b044def4bad7">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23514a577f2de27917b559c139b02a3b" name="a23514a577f2de27917b559c139b02a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23514a577f2de27917b559c139b02a3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7602733dbbe5ae103bbb013c7511fb32" name="a7602733dbbe5ae103bbb013c7511fb32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7602733dbbe5ae103bbb013c7511fb32">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58325a8e97197ce03c630e816a91aafa" name="a58325a8e97197ce03c630e816a91aafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58325a8e97197ce03c630e816a91aafa">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abac82efa27897837a41a499fe0b7f5c7" name="abac82efa27897837a41a499fe0b7f5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac82efa27897837a41a499fe0b7f5c7">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad860b622a4116a17d382f9a83482b372" name="ad860b622a4116a17d382f9a83482b372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad860b622a4116a17d382f9a83482b372">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeafebc65716ef55524f560297b903f75" name="aeafebc65716ef55524f560297b903f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeafebc65716ef55524f560297b903f75">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77051a138fe19215a3c2eb872a59c38" name="ad77051a138fe19215a3c2eb872a59c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77051a138fe19215a3c2eb872a59c38">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8206749c706b595b90a8ea5067a24595" name="a8206749c706b595b90a8ea5067a24595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8206749c706b595b90a8ea5067a24595">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd1cfd9902add447deeddeb9b2279302" name="abd1cfd9902add447deeddeb9b2279302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1cfd9902add447deeddeb9b2279302">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8034ee8ee3e96d22d2d13ff75064121" name="ab8034ee8ee3e96d22d2d13ff75064121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8034ee8ee3e96d22d2d13ff75064121">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00bf755d4c09bbee94a2aad502f3aa92" name="a00bf755d4c09bbee94a2aad502f3aa92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bf755d4c09bbee94a2aad502f3aa92">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e07dcfa1a1a5a7ef31509766c4bc0db" name="a3e07dcfa1a1a5a7ef31509766c4bc0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e07dcfa1a1a5a7ef31509766c4bc0db">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad97ac1fa6ffc137bebd5067ea79079a3" name="ad97ac1fa6ffc137bebd5067ea79079a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97ac1fa6ffc137bebd5067ea79079a3">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabc255b564c671e0b5c41641a9a7488c" name="aabc255b564c671e0b5c41641a9a7488c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc255b564c671e0b5c41641a9a7488c">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd17f8ba54dc933e0e4be1aec6f7176d" name="acd17f8ba54dc933e0e4be1aec6f7176d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd17f8ba54dc933e0e4be1aec6f7176d">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b5d0b14770c8f840e27eb225005e8b" name="ab8b5d0b14770c8f840e27eb225005e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b5d0b14770c8f840e27eb225005e8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefe691e5296d85c5b9e26da68da7c8b2" name="aefe691e5296d85c5b9e26da68da7c8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe691e5296d85c5b9e26da68da7c8b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7fdb4035e006c4c086b5e3a73507b6e" name="af7fdb4035e006c4c086b5e3a73507b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fdb4035e006c4c086b5e3a73507b6e">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0dc131146d98f339be3192eed48e6d0" name="ac0dc131146d98f339be3192eed48e6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0dc131146d98f339be3192eed48e6d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff33db19bb7dcd57fd47a651a6a85f3b" name="aff33db19bb7dcd57fd47a651a6a85f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff33db19bb7dcd57fd47a651a6a85f3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a580eeee34c1bd4761c0bb8082c71fed7" name="a580eeee34c1bd4761c0bb8082c71fed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580eeee34c1bd4761c0bb8082c71fed7">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094224253c6078ba8fbc1ae6a7f63f79" name="a094224253c6078ba8fbc1ae6a7f63f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094224253c6078ba8fbc1ae6a7f63f79">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab130834c3951fff19b0b1cc4031b49c4" name="ab130834c3951fff19b0b1cc4031b49c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab130834c3951fff19b0b1cc4031b49c4">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c55658450dad43e09980da86c5a8d5" name="ab5c55658450dad43e09980da86c5a8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c55658450dad43e09980da86c5a8d5">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23ad9ee76b37b52d45d7f6cfa97e74c" name="ae23ad9ee76b37b52d45d7f6cfa97e74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23ad9ee76b37b52d45d7f6cfa97e74c">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae761cb7103bc9ce380482615cc5d7052" name="ae761cb7103bc9ce380482615cc5d7052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae761cb7103bc9ce380482615cc5d7052">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24d9f43d453efa0392d27b4359d1e589" name="a24d9f43d453efa0392d27b4359d1e589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d9f43d453efa0392d27b4359d1e589">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e0990abfe600c7397b2059785eff296" name="a6e0990abfe600c7397b2059785eff296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0990abfe600c7397b2059785eff296">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8bddb735cdcb6d3ef8798942e135044" name="aa8bddb735cdcb6d3ef8798942e135044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8bddb735cdcb6d3ef8798942e135044">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3216d258805cc85fc69185c76d82747f" name="a3216d258805cc85fc69185c76d82747f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3216d258805cc85fc69185c76d82747f">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f5f05efe7c094976e8e25e3cc07d2c5" name="a9f5f05efe7c094976e8e25e3cc07d2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5f05efe7c094976e8e25e3cc07d2c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ac39474f05ae711245e29c929bf29ee" name="a4ac39474f05ae711245e29c929bf29ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac39474f05ae711245e29c929bf29ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1d8132f37a04990bbb718a00b34311c" name="ae1d8132f37a04990bbb718a00b34311c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d8132f37a04990bbb718a00b34311c">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0b082f75b7a1a7ceadb0d655ca90469" name="ae0b082f75b7a1a7ceadb0d655ca90469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b082f75b7a1a7ceadb0d655ca90469">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a438c682a9610373172d6204dc956e089" name="a438c682a9610373172d6204dc956e089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438c682a9610373172d6204dc956e089">&#9670;&#160;</a></span>PADS_BANK0_GPIO0_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO0_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3412e8adb5467e840834ba4d8930e688" name="a3412e8adb5467e840834ba4d8930e688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3412e8adb5467e840834ba4d8930e688">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d38474f5630980cc0ce628bd4319d56" name="a9d38474f5630980cc0ce628bd4319d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d38474f5630980cc0ce628bd4319d56">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ec0b10434f135a262069736940f8a3b" name="a9ec0b10434f135a262069736940f8a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec0b10434f135a262069736940f8a3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca4182048c667c7c9f10b2c6b846c9a0" name="aca4182048c667c7c9f10b2c6b846c9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4182048c667c7c9f10b2c6b846c9a0">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecd2d6a63b21d1fecc4352590cde547b" name="aecd2d6a63b21d1fecc4352590cde547b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd2d6a63b21d1fecc4352590cde547b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5393b9894ef393b06401f20c3a6a305d" name="a5393b9894ef393b06401f20c3a6a305d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5393b9894ef393b06401f20c3a6a305d">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab88fb26db5cae4bfb0af6a370d555224" name="ab88fb26db5cae4bfb0af6a370d555224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88fb26db5cae4bfb0af6a370d555224">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a390933dc1f2b58e8ca52f9673b7fc0c1" name="a390933dc1f2b58e8ca52f9673b7fc0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390933dc1f2b58e8ca52f9673b7fc0c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad05191b52869e6b4975998881357f90b" name="ad05191b52869e6b4975998881357f90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05191b52869e6b4975998881357f90b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d20eca3706be6354f26f493f28661f2" name="a4d20eca3706be6354f26f493f28661f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d20eca3706be6354f26f493f28661f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b54b9e72876ebc22a8143597b247aed" name="a7b54b9e72876ebc22a8143597b247aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b54b9e72876ebc22a8143597b247aed">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c44e4b6026c6008e787012a80a99940" name="a7c44e4b6026c6008e787012a80a99940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c44e4b6026c6008e787012a80a99940">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a841424e3f1724926884edb4fcc81f60f" name="a841424e3f1724926884edb4fcc81f60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841424e3f1724926884edb4fcc81f60f">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85621c1aef26b583d3971db32f460dd8" name="a85621c1aef26b583d3971db32f460dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85621c1aef26b583d3971db32f460dd8">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72e628ab394bd0726c6bb966a32aabee" name="a72e628ab394bd0726c6bb966a32aabee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e628ab394bd0726c6bb966a32aabee">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d7db0fa9243729971696de4830002e3" name="a2d7db0fa9243729971696de4830002e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7db0fa9243729971696de4830002e3">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d21afdc4bb091dcbb0cbcc414ca94eb" name="a0d21afdc4bb091dcbb0cbcc414ca94eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d21afdc4bb091dcbb0cbcc414ca94eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8e402a96fcf6060d95adeb6e549261e" name="ac8e402a96fcf6060d95adeb6e549261e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e402a96fcf6060d95adeb6e549261e">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae53918317496d550787853cb53f22e8b" name="ae53918317496d550787853cb53f22e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53918317496d550787853cb53f22e8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a844f4a311d0a202412bcfda609254eb3" name="a844f4a311d0a202412bcfda609254eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844f4a311d0a202412bcfda609254eb3">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4887044ff6fb6a529658cfd7af19711b" name="a4887044ff6fb6a529658cfd7af19711b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4887044ff6fb6a529658cfd7af19711b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40d030a6d338b590739435a3d6bd625b" name="a40d030a6d338b590739435a3d6bd625b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d030a6d338b590739435a3d6bd625b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11ef8311daaf7a76ccfe2d61d067ce21" name="a11ef8311daaf7a76ccfe2d61d067ce21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ef8311daaf7a76ccfe2d61d067ce21">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa89704aef56f8719234d847a3e774d8" name="aaa89704aef56f8719234d847a3e774d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa89704aef56f8719234d847a3e774d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9da1380e919c632c188b3ece381ccaa" name="ab9da1380e919c632c188b3ece381ccaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9da1380e919c632c188b3ece381ccaa">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e46c8c7d6b3a27021c5ceecb2a1428d" name="a4e46c8c7d6b3a27021c5ceecb2a1428d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e46c8c7d6b3a27021c5ceecb2a1428d">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af07e968ea2a40bf1adc87e0ac3690f" name="a3af07e968ea2a40bf1adc87e0ac3690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af07e968ea2a40bf1adc87e0ac3690f">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94e73ce3a0626905edc79c3d548e7117" name="a94e73ce3a0626905edc79c3d548e7117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e73ce3a0626905edc79c3d548e7117">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4844d4492439f0a08e57bcbfca8b847" name="ae4844d4492439f0a08e57bcbfca8b847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4844d4492439f0a08e57bcbfca8b847">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8fe8c5412c9ffba1f7a2255aae074cc" name="ab8fe8c5412c9ffba1f7a2255aae074cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fe8c5412c9ffba1f7a2255aae074cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e36b5345158ef25b87da1889c07f4d" name="a19e36b5345158ef25b87da1889c07f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e36b5345158ef25b87da1889c07f4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affafdb60fa313a73eba50ce2b5e97798" name="affafdb60fa313a73eba50ce2b5e97798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affafdb60fa313a73eba50ce2b5e97798">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69fdb4df9d03fbb6562091959a510733" name="a69fdb4df9d03fbb6562091959a510733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fdb4df9d03fbb6562091959a510733">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bdfcd4102464d648a031dc62fcf5f33" name="a9bdfcd4102464d648a031dc62fcf5f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdfcd4102464d648a031dc62fcf5f33">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24927ef7a28f1203209c04a039e18cc5" name="a24927ef7a28f1203209c04a039e18cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24927ef7a28f1203209c04a039e18cc5">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20d82a0b374f71b0f8a987ff5b39a3ae" name="a20d82a0b374f71b0f8a987ff5b39a3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d82a0b374f71b0f8a987ff5b39a3ae">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d127b4133a0cc3671bd63e72ffd48f2" name="a9d127b4133a0cc3671bd63e72ffd48f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d127b4133a0cc3671bd63e72ffd48f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e6e79fe4f6f3fe08294ff511a048827" name="a7e6e79fe4f6f3fe08294ff511a048827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6e79fe4f6f3fe08294ff511a048827">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84da74d50f6edb2b50a86a471360a8fa" name="a84da74d50f6edb2b50a86a471360a8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84da74d50f6edb2b50a86a471360a8fa">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae404cc4488d276604f687cb09a09c7d0" name="ae404cc4488d276604f687cb09a09c7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae404cc4488d276604f687cb09a09c7d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3401e0a5a0860444a2cdded6f79bc41b" name="a3401e0a5a0860444a2cdded6f79bc41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3401e0a5a0860444a2cdded6f79bc41b">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42913dc257c93f0d1dbd734e8d39be00" name="a42913dc257c93f0d1dbd734e8d39be00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42913dc257c93f0d1dbd734e8d39be00">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7427299b98ca63e9578765939f48cc1a" name="a7427299b98ca63e9578765939f48cc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7427299b98ca63e9578765939f48cc1a">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c03e7b827f414d368572253a5f4a7bb" name="a9c03e7b827f414d368572253a5f4a7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c03e7b827f414d368572253a5f4a7bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d9dfb1f7783036ff119bbe24698b542" name="a2d9dfb1f7783036ff119bbe24698b542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9dfb1f7783036ff119bbe24698b542">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fe15d17c4b6fcf612c25f564a373fd7" name="a3fe15d17c4b6fcf612c25f564a373fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe15d17c4b6fcf612c25f564a373fd7">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff32c893f5216caf37798c6a0974f5b0" name="aff32c893f5216caf37798c6a0974f5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff32c893f5216caf37798c6a0974f5b0">&#9670;&#160;</a></span>PADS_BANK0_GPIO10_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO10_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e44b314b1c1a888b0843641caf2a69f" name="a3e44b314b1c1a888b0843641caf2a69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e44b314b1c1a888b0843641caf2a69f">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f0e1e06cf6fba86754d75a97d33ebc6" name="a2f0e1e06cf6fba86754d75a97d33ebc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0e1e06cf6fba86754d75a97d33ebc6">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9038c2000d99f1958b355ed4b3a6cc65" name="a9038c2000d99f1958b355ed4b3a6cc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9038c2000d99f1958b355ed4b3a6cc65">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7953c9ead9d6b02c9065cf0abc855ff" name="ab7953c9ead9d6b02c9065cf0abc855ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7953c9ead9d6b02c9065cf0abc855ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d43fb74df8dfe1de107f8a86c70ce54" name="a1d43fb74df8dfe1de107f8a86c70ce54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d43fb74df8dfe1de107f8a86c70ce54">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71c8adac8a57440454b5926da4d02404" name="a71c8adac8a57440454b5926da4d02404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71c8adac8a57440454b5926da4d02404">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79a28fff0a77a1c06a1a677e32ba690f" name="a79a28fff0a77a1c06a1a677e32ba690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a28fff0a77a1c06a1a677e32ba690f">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae61adb0dddccd3022230dc6ca8f193b" name="aae61adb0dddccd3022230dc6ca8f193b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae61adb0dddccd3022230dc6ca8f193b">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949d662a6d8210acb7eded2cee7642a4" name="a949d662a6d8210acb7eded2cee7642a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949d662a6d8210acb7eded2cee7642a4">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa06776974eed8f5719591fb48958242e" name="aa06776974eed8f5719591fb48958242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06776974eed8f5719591fb48958242e">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a538044cf5e6aacbb021e3fd00c8e4f4e" name="a538044cf5e6aacbb021e3fd00c8e4f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538044cf5e6aacbb021e3fd00c8e4f4e">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a513aa2b2e7796f7a67b69e585d4b4c48" name="a513aa2b2e7796f7a67b69e585d4b4c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513aa2b2e7796f7a67b69e585d4b4c48">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67767f5c1945af0a82ef3d6e32fbe414" name="a67767f5c1945af0a82ef3d6e32fbe414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67767f5c1945af0a82ef3d6e32fbe414">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a424b85f714eff010424d322434b2761d" name="a424b85f714eff010424d322434b2761d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424b85f714eff010424d322434b2761d">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a113b011dc410b752c33c6228127d2e92" name="a113b011dc410b752c33c6228127d2e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113b011dc410b752c33c6228127d2e92">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10002637368cd8b6157d69d2e9c13c62" name="a10002637368cd8b6157d69d2e9c13c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10002637368cd8b6157d69d2e9c13c62">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af693040f9e8378c0a27c62c99f839c1d" name="af693040f9e8378c0a27c62c99f839c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af693040f9e8378c0a27c62c99f839c1d">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b2f91979201bfb415314b6d95d7bde" name="ab2b2f91979201bfb415314b6d95d7bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b2f91979201bfb415314b6d95d7bde">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b7b0e62a1d8d612b629677b57cfd78" name="a30b7b0e62a1d8d612b629677b57cfd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b7b0e62a1d8d612b629677b57cfd78">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d3252e39bce14d2af9eab8bab725cbf" name="a7d3252e39bce14d2af9eab8bab725cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3252e39bce14d2af9eab8bab725cbf">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab42f0cb3f2562922dfcaf254521e4537" name="ab42f0cb3f2562922dfcaf254521e4537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42f0cb3f2562922dfcaf254521e4537">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fe7c3e13878f2010f603b7d0fde8ef2" name="a3fe7c3e13878f2010f603b7d0fde8ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe7c3e13878f2010f603b7d0fde8ef2">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e09267bcccd5301f253b036065b862" name="a03e09267bcccd5301f253b036065b862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e09267bcccd5301f253b036065b862">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a670f2725b42df44c94ff5768733f598c" name="a670f2725b42df44c94ff5768733f598c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670f2725b42df44c94ff5768733f598c">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a432f99080a9b11a0943c4a2728fb0370" name="a432f99080a9b11a0943c4a2728fb0370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a432f99080a9b11a0943c4a2728fb0370">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a104e86afc80ba31f2a17fc6685003b4b" name="a104e86afc80ba31f2a17fc6685003b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104e86afc80ba31f2a17fc6685003b4b">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23e52df72a02a0adf6afd785b41e005a" name="a23e52df72a02a0adf6afd785b41e005a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e52df72a02a0adf6afd785b41e005a">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa44275625784b951d4c4069462d5d1f" name="afa44275625784b951d4c4069462d5d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa44275625784b951d4c4069462d5d1f">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95c57f728131ea99c6ce9d825bcbb9d4" name="a95c57f728131ea99c6ce9d825bcbb9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c57f728131ea99c6ce9d825bcbb9d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0141b4ca4a52e60dc158a70edfeb427" name="af0141b4ca4a52e60dc158a70edfeb427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0141b4ca4a52e60dc158a70edfeb427">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a711849d4bfb694c4484f6c73c932323f" name="a711849d4bfb694c4484f6c73c932323f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a711849d4bfb694c4484f6c73c932323f">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada2b604f1d8b96e95873acdc4a21cb8b" name="ada2b604f1d8b96e95873acdc4a21cb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2b604f1d8b96e95873acdc4a21cb8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33ada8027e3293221942423991f046f3" name="a33ada8027e3293221942423991f046f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ada8027e3293221942423991f046f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4110d6b5c803089aaedb3584f9a6e4c6" name="a4110d6b5c803089aaedb3584f9a6e4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4110d6b5c803089aaedb3584f9a6e4c6">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9e00420f4eb8c389ab3e858a56b490e" name="aa9e00420f4eb8c389ab3e858a56b490e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e00420f4eb8c389ab3e858a56b490e">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d61fc41d6e556d07e7ee60f1fea5b1" name="a22d61fc41d6e556d07e7ee60f1fea5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d61fc41d6e556d07e7ee60f1fea5b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc9d759a681fcf0138d4b16ff8b16375" name="adc9d759a681fcf0138d4b16ff8b16375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc9d759a681fcf0138d4b16ff8b16375">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ac6670d9aa4f383502c870b9b430b1e" name="a8ac6670d9aa4f383502c870b9b430b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac6670d9aa4f383502c870b9b430b1e">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad722ed5c17cb5eafe4cfc0481d189d02" name="ad722ed5c17cb5eafe4cfc0481d189d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad722ed5c17cb5eafe4cfc0481d189d02">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7e4a7e729c29ed8ef21ab270602c76b" name="ac7e4a7e729c29ed8ef21ab270602c76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e4a7e729c29ed8ef21ab270602c76b">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b667e1e9bf12e1230ae7bec7ba64e57" name="a1b667e1e9bf12e1230ae7bec7ba64e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b667e1e9bf12e1230ae7bec7ba64e57">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53298deab73540d7f84ff220edc73179" name="a53298deab73540d7f84ff220edc73179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53298deab73540d7f84ff220edc73179">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9be454cc4403ca4dbd58c7f89251767" name="ac9be454cc4403ca4dbd58c7f89251767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9be454cc4403ca4dbd58c7f89251767">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac30c798ad86da79e840f96ffd78a8e3d" name="ac30c798ad86da79e840f96ffd78a8e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30c798ad86da79e840f96ffd78a8e3d">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5a6824a3d1f9cce79047eed1f6b7932" name="ae5a6824a3d1f9cce79047eed1f6b7932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a6824a3d1f9cce79047eed1f6b7932">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f83d9ca944cf8bf22dd0dcf8942617e" name="a9f83d9ca944cf8bf22dd0dcf8942617e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f83d9ca944cf8bf22dd0dcf8942617e">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314280d384dc33ead9fad85a73d5bd3b" name="a314280d384dc33ead9fad85a73d5bd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314280d384dc33ead9fad85a73d5bd3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO11_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO11_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a808ded508ba2b572120f8a22db3c45c5" name="a808ded508ba2b572120f8a22db3c45c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808ded508ba2b572120f8a22db3c45c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60794c3b86a9456e6373e56ddbdcac0b" name="a60794c3b86a9456e6373e56ddbdcac0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60794c3b86a9456e6373e56ddbdcac0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15ae2c188d5017d8cb4a349f97c6c8b9" name="a15ae2c188d5017d8cb4a349f97c6c8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae2c188d5017d8cb4a349f97c6c8b9">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1d914c1a46e2b4d00d36b65dd07cc23" name="ae1d914c1a46e2b4d00d36b65dd07cc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d914c1a46e2b4d00d36b65dd07cc23">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676a287027d8d3df63aa8330b6f604c5" name="a676a287027d8d3df63aa8330b6f604c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676a287027d8d3df63aa8330b6f604c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3232d1262ee4ab64495b1dcae594179f" name="a3232d1262ee4ab64495b1dcae594179f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3232d1262ee4ab64495b1dcae594179f">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c43103dc9dfd3a4eb00b9e5d13b4331" name="a4c43103dc9dfd3a4eb00b9e5d13b4331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c43103dc9dfd3a4eb00b9e5d13b4331">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b86a03ed397b6fa2f967b465b8d6a7" name="a11b86a03ed397b6fa2f967b465b8d6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b86a03ed397b6fa2f967b465b8d6a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d5edb448face986d92a2a3e9c5403e" name="a48d5edb448face986d92a2a3e9c5403e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d5edb448face986d92a2a3e9c5403e">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a261e81853977ac5a961aef1465e67235" name="a261e81853977ac5a961aef1465e67235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261e81853977ac5a961aef1465e67235">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedbce1c10c2de67cf0e4a381317754c3" name="aedbce1c10c2de67cf0e4a381317754c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbce1c10c2de67cf0e4a381317754c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94bc1f53979e18d2b32c14e993e074eb" name="a94bc1f53979e18d2b32c14e993e074eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bc1f53979e18d2b32c14e993e074eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84b55a96c1692ae4a6f4943527f401e" name="ab84b55a96c1692ae4a6f4943527f401e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84b55a96c1692ae4a6f4943527f401e">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2918d84c8775b53a016c2d8e491dfc6" name="ad2918d84c8775b53a016c2d8e491dfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2918d84c8775b53a016c2d8e491dfc6">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21466f9a0bd54c3a8c44399302aa983d" name="a21466f9a0bd54c3a8c44399302aa983d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21466f9a0bd54c3a8c44399302aa983d">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff59d3adc0e400bbd9aae23bdc4b32f2" name="aff59d3adc0e400bbd9aae23bdc4b32f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff59d3adc0e400bbd9aae23bdc4b32f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae96620cf621c7b7dbe6c84ecf82a0482" name="ae96620cf621c7b7dbe6c84ecf82a0482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96620cf621c7b7dbe6c84ecf82a0482">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137a2b2222aa04709a2f537ff88bf793" name="a137a2b2222aa04709a2f537ff88bf793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137a2b2222aa04709a2f537ff88bf793">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00b104b9eeea977f4d7f1d9590044a7" name="aa00b104b9eeea977f4d7f1d9590044a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00b104b9eeea977f4d7f1d9590044a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33bbb53aa7781fd2bff22b4210138234" name="a33bbb53aa7781fd2bff22b4210138234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33bbb53aa7781fd2bff22b4210138234">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a330ce824dd847d04bc95e3e6d8641d51" name="a330ce824dd847d04bc95e3e6d8641d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330ce824dd847d04bc95e3e6d8641d51">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a299c3bbb1909fa4de85d1b59eabc696c" name="a299c3bbb1909fa4de85d1b59eabc696c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299c3bbb1909fa4de85d1b59eabc696c">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588edcf7abdb6f26a22a7871740998f9" name="a588edcf7abdb6f26a22a7871740998f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588edcf7abdb6f26a22a7871740998f9">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa1c221e9192c0c6361832b580243261" name="afa1c221e9192c0c6361832b580243261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa1c221e9192c0c6361832b580243261">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab89e28fdfabbce9aaef89995e5947435" name="ab89e28fdfabbce9aaef89995e5947435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89e28fdfabbce9aaef89995e5947435">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb22389054504824535d5c5a9ca8712c" name="aeb22389054504824535d5c5a9ca8712c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb22389054504824535d5c5a9ca8712c">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61bef5f91f3d3700ec55c38ca258c615" name="a61bef5f91f3d3700ec55c38ca258c615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61bef5f91f3d3700ec55c38ca258c615">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a979a80e47b1ba5da19d909b2cc53ae88" name="a979a80e47b1ba5da19d909b2cc53ae88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979a80e47b1ba5da19d909b2cc53ae88">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1680cf7b6fb8357d34ecc1a7eb58d2e" name="ae1680cf7b6fb8357d34ecc1a7eb58d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1680cf7b6fb8357d34ecc1a7eb58d2e">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a310146b91a557e22678e1e1d2241f906" name="a310146b91a557e22678e1e1d2241f906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310146b91a557e22678e1e1d2241f906">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a391b000dffa9bd236b15c36be11f4c73" name="a391b000dffa9bd236b15c36be11f4c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391b000dffa9bd236b15c36be11f4c73">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf461cb54891525732ddaa8c93eb2d59" name="aaf461cb54891525732ddaa8c93eb2d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf461cb54891525732ddaa8c93eb2d59">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb450aba96e1db041293f6153c29cee2" name="adb450aba96e1db041293f6153c29cee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb450aba96e1db041293f6153c29cee2">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a380669a9e57b1ffafa1f3ecccab601be" name="a380669a9e57b1ffafa1f3ecccab601be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380669a9e57b1ffafa1f3ecccab601be">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a899119d19ff1fc9097503e5efba13cb0" name="a899119d19ff1fc9097503e5efba13cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899119d19ff1fc9097503e5efba13cb0">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f7d6e8cf160ae436856c5f428f76202" name="a6f7d6e8cf160ae436856c5f428f76202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7d6e8cf160ae436856c5f428f76202">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3607c7790d195cce4b254eeb5cc01082" name="a3607c7790d195cce4b254eeb5cc01082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3607c7790d195cce4b254eeb5cc01082">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4f01d576b3054315b33de97b087b09e" name="ab4f01d576b3054315b33de97b087b09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4f01d576b3054315b33de97b087b09e">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7064cfb2fd42caf094e356201d412a22" name="a7064cfb2fd42caf094e356201d412a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7064cfb2fd42caf094e356201d412a22">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b7e64beaac7332f6c887344177e6304" name="a2b7e64beaac7332f6c887344177e6304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7e64beaac7332f6c887344177e6304">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1465e51628e5a6e612d2e663fd7283bd" name="a1465e51628e5a6e612d2e663fd7283bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1465e51628e5a6e612d2e663fd7283bd">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74988664a779e1b6ad3e507658e4fd07" name="a74988664a779e1b6ad3e507658e4fd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74988664a779e1b6ad3e507658e4fd07">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef01045a5e1473a33fd5558aefb76d6b" name="aef01045a5e1473a33fd5558aefb76d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef01045a5e1473a33fd5558aefb76d6b">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af403fc9549ee259eec41271ac7bc8099" name="af403fc9549ee259eec41271ac7bc8099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af403fc9549ee259eec41271ac7bc8099">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8875f7de1433ecca6581e650e3ee456d" name="a8875f7de1433ecca6581e650e3ee456d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8875f7de1433ecca6581e650e3ee456d">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2a227c8e969bdea6098aa261e3e3e70" name="af2a227c8e969bdea6098aa261e3e3e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a227c8e969bdea6098aa261e3e3e70">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaf439b9c5147778fd7f134e49dd4b0e" name="adaf439b9c5147778fd7f134e49dd4b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf439b9c5147778fd7f134e49dd4b0e">&#9670;&#160;</a></span>PADS_BANK0_GPIO12_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO12_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b950d31d2237dd9f1b99c02e98cb01" name="af3b950d31d2237dd9f1b99c02e98cb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b950d31d2237dd9f1b99c02e98cb01">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49897697c6f16a40724cd207ef84f49f" name="a49897697c6f16a40724cd207ef84f49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49897697c6f16a40724cd207ef84f49f">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc6503875844f3e19aaa4e97b681f9ca" name="afc6503875844f3e19aaa4e97b681f9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6503875844f3e19aaa4e97b681f9ca">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228477431f63af68ec689c722be6c6c3" name="a228477431f63af68ec689c722be6c6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228477431f63af68ec689c722be6c6c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aebf9656b077f32e97f99017efc3c5f" name="a3aebf9656b077f32e97f99017efc3c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aebf9656b077f32e97f99017efc3c5f">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05a93ff34a86be3bb6f9c5af21e8c55b" name="a05a93ff34a86be3bb6f9c5af21e8c55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a93ff34a86be3bb6f9c5af21e8c55b">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18b6401a05d5401d0df35a2fe2c1fa4" name="ae18b6401a05d5401d0df35a2fe2c1fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18b6401a05d5401d0df35a2fe2c1fa4">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e6076a98fc6c8751dfc3d57cad41e31" name="a4e6076a98fc6c8751dfc3d57cad41e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6076a98fc6c8751dfc3d57cad41e31">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a454ebf0e485ce65bb5f1d5e179646636" name="a454ebf0e485ce65bb5f1d5e179646636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454ebf0e485ce65bb5f1d5e179646636">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbc6bdc3b79bd0becd4d721cf0db4435" name="afbc6bdc3b79bd0becd4d721cf0db4435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc6bdc3b79bd0becd4d721cf0db4435">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52b0b9a9361f1aa5f1ceba3dade24c5c" name="a52b0b9a9361f1aa5f1ceba3dade24c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b0b9a9361f1aa5f1ceba3dade24c5c">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb9b888612631968bf416aa63316e23" name="aabb9b888612631968bf416aa63316e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb9b888612631968bf416aa63316e23">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12f274b5990c598e6d1c7ee10b1e983" name="ab12f274b5990c598e6d1c7ee10b1e983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12f274b5990c598e6d1c7ee10b1e983">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abee0702de6aba8a19cf2780d3e8e2a0b" name="abee0702de6aba8a19cf2780d3e8e2a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee0702de6aba8a19cf2780d3e8e2a0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1732c04f707fd1bcbfa0574303d181" name="a5d1732c04f707fd1bcbfa0574303d181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1732c04f707fd1bcbfa0574303d181">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca8bca452aa79b24c97afe2309457bd" name="a0ca8bca452aa79b24c97afe2309457bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca8bca452aa79b24c97afe2309457bd">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f47688f286044b4b343b7f2470ec96" name="a07f47688f286044b4b343b7f2470ec96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f47688f286044b4b343b7f2470ec96">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5c34d9b0c8ca6df0bdbda75adf08540" name="af5c34d9b0c8ca6df0bdbda75adf08540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c34d9b0c8ca6df0bdbda75adf08540">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ab4f879e4a924494a76531333c78ed1" name="a2ab4f879e4a924494a76531333c78ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab4f879e4a924494a76531333c78ed1">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60c235c7e1457bab634686daebf7df32" name="a60c235c7e1457bab634686daebf7df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c235c7e1457bab634686daebf7df32">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8ab7c0e3d9b42f20a9fafbe2915bd2c" name="ae8ab7c0e3d9b42f20a9fafbe2915bd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ab7c0e3d9b42f20a9fafbe2915bd2c">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa5f5b7e67bf34b99ac9f3a17efa29e" name="a7aa5f5b7e67bf34b99ac9f3a17efa29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa5f5b7e67bf34b99ac9f3a17efa29e">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d3d31d3a1cc1edf4e5b8d765563be3" name="a75d3d31d3a1cc1edf4e5b8d765563be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d3d31d3a1cc1edf4e5b8d765563be3">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdb3bc288501efac0d967d6793012096" name="afdb3bc288501efac0d967d6793012096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb3bc288501efac0d967d6793012096">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d6e02d3ab4c13fadb6c9a357e599b62" name="a9d6e02d3ab4c13fadb6c9a357e599b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6e02d3ab4c13fadb6c9a357e599b62">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57d1c861e0beb377b81afa8ca5d78d37" name="a57d1c861e0beb377b81afa8ca5d78d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d1c861e0beb377b81afa8ca5d78d37">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78bc7788a8f6f4bf9739fdbd3f3653bc" name="a78bc7788a8f6f4bf9739fdbd3f3653bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bc7788a8f6f4bf9739fdbd3f3653bc">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe751345c3c740f0c5abc497ff618489" name="afe751345c3c740f0c5abc497ff618489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe751345c3c740f0c5abc497ff618489">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b112e6bbcff55202061f3a3c0217e3b" name="a8b112e6bbcff55202061f3a3c0217e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b112e6bbcff55202061f3a3c0217e3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa274d0a9cb2a1b1c19856f81a351993" name="aaa274d0a9cb2a1b1c19856f81a351993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa274d0a9cb2a1b1c19856f81a351993">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1066d39557e7bcc639dbe512bb449c01" name="a1066d39557e7bcc639dbe512bb449c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1066d39557e7bcc639dbe512bb449c01">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a161a22dcb852c93b735a225e8047cdc5" name="a161a22dcb852c93b735a225e8047cdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161a22dcb852c93b735a225e8047cdc5">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0477bde3357dea90348e8fab0f41d968" name="a0477bde3357dea90348e8fab0f41d968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0477bde3357dea90348e8fab0f41d968">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0bee5077c8c13bfa2b044abd20c1f20" name="ab0bee5077c8c13bfa2b044abd20c1f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bee5077c8c13bfa2b044abd20c1f20">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7206f99253403a5305484d9518ff6f8" name="ac7206f99253403a5305484d9518ff6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7206f99253403a5305484d9518ff6f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fcb321fb8adb3f6c31dccaad6603b01" name="a2fcb321fb8adb3f6c31dccaad6603b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcb321fb8adb3f6c31dccaad6603b01">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b73f80e9ae2955bf1c9fec8417ceb46" name="a8b73f80e9ae2955bf1c9fec8417ceb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b73f80e9ae2955bf1c9fec8417ceb46">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a294505b058337f6cf06f991c182b9f98" name="a294505b058337f6cf06f991c182b9f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294505b058337f6cf06f991c182b9f98">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8da23743eae75d5b0126cb9eace1ec3c" name="a8da23743eae75d5b0126cb9eace1ec3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da23743eae75d5b0126cb9eace1ec3c">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c3a265908e77b244df4f8b9d878467" name="aa9c3a265908e77b244df4f8b9d878467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c3a265908e77b244df4f8b9d878467">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab42e7a5e50703568bb99d4899091e3a1" name="ab42e7a5e50703568bb99d4899091e3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42e7a5e50703568bb99d4899091e3a1">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9cf284271e57540c77c4818cb73198c" name="ad9cf284271e57540c77c4818cb73198c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cf284271e57540c77c4818cb73198c">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf604b6d3e03d184e1466f3991b24138" name="abf604b6d3e03d184e1466f3991b24138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf604b6d3e03d184e1466f3991b24138">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af73403c7554631e7cba85bb18401ed34" name="af73403c7554631e7cba85bb18401ed34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73403c7554631e7cba85bb18401ed34">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4acf0f707dfd3b29fdbf30a8582f0b" name="a4d4acf0f707dfd3b29fdbf30a8582f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4acf0f707dfd3b29fdbf30a8582f0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae36fd510f13d22dc12c36db42ff29ef1" name="ae36fd510f13d22dc12c36db42ff29ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36fd510f13d22dc12c36db42ff29ef1">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cfae60f510206b60b4420c2e2c96510" name="a0cfae60f510206b60b4420c2e2c96510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfae60f510206b60b4420c2e2c96510">&#9670;&#160;</a></span>PADS_BANK0_GPIO13_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO13_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a67c81f9f85465520e3d661653ad59" name="a77a67c81f9f85465520e3d661653ad59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a67c81f9f85465520e3d661653ad59">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1013e93dc4ba2d3764587ae1b6dba4" name="ace1013e93dc4ba2d3764587ae1b6dba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1013e93dc4ba2d3764587ae1b6dba4">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af850c7fa132a3c62dcf8ce0cd1fe9151" name="af850c7fa132a3c62dcf8ce0cd1fe9151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af850c7fa132a3c62dcf8ce0cd1fe9151">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d149db868574c0c1a04749370587d21" name="a2d149db868574c0c1a04749370587d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d149db868574c0c1a04749370587d21">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a079086b344e6f5dfc659522e399a9a70" name="a079086b344e6f5dfc659522e399a9a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079086b344e6f5dfc659522e399a9a70">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e52be18ddfb99568f5908260ef1030a" name="a8e52be18ddfb99568f5908260ef1030a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e52be18ddfb99568f5908260ef1030a">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af263fd32808bb5ce3a36147c8a64a54f" name="af263fd32808bb5ce3a36147c8a64a54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af263fd32808bb5ce3a36147c8a64a54f">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e8b9db02908ebd849f867faac4c4cc" name="aa7e8b9db02908ebd849f867faac4c4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e8b9db02908ebd849f867faac4c4cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002e6f3f6110a4bccce8b53f2b232e39" name="a002e6f3f6110a4bccce8b53f2b232e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002e6f3f6110a4bccce8b53f2b232e39">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91383e1a0522246391cf56c7440d7c7f" name="a91383e1a0522246391cf56c7440d7c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91383e1a0522246391cf56c7440d7c7f">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a283b4c882769bdebbc2fcc2b958dcfd1" name="a283b4c882769bdebbc2fcc2b958dcfd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283b4c882769bdebbc2fcc2b958dcfd1">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55d8a9ecc23b7263238e5f49c9d45c6c" name="a55d8a9ecc23b7263238e5f49c9d45c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d8a9ecc23b7263238e5f49c9d45c6c">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae48839bef169de300677ae065024353b" name="ae48839bef169de300677ae065024353b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48839bef169de300677ae065024353b">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46a650e3b65b4522a7581f7502fd523e" name="a46a650e3b65b4522a7581f7502fd523e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a650e3b65b4522a7581f7502fd523e">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39a10c70236ddb67345f7622398edd07" name="a39a10c70236ddb67345f7622398edd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a10c70236ddb67345f7622398edd07">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6110a5c2700bcc9c8a86e56366d63e3a" name="a6110a5c2700bcc9c8a86e56366d63e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6110a5c2700bcc9c8a86e56366d63e3a">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03cd07a22aeb178642a2454e08ce0668" name="a03cd07a22aeb178642a2454e08ce0668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03cd07a22aeb178642a2454e08ce0668">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12d8e9b2206a7270df563518745658df" name="a12d8e9b2206a7270df563518745658df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d8e9b2206a7270df563518745658df">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c7726ad63b1bf01ae5b1ed751ea1401" name="a9c7726ad63b1bf01ae5b1ed751ea1401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7726ad63b1bf01ae5b1ed751ea1401">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d9dfa1ce728df6a97804b180477f78" name="a79d9dfa1ce728df6a97804b180477f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d9dfa1ce728df6a97804b180477f78">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a229bec32be9a2c367c93b0d5a66e714f" name="a229bec32be9a2c367c93b0d5a66e714f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229bec32be9a2c367c93b0d5a66e714f">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1675073599cde6bd26a730dc281ab89e" name="a1675073599cde6bd26a730dc281ab89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1675073599cde6bd26a730dc281ab89e">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5d30a6ae615d7a20328f486a3fb7554" name="ab5d30a6ae615d7a20328f486a3fb7554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d30a6ae615d7a20328f486a3fb7554">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecbf440e3c920bfb67a79b30f007dd44" name="aecbf440e3c920bfb67a79b30f007dd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbf440e3c920bfb67a79b30f007dd44">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfbc504034138c5cb67bafd629f2435f" name="adfbc504034138c5cb67bafd629f2435f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbc504034138c5cb67bafd629f2435f">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5397d1e2714497c5c93937057b427e0" name="ab5397d1e2714497c5c93937057b427e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5397d1e2714497c5c93937057b427e0">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e2a7dbfdb9230c074cdf9db25490b39" name="a6e2a7dbfdb9230c074cdf9db25490b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2a7dbfdb9230c074cdf9db25490b39">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12bb6caa238c5994f57c603871787ff0" name="a12bb6caa238c5994f57c603871787ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bb6caa238c5994f57c603871787ff0">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a236bd084ca266cbca3eb22da03a7ab87" name="a236bd084ca266cbca3eb22da03a7ab87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236bd084ca266cbca3eb22da03a7ab87">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6893a13554db40f1fdcfd4d28fe34f84" name="a6893a13554db40f1fdcfd4d28fe34f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6893a13554db40f1fdcfd4d28fe34f84">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd16f82393bb914e6959779ff2c124fc" name="abd16f82393bb914e6959779ff2c124fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd16f82393bb914e6959779ff2c124fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1118b3a521074a667212399e36b4c76f" name="a1118b3a521074a667212399e36b4c76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1118b3a521074a667212399e36b4c76f">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2497d73bf9ea71fc34813e8e0c280910" name="a2497d73bf9ea71fc34813e8e0c280910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2497d73bf9ea71fc34813e8e0c280910">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06c4c2d34ab5cb43ae8d4fbea2d8f76a" name="a06c4c2d34ab5cb43ae8d4fbea2d8f76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c4c2d34ab5cb43ae8d4fbea2d8f76a">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f0c504aba4e04c5c584351d095644a" name="af2f0c504aba4e04c5c584351d095644a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f0c504aba4e04c5c584351d095644a">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83cd13c8c83ebe6e3803d671ead3faea" name="a83cd13c8c83ebe6e3803d671ead3faea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83cd13c8c83ebe6e3803d671ead3faea">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc8410da5a70f8bee4243465cc9ac6c5" name="adc8410da5a70f8bee4243465cc9ac6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8410da5a70f8bee4243465cc9ac6c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b652cf4ff624e4195ded42d9acda238" name="a4b652cf4ff624e4195ded42d9acda238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b652cf4ff624e4195ded42d9acda238">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4c8cad3c3a843a96a0c9efccc58fea" name="aba4c8cad3c3a843a96a0c9efccc58fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4c8cad3c3a843a96a0c9efccc58fea">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a364ce5df02071a70f4523c4594eba952" name="a364ce5df02071a70f4523c4594eba952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364ce5df02071a70f4523c4594eba952">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a623c9a6ab189bd4e9eede55bbc96ae36" name="a623c9a6ab189bd4e9eede55bbc96ae36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623c9a6ab189bd4e9eede55bbc96ae36">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26536ac7c657d66e4e6d33f1d7fc6910" name="a26536ac7c657d66e4e6d33f1d7fc6910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26536ac7c657d66e4e6d33f1d7fc6910">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5766d5c92c41e25492f23703af179e86" name="a5766d5c92c41e25492f23703af179e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5766d5c92c41e25492f23703af179e86">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e1a1ac2092b62a15d04c5da13392709" name="a7e1a1ac2092b62a15d04c5da13392709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e1a1ac2092b62a15d04c5da13392709">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4986a5f3bfdeba4dacfe5b72cc647769" name="a4986a5f3bfdeba4dacfe5b72cc647769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4986a5f3bfdeba4dacfe5b72cc647769">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa23ea18125579ef57d908b26aca8a28b" name="aa23ea18125579ef57d908b26aca8a28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23ea18125579ef57d908b26aca8a28b">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16ff7af7b1c1b7dff966521c10e55e9a" name="a16ff7af7b1c1b7dff966521c10e55e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ff7af7b1c1b7dff966521c10e55e9a">&#9670;&#160;</a></span>PADS_BANK0_GPIO14_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO14_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c6254a8c931f217b88e0324f0e22e29" name="a5c6254a8c931f217b88e0324f0e22e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6254a8c931f217b88e0324f0e22e29">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3cceec45f689d20ca378cbb220192cf" name="ac3cceec45f689d20ca378cbb220192cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cceec45f689d20ca378cbb220192cf">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f5f2c4187334740639208d163c99654" name="a3f5f2c4187334740639208d163c99654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5f2c4187334740639208d163c99654">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c06d4681af6f4d61f90a71bf6381380" name="a0c06d4681af6f4d61f90a71bf6381380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c06d4681af6f4d61f90a71bf6381380">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61126658417c19f54c450cb3485e43fc" name="a61126658417c19f54c450cb3485e43fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61126658417c19f54c450cb3485e43fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af433975c31978f47fa3b8df8cd009195" name="af433975c31978f47fa3b8df8cd009195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af433975c31978f47fa3b8df8cd009195">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a253264c699722069b320781cb160f77f" name="a253264c699722069b320781cb160f77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253264c699722069b320781cb160f77f">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76defcced2b00fadaadeed639c3db2e8" name="a76defcced2b00fadaadeed639c3db2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76defcced2b00fadaadeed639c3db2e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad45a6dae34af6fcd29a32f9d67c81c55" name="ad45a6dae34af6fcd29a32f9d67c81c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45a6dae34af6fcd29a32f9d67c81c55">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9794f773c7d755b5363954f5fd93340" name="ab9794f773c7d755b5363954f5fd93340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9794f773c7d755b5363954f5fd93340">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fe90550348e07cea5a4f4726997d27" name="a16fe90550348e07cea5a4f4726997d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fe90550348e07cea5a4f4726997d27">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3071589578554bf02ef80705643ee6f2" name="a3071589578554bf02ef80705643ee6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3071589578554bf02ef80705643ee6f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a994d2be36d593ac347181967b53fd9ed" name="a994d2be36d593ac347181967b53fd9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994d2be36d593ac347181967b53fd9ed">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a197c018e38e669d937f4d521457b6ecc" name="a197c018e38e669d937f4d521457b6ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197c018e38e669d937f4d521457b6ecc">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acacbad41561512f42524486dbe294df6" name="acacbad41561512f42524486dbe294df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acacbad41561512f42524486dbe294df6">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc495959839fcb5db35e834f3206ad84" name="afc495959839fcb5db35e834f3206ad84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc495959839fcb5db35e834f3206ad84">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90040ad358e56fb4f20d3e44f542419e" name="a90040ad358e56fb4f20d3e44f542419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90040ad358e56fb4f20d3e44f542419e">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1625967a7f0a82dd0cd7e4b81eb8098" name="aa1625967a7f0a82dd0cd7e4b81eb8098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1625967a7f0a82dd0cd7e4b81eb8098">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd1ece0ba7fb53b7e4b4d91d00209259" name="abd1ece0ba7fb53b7e4b4d91d00209259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1ece0ba7fb53b7e4b4d91d00209259">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37337bea2db4892a8d29227ca5307866" name="a37337bea2db4892a8d29227ca5307866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37337bea2db4892a8d29227ca5307866">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf887bf23cfd83983b12a031379694b3" name="adf887bf23cfd83983b12a031379694b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf887bf23cfd83983b12a031379694b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec7a31866d38c48339fcc01c57fd7c85" name="aec7a31866d38c48339fcc01c57fd7c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7a31866d38c48339fcc01c57fd7c85">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f133a41f063f9f8187188c97f4c3a00" name="a5f133a41f063f9f8187188c97f4c3a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f133a41f063f9f8187188c97f4c3a00">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaceb2edbef0676483e9d7189c38ce128" name="aaceb2edbef0676483e9d7189c38ce128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaceb2edbef0676483e9d7189c38ce128">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fce1bbb2a0524ec3e246c4bf8623601" name="a9fce1bbb2a0524ec3e246c4bf8623601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fce1bbb2a0524ec3e246c4bf8623601">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ba878a1e418cfb6ad0d4d7537c0af14" name="a7ba878a1e418cfb6ad0d4d7537c0af14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba878a1e418cfb6ad0d4d7537c0af14">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6320bc03af454cd684b9149bf444caa8" name="a6320bc03af454cd684b9149bf444caa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6320bc03af454cd684b9149bf444caa8">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d8bb94954750c1f7f49582cea47606" name="a48d8bb94954750c1f7f49582cea47606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d8bb94954750c1f7f49582cea47606">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8464f104d91ee54d195d903ee53b409" name="af8464f104d91ee54d195d903ee53b409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8464f104d91ee54d195d903ee53b409">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7837bb62273e9c201b7bc392ddcede47" name="a7837bb62273e9c201b7bc392ddcede47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7837bb62273e9c201b7bc392ddcede47">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfee37f0677a06123c911ae38db782d6" name="adfee37f0677a06123c911ae38db782d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfee37f0677a06123c911ae38db782d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f90b76d1750537abf6d62983c0797dc" name="a2f90b76d1750537abf6d62983c0797dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f90b76d1750537abf6d62983c0797dc">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab816a5c6263ba0c269ea57b7a71abdbd" name="ab816a5c6263ba0c269ea57b7a71abdbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab816a5c6263ba0c269ea57b7a71abdbd">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67804bb32afee35e3be4d4a73b985621" name="a67804bb32afee35e3be4d4a73b985621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67804bb32afee35e3be4d4a73b985621">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ce38f147d744b19248d67ba265cf773" name="a2ce38f147d744b19248d67ba265cf773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce38f147d744b19248d67ba265cf773">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51950fe3a0cedd4dff9c2309a436c3b" name="aa51950fe3a0cedd4dff9c2309a436c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51950fe3a0cedd4dff9c2309a436c3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40fc984d8033e512bb57aa45158d849d" name="a40fc984d8033e512bb57aa45158d849d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40fc984d8033e512bb57aa45158d849d">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ddecca471a93cd4d88410b73e7c7ab3" name="a6ddecca471a93cd4d88410b73e7c7ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ddecca471a93cd4d88410b73e7c7ab3">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4dcbe0ca37b4db1d4a077b5df1fce0f" name="ad4dcbe0ca37b4db1d4a077b5df1fce0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4dcbe0ca37b4db1d4a077b5df1fce0f">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a391fc293bd295b6ca42aaf6093aa072c" name="a391fc293bd295b6ca42aaf6093aa072c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391fc293bd295b6ca42aaf6093aa072c">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51cef7ff552b39453833d56fb9f0e4ec" name="a51cef7ff552b39453833d56fb9f0e4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51cef7ff552b39453833d56fb9f0e4ec">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0f26ac851bd11bb7f5d41ad7d872ce" name="a8f0f26ac851bd11bb7f5d41ad7d872ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0f26ac851bd11bb7f5d41ad7d872ce">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f645ed767c36b256a961617e8772d9" name="ab0f645ed767c36b256a961617e8772d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f645ed767c36b256a961617e8772d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74f14fba88e4ea7c98901976dad37d4d" name="a74f14fba88e4ea7c98901976dad37d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f14fba88e4ea7c98901976dad37d4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b40ddae99bfc21de0aecfbb047c28d" name="af2b40ddae99bfc21de0aecfbb047c28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40ddae99bfc21de0aecfbb047c28d">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5533a847be432f70a8421290d362cfb2" name="a5533a847be432f70a8421290d362cfb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5533a847be432f70a8421290d362cfb2">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9c3dd14ca6e85e180eed623df17232c" name="ad9c3dd14ca6e85e180eed623df17232c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c3dd14ca6e85e180eed623df17232c">&#9670;&#160;</a></span>PADS_BANK0_GPIO15_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO15_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a132574688f1381387afebea0256c685d" name="a132574688f1381387afebea0256c685d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132574688f1381387afebea0256c685d">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e0c4e526ee8586c9d52e15a5b1a3b5a" name="a5e0c4e526ee8586c9d52e15a5b1a3b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0c4e526ee8586c9d52e15a5b1a3b5a">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77b64c11cacc27c9e440add9c1beea5c" name="a77b64c11cacc27c9e440add9c1beea5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b64c11cacc27c9e440add9c1beea5c">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e2112bb133f88e6827b16639119e7e" name="ad0e2112bb133f88e6827b16639119e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e2112bb133f88e6827b16639119e7e">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc091e35a01c1cfbe144c21bae12ea0d" name="afc091e35a01c1cfbe144c21bae12ea0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc091e35a01c1cfbe144c21bae12ea0d">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c26623569c043c024682be7b7e728cf" name="a5c26623569c043c024682be7b7e728cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c26623569c043c024682be7b7e728cf">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61dcbba492cd1178d683ff83847a3b96" name="a61dcbba492cd1178d683ff83847a3b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61dcbba492cd1178d683ff83847a3b96">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4810668fcd271de4165e69ffae785c0b" name="a4810668fcd271de4165e69ffae785c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4810668fcd271de4165e69ffae785c0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e6ff7d6afc731555c0e5291adbac87b" name="a1e6ff7d6afc731555c0e5291adbac87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6ff7d6afc731555c0e5291adbac87b">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51bd8f249f5e3e30f535b9e376effb70" name="a51bd8f249f5e3e30f535b9e376effb70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51bd8f249f5e3e30f535b9e376effb70">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e76299d844d47d6bce4148c26dc788" name="a75e76299d844d47d6bce4148c26dc788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e76299d844d47d6bce4148c26dc788">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a455f2696dfccd068d39dd37e58b965d6" name="a455f2696dfccd068d39dd37e58b965d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455f2696dfccd068d39dd37e58b965d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c9981eb0e59b9b2eead08fbfc5c66a5" name="a3c9981eb0e59b9b2eead08fbfc5c66a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9981eb0e59b9b2eead08fbfc5c66a5">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a46cd1db2090be9d96d463ce65f333f" name="a6a46cd1db2090be9d96d463ce65f333f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a46cd1db2090be9d96d463ce65f333f">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7114745fe863b41a5986c79075862d04" name="a7114745fe863b41a5986c79075862d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7114745fe863b41a5986c79075862d04">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83c793f7a4b7bdc7a24f5a16e01f8bea" name="a83c793f7a4b7bdc7a24f5a16e01f8bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c793f7a4b7bdc7a24f5a16e01f8bea">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee626449e5fd8ef84c9e98512d225190" name="aee626449e5fd8ef84c9e98512d225190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee626449e5fd8ef84c9e98512d225190">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adca48afff3c0000085a5ad4ff929c83a" name="adca48afff3c0000085a5ad4ff929c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca48afff3c0000085a5ad4ff929c83a">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c28e2227cb2d4dbe5676106a339e306" name="a7c28e2227cb2d4dbe5676106a339e306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c28e2227cb2d4dbe5676106a339e306">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3126244336ea7492e962a81203a5c9d6" name="a3126244336ea7492e962a81203a5c9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3126244336ea7492e962a81203a5c9d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aa67d525ee7a622d8f124d90ac94a18" name="a9aa67d525ee7a622d8f124d90ac94a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa67d525ee7a622d8f124d90ac94a18">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb9679dc77ad5af3b6a5a8935c905134" name="afb9679dc77ad5af3b6a5a8935c905134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9679dc77ad5af3b6a5a8935c905134">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0831a205b82da99944773441c19ab34" name="af0831a205b82da99944773441c19ab34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0831a205b82da99944773441c19ab34">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1780c2900e5de5ca88988ef1a330ea94" name="a1780c2900e5de5ca88988ef1a330ea94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1780c2900e5de5ca88988ef1a330ea94">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97c19e9f86906d50b4c341b9450da450" name="a97c19e9f86906d50b4c341b9450da450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c19e9f86906d50b4c341b9450da450">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8563ed6f975b32c6c4409e02ad11004" name="ac8563ed6f975b32c6c4409e02ad11004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8563ed6f975b32c6c4409e02ad11004">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa054252ee2cf5c169aa1b5a57a5b2c59" name="aa054252ee2cf5c169aa1b5a57a5b2c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa054252ee2cf5c169aa1b5a57a5b2c59">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79a9fc2c55049ded87ae3785e13c9076" name="a79a9fc2c55049ded87ae3785e13c9076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a9fc2c55049ded87ae3785e13c9076">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac969f8a99d39615d5adab5feb5d22055" name="ac969f8a99d39615d5adab5feb5d22055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac969f8a99d39615d5adab5feb5d22055">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462694c65fe4cbe94f83c494b13073d7" name="a462694c65fe4cbe94f83c494b13073d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462694c65fe4cbe94f83c494b13073d7">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa8d00a0bd7411faf152c2c2ef489bc2" name="aaa8d00a0bd7411faf152c2c2ef489bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8d00a0bd7411faf152c2c2ef489bc2">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa53766182047a2163a2db8c52db0fbb" name="afa53766182047a2163a2db8c52db0fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa53766182047a2163a2db8c52db0fbb">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b173bef69b86ce4d8cf5eac63cc8ed2" name="a2b173bef69b86ce4d8cf5eac63cc8ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b173bef69b86ce4d8cf5eac63cc8ed2">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada603ce922baa77f1c233e3940fa9ea2" name="ada603ce922baa77f1c233e3940fa9ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada603ce922baa77f1c233e3940fa9ea2">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656ceebe5095fbba0c8ce4c0445d1452" name="a656ceebe5095fbba0c8ce4c0445d1452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656ceebe5095fbba0c8ce4c0445d1452">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4cdbba365a49bf8f72cd8ca3d197507" name="aa4cdbba365a49bf8f72cd8ca3d197507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4cdbba365a49bf8f72cd8ca3d197507">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac924ed7337422cfac83078bc30d65cf3" name="ac924ed7337422cfac83078bc30d65cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac924ed7337422cfac83078bc30d65cf3">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f4832695f5455e9cb342e8e4b63090" name="a13f4832695f5455e9cb342e8e4b63090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f4832695f5455e9cb342e8e4b63090">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec83ba72ac232a0058f391fd3286babf" name="aec83ba72ac232a0058f391fd3286babf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec83ba72ac232a0058f391fd3286babf">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f4cc9d956394f08b36b801cad4ea86" name="a42f4cc9d956394f08b36b801cad4ea86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f4cc9d956394f08b36b801cad4ea86">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a585fba5bca904fbbcf5cb17479bc2b0e" name="a585fba5bca904fbbcf5cb17479bc2b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585fba5bca904fbbcf5cb17479bc2b0e">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07eb61d6e595c92392c6f72c4bcec50d" name="a07eb61d6e595c92392c6f72c4bcec50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07eb61d6e595c92392c6f72c4bcec50d">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0fc48f79a0ee3f77e90065ee174edd9" name="aa0fc48f79a0ee3f77e90065ee174edd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0fc48f79a0ee3f77e90065ee174edd9">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdbe2dbfe6528ad8c35ec11d774488bd" name="afdbe2dbfe6528ad8c35ec11d774488bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbe2dbfe6528ad8c35ec11d774488bd">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ed4382c7cd49741019b5799c984c69d" name="a5ed4382c7cd49741019b5799c984c69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed4382c7cd49741019b5799c984c69d">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1bd187aaf08b12a485c7572fc2921a9" name="ae1bd187aaf08b12a485c7572fc2921a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bd187aaf08b12a485c7572fc2921a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aa9db6ae4f315dac0360caece0582d8" name="a6aa9db6ae4f315dac0360caece0582d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa9db6ae4f315dac0360caece0582d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO16_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO16_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abca874289975e587e8d754f9b2f3db08" name="abca874289975e587e8d754f9b2f3db08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca874289975e587e8d754f9b2f3db08">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7900630e4386eeb7f07bb59ed2439736" name="a7900630e4386eeb7f07bb59ed2439736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7900630e4386eeb7f07bb59ed2439736">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4876c4fc8d1f60240cc699dca6b888bb" name="a4876c4fc8d1f60240cc699dca6b888bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4876c4fc8d1f60240cc699dca6b888bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3172f6aab04490eb45f32b4d296ec50b" name="a3172f6aab04490eb45f32b4d296ec50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3172f6aab04490eb45f32b4d296ec50b">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0283044b50b0b99a0d5edd91a5be020b" name="a0283044b50b0b99a0d5edd91a5be020b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0283044b50b0b99a0d5edd91a5be020b">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29315d3a74eff1eff5654f6fc0c1e313" name="a29315d3a74eff1eff5654f6fc0c1e313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29315d3a74eff1eff5654f6fc0c1e313">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1fa6c8f3103464142124c534ed85a14" name="ac1fa6c8f3103464142124c534ed85a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1fa6c8f3103464142124c534ed85a14">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a763483f51bff1091105c3cb6bc1450d2" name="a763483f51bff1091105c3cb6bc1450d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763483f51bff1091105c3cb6bc1450d2">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00b9efd9ef5305e1b3b036af2b8e5dc8" name="a00b9efd9ef5305e1b3b036af2b8e5dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b9efd9ef5305e1b3b036af2b8e5dc8">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7316bffd7613fe84d6a9f7f2b038a785" name="a7316bffd7613fe84d6a9f7f2b038a785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7316bffd7613fe84d6a9f7f2b038a785">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a578d9afb3cc9c836bd1cdbb725c53747" name="a578d9afb3cc9c836bd1cdbb725c53747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578d9afb3cc9c836bd1cdbb725c53747">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab17d570bc5d5d0f3b636aed3513fe999" name="ab17d570bc5d5d0f3b636aed3513fe999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17d570bc5d5d0f3b636aed3513fe999">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9efb65ac31c379830b08ba4eb32ebef3" name="a9efb65ac31c379830b08ba4eb32ebef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9efb65ac31c379830b08ba4eb32ebef3">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8139a87588cf9942b5127c88d4d88842" name="a8139a87588cf9942b5127c88d4d88842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8139a87588cf9942b5127c88d4d88842">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01f695b9f30edf86bdeeb4ed27a3f573" name="a01f695b9f30edf86bdeeb4ed27a3f573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f695b9f30edf86bdeeb4ed27a3f573">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab73b93d058a00a60d79c177221bb987a" name="ab73b93d058a00a60d79c177221bb987a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab73b93d058a00a60d79c177221bb987a">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefad0ebab1741e7270f098821d4eaab4" name="aefad0ebab1741e7270f098821d4eaab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefad0ebab1741e7270f098821d4eaab4">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afae38b07854f55b7a38182b04d25f0ee" name="afae38b07854f55b7a38182b04d25f0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae38b07854f55b7a38182b04d25f0ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeff4acbca8106d7ae7680db23fea6250" name="aeff4acbca8106d7ae7680db23fea6250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff4acbca8106d7ae7680db23fea6250">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac108621b2a5d2d636e84c9b9fc49ae55" name="ac108621b2a5d2d636e84c9b9fc49ae55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac108621b2a5d2d636e84c9b9fc49ae55">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfa4571586f91029fbb37b70c5db4997" name="adfa4571586f91029fbb37b70c5db4997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa4571586f91029fbb37b70c5db4997">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a408332701c56a230854e2a8c92afc1f3" name="a408332701c56a230854e2a8c92afc1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408332701c56a230854e2a8c92afc1f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a912de49ebbd281603b35dddb7941917a" name="a912de49ebbd281603b35dddb7941917a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a912de49ebbd281603b35dddb7941917a">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac78577620467f4bd24a2bfa81b8edde2" name="ac78577620467f4bd24a2bfa81b8edde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78577620467f4bd24a2bfa81b8edde2">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4869d482d8d5e05b99dc9e127eec0ca2" name="a4869d482d8d5e05b99dc9e127eec0ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4869d482d8d5e05b99dc9e127eec0ca2">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bab48a708b663ce915c2fd84bf87900" name="a6bab48a708b663ce915c2fd84bf87900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bab48a708b663ce915c2fd84bf87900">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cdbf6cc2db426c86a116fb2eea5b8e5" name="a6cdbf6cc2db426c86a116fb2eea5b8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cdbf6cc2db426c86a116fb2eea5b8e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b46e5c586ab3e6cf5d811713bfcd21" name="af2b46e5c586ab3e6cf5d811713bfcd21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b46e5c586ab3e6cf5d811713bfcd21">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8129a7259da62fdf60b247af47352b2" name="ae8129a7259da62fdf60b247af47352b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8129a7259da62fdf60b247af47352b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6ad358b25b74f74b07c79250cea9bd2" name="ae6ad358b25b74f74b07c79250cea9bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ad358b25b74f74b07c79250cea9bd2">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ea935dfb4808fa649e60f38cd3a91ff" name="a4ea935dfb4808fa649e60f38cd3a91ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ea935dfb4808fa649e60f38cd3a91ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac401b63bcd370a269a62f6daa4d10a1e" name="ac401b63bcd370a269a62f6daa4d10a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac401b63bcd370a269a62f6daa4d10a1e">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa773de1572fdf32eec251a6a83d51f37" name="aa773de1572fdf32eec251a6a83d51f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa773de1572fdf32eec251a6a83d51f37">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78c5ec6f1a61be6cb59ad6c58988993" name="aa78c5ec6f1a61be6cb59ad6c58988993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78c5ec6f1a61be6cb59ad6c58988993">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc88c22a9fc979d2e6480a75135778c" name="abcc88c22a9fc979d2e6480a75135778c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc88c22a9fc979d2e6480a75135778c">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0267caaedbc883f74c8a5a01a2083e06" name="a0267caaedbc883f74c8a5a01a2083e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0267caaedbc883f74c8a5a01a2083e06">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a051eab12ef219ec481fdd90a521b1f94" name="a051eab12ef219ec481fdd90a521b1f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051eab12ef219ec481fdd90a521b1f94">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a910933a984d25b5628433e3bf1caf40e" name="a910933a984d25b5628433e3bf1caf40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910933a984d25b5628433e3bf1caf40e">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a934526ab6d65b1d0c90cb732efdff8dc" name="a934526ab6d65b1d0c90cb732efdff8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934526ab6d65b1d0c90cb732efdff8dc">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a363032290566607fcdbf02b262b70667" name="a363032290566607fcdbf02b262b70667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363032290566607fcdbf02b262b70667">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07537dcfc62d914a8fbb3bd5a3c1174f" name="a07537dcfc62d914a8fbb3bd5a3c1174f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07537dcfc62d914a8fbb3bd5a3c1174f">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23a91f3b5c62708bf33b9caf6fb9b429" name="a23a91f3b5c62708bf33b9caf6fb9b429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a91f3b5c62708bf33b9caf6fb9b429">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a429b373140d2e9f747642be9573d8093" name="a429b373140d2e9f747642be9573d8093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429b373140d2e9f747642be9573d8093">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26302d03eeaee364ccc7e552c99f6368" name="a26302d03eeaee364ccc7e552c99f6368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26302d03eeaee364ccc7e552c99f6368">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40ee9c81954835ef8750d57f588ac83e" name="a40ee9c81954835ef8750d57f588ac83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ee9c81954835ef8750d57f588ac83e">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a895edd60dc05ed92639c15e3013c086b" name="a895edd60dc05ed92639c15e3013c086b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895edd60dc05ed92639c15e3013c086b">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a848d08a2b9ddebd401f1670b1be472a7" name="a848d08a2b9ddebd401f1670b1be472a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848d08a2b9ddebd401f1670b1be472a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO17_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO17_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad12dd91b720bcac9fcd8a54803ad7909" name="ad12dd91b720bcac9fcd8a54803ad7909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12dd91b720bcac9fcd8a54803ad7909">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3c6f7f68974990c75af6a654ac3cc9" name="adb3c6f7f68974990c75af6a654ac3cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3c6f7f68974990c75af6a654ac3cc9">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d24a4001836c085d199009d29b55001" name="a6d24a4001836c085d199009d29b55001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d24a4001836c085d199009d29b55001">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74d66ffbfe583377e9aaf582cc2699d1" name="a74d66ffbfe583377e9aaf582cc2699d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d66ffbfe583377e9aaf582cc2699d1">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe6126867a09f6f69981b1961239d2f" name="affe6126867a09f6f69981b1961239d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe6126867a09f6f69981b1961239d2f">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c79a6cfa000d14323ce4baaf7c4ff0f" name="a0c79a6cfa000d14323ce4baaf7c4ff0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c79a6cfa000d14323ce4baaf7c4ff0f">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe88af861e89bff05594b15caa2f7ad2" name="abe88af861e89bff05594b15caa2f7ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe88af861e89bff05594b15caa2f7ad2">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2570991ee8ea72b4ecfab61487dfe566" name="a2570991ee8ea72b4ecfab61487dfe566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2570991ee8ea72b4ecfab61487dfe566">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef030110994dbf5f21af2d1be28cac6" name="aeef030110994dbf5f21af2d1be28cac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef030110994dbf5f21af2d1be28cac6">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af86db15723a4bc727e0ed5a02639a27c" name="af86db15723a4bc727e0ed5a02639a27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86db15723a4bc727e0ed5a02639a27c">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a641e3623411f745acc6005eca36a385d" name="a641e3623411f745acc6005eca36a385d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641e3623411f745acc6005eca36a385d">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a517532f7b9e90638f780104d0416b0f3" name="a517532f7b9e90638f780104d0416b0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a517532f7b9e90638f780104d0416b0f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81a163ee0b87f8f34a6b1b5d7e1275ac" name="a81a163ee0b87f8f34a6b1b5d7e1275ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a163ee0b87f8f34a6b1b5d7e1275ac">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2190ead73bd75222500c160c39c42a0e" name="a2190ead73bd75222500c160c39c42a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2190ead73bd75222500c160c39c42a0e">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcdcfb3e9fc7d93df9627adcdedea125" name="abcdcfb3e9fc7d93df9627adcdedea125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcdcfb3e9fc7d93df9627adcdedea125">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cefaabd514c16791b4f2f900735dd3d" name="a1cefaabd514c16791b4f2f900735dd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cefaabd514c16791b4f2f900735dd3d">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01358596967694b15670d9588baadd0c" name="a01358596967694b15670d9588baadd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01358596967694b15670d9588baadd0c">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f7c1785f22a415d8f7d74971379250" name="ab0f7c1785f22a415d8f7d74971379250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f7c1785f22a415d8f7d74971379250">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ffb2bcd8120be36a47a6efeac23aca4" name="a5ffb2bcd8120be36a47a6efeac23aca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffb2bcd8120be36a47a6efeac23aca4">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a672034b3e9254b520a7ee35a97ff0ef0" name="a672034b3e9254b520a7ee35a97ff0ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672034b3e9254b520a7ee35a97ff0ef0">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd08501f02f8b346cb27e9b89649b984" name="abd08501f02f8b346cb27e9b89649b984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd08501f02f8b346cb27e9b89649b984">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f22b3724a004f3263fdcd5df7d3f508" name="a0f22b3724a004f3263fdcd5df7d3f508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f22b3724a004f3263fdcd5df7d3f508">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16bb38bbec4569269d751f94899e9bb1" name="a16bb38bbec4569269d751f94899e9bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16bb38bbec4569269d751f94899e9bb1">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecdd9cd00884706aa1eaea557b37470a" name="aecdd9cd00884706aa1eaea557b37470a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdd9cd00884706aa1eaea557b37470a">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08f9021c35b12beb5e3868f235cc746b" name="a08f9021c35b12beb5e3868f235cc746b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f9021c35b12beb5e3868f235cc746b">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a740c5018329a174100a23286814eddc2" name="a740c5018329a174100a23286814eddc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740c5018329a174100a23286814eddc2">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf70d2e8075c3b851e62b2bc7277bcbc" name="aaf70d2e8075c3b851e62b2bc7277bcbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf70d2e8075c3b851e62b2bc7277bcbc">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6dc32b4a539d15917f390a3e144b481" name="ac6dc32b4a539d15917f390a3e144b481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6dc32b4a539d15917f390a3e144b481">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33791d082838ad88ea27cb35e385478f" name="a33791d082838ad88ea27cb35e385478f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33791d082838ad88ea27cb35e385478f">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cd272472061ac7a39812b3ecee42690" name="a6cd272472061ac7a39812b3ecee42690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd272472061ac7a39812b3ecee42690">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168b3b4136a539cfaf133b22d9601d6f" name="a168b3b4136a539cfaf133b22d9601d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168b3b4136a539cfaf133b22d9601d6f">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6b122739fe4346781640a80a28f370f" name="ab6b122739fe4346781640a80a28f370f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b122739fe4346781640a80a28f370f">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04513f06ec0233c0202c4082eb37e0c3" name="a04513f06ec0233c0202c4082eb37e0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04513f06ec0233c0202c4082eb37e0c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe97f1d9cce29ef4c66454c1f3668d7a" name="afe97f1d9cce29ef4c66454c1f3668d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe97f1d9cce29ef4c66454c1f3668d7a">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d2602110d8b98430dd4ecf415dbc8d" name="a75d2602110d8b98430dd4ecf415dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d2602110d8b98430dd4ecf415dbc8d">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f5641e77e1d22698e530c3ee5965caa" name="a4f5641e77e1d22698e530c3ee5965caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5641e77e1d22698e530c3ee5965caa">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a829a1ac075a15eec36b7b1dd511b653e" name="a829a1ac075a15eec36b7b1dd511b653e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829a1ac075a15eec36b7b1dd511b653e">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e910a4040051c17f3f1a25a80bcd41" name="a75e910a4040051c17f3f1a25a80bcd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e910a4040051c17f3f1a25a80bcd41">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68aa08998bd33f8fdbe842e05cba0708" name="a68aa08998bd33f8fdbe842e05cba0708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68aa08998bd33f8fdbe842e05cba0708">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47dd2f93ae63f8e3fe1abce8ba20749c" name="a47dd2f93ae63f8e3fe1abce8ba20749c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47dd2f93ae63f8e3fe1abce8ba20749c">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af27915fca1bebc417822b4073e3e2303" name="af27915fca1bebc417822b4073e3e2303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27915fca1bebc417822b4073e3e2303">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47522b0dda612a8553e3184f35d95a70" name="a47522b0dda612a8553e3184f35d95a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47522b0dda612a8553e3184f35d95a70">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d88a27a26f4301d9f6983909ed79eab" name="a7d88a27a26f4301d9f6983909ed79eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d88a27a26f4301d9f6983909ed79eab">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77176f734c8e633dc86298ba280350c6" name="a77176f734c8e633dc86298ba280350c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77176f734c8e633dc86298ba280350c6">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb484f7aa37a36de755485b94bb07cc3" name="acb484f7aa37a36de755485b94bb07cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb484f7aa37a36de755485b94bb07cc3">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16d5ba3336f71ad5f85998dcbeb02fbe" name="a16d5ba3336f71ad5f85998dcbeb02fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d5ba3336f71ad5f85998dcbeb02fbe">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20a3776bec421e5b01bd2359a48558a2" name="a20a3776bec421e5b01bd2359a48558a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a3776bec421e5b01bd2359a48558a2">&#9670;&#160;</a></span>PADS_BANK0_GPIO18_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO18_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93fee17b1f42f7a9242c2b45c3fd08b0" name="a93fee17b1f42f7a9242c2b45c3fd08b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fee17b1f42f7a9242c2b45c3fd08b0">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8339d0ec1d0c54786d1b7c74f81f83c" name="af8339d0ec1d0c54786d1b7c74f81f83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8339d0ec1d0c54786d1b7c74f81f83c">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a1277c906e357923722f695daaa66a9" name="a8a1277c906e357923722f695daaa66a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1277c906e357923722f695daaa66a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2ec87042a33b958308b7951936d9d4c" name="ab2ec87042a33b958308b7951936d9d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ec87042a33b958308b7951936d9d4c">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a929264f1e8957324984d2f473789b869" name="a929264f1e8957324984d2f473789b869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929264f1e8957324984d2f473789b869">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79642379c48a9e636fd8bb19a639c708" name="a79642379c48a9e636fd8bb19a639c708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79642379c48a9e636fd8bb19a639c708">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bebc822ce0172d6ab05182a258b4075" name="a3bebc822ce0172d6ab05182a258b4075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bebc822ce0172d6ab05182a258b4075">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bec28164848018c521aa8fc134f3a60" name="a7bec28164848018c521aa8fc134f3a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bec28164848018c521aa8fc134f3a60">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6eed4048466f3aa23bc395813bbacc4" name="ab6eed4048466f3aa23bc395813bbacc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6eed4048466f3aa23bc395813bbacc4">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41d24646174907ad70fa75ce627e4c2b" name="a41d24646174907ad70fa75ce627e4c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d24646174907ad70fa75ce627e4c2b">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14ff6ec44cbc0c1990129c337f25f615" name="a14ff6ec44cbc0c1990129c337f25f615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ff6ec44cbc0c1990129c337f25f615">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a030144254911ced7b6f40459f3ef8b95" name="a030144254911ced7b6f40459f3ef8b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030144254911ced7b6f40459f3ef8b95">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41730f542f46c87c8d4951e334818d01" name="a41730f542f46c87c8d4951e334818d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41730f542f46c87c8d4951e334818d01">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1d60e5188b951ed702191431315e4a" name="a4e1d60e5188b951ed702191431315e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1d60e5188b951ed702191431315e4a">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b790aec7cf0cd185dc7a83e5f7f782f" name="a0b790aec7cf0cd185dc7a83e5f7f782f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b790aec7cf0cd185dc7a83e5f7f782f">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4d0da1f631e3c33a372b426f914bd92" name="ae4d0da1f631e3c33a372b426f914bd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d0da1f631e3c33a372b426f914bd92">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e2f1e0052100e1cfb5ca0881d1ccbf" name="aa2e2f1e0052100e1cfb5ca0881d1ccbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e2f1e0052100e1cfb5ca0881d1ccbf">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ea63da9436962864944ed9dda664f5b" name="a3ea63da9436962864944ed9dda664f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea63da9436962864944ed9dda664f5b">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6cb9585785fa6f6f8d8853aa6644571" name="af6cb9585785fa6f6f8d8853aa6644571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cb9585785fa6f6f8d8853aa6644571">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b4e6acb3627ef9c910a5b04def7019f" name="a9b4e6acb3627ef9c910a5b04def7019f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b4e6acb3627ef9c910a5b04def7019f">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad22eb84932aab1acf4fa057fc6870071" name="ad22eb84932aab1acf4fa057fc6870071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad22eb84932aab1acf4fa057fc6870071">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969bd232cef0ee486e038a9899f43eb2" name="a969bd232cef0ee486e038a9899f43eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969bd232cef0ee486e038a9899f43eb2">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a874a3d7f6026b197e38b4505f87cb3" name="a9a874a3d7f6026b197e38b4505f87cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a874a3d7f6026b197e38b4505f87cb3">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46b2f9e40d87aa429c8fa5363a36f385" name="a46b2f9e40d87aa429c8fa5363a36f385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b2f9e40d87aa429c8fa5363a36f385">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28a89499f1901aeb74272a914c6a09e4" name="a28a89499f1901aeb74272a914c6a09e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a89499f1901aeb74272a914c6a09e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8d7271a6f83fcd4450ac85a0bf84e35" name="ad8d7271a6f83fcd4450ac85a0bf84e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d7271a6f83fcd4450ac85a0bf84e35">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2128b015c39bb2aa5fc0f267b35a459" name="ad2128b015c39bb2aa5fc0f267b35a459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2128b015c39bb2aa5fc0f267b35a459">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5342a7a30a1425ef20fe8e0216da534c" name="a5342a7a30a1425ef20fe8e0216da534c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5342a7a30a1425ef20fe8e0216da534c">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac687298412854dfac2487b3fb4e7db8e" name="ac687298412854dfac2487b3fb4e7db8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac687298412854dfac2487b3fb4e7db8e">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2633ea3023b245a565c762fd0e7201e8" name="a2633ea3023b245a565c762fd0e7201e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2633ea3023b245a565c762fd0e7201e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad52c1f7e3758923deea3706546bb617" name="aad52c1f7e3758923deea3706546bb617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad52c1f7e3758923deea3706546bb617">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5099f40b63de2ae873c9e0783521ca42" name="a5099f40b63de2ae873c9e0783521ca42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5099f40b63de2ae873c9e0783521ca42">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c3fa54434262e52ff7958f8727631f0" name="a6c3fa54434262e52ff7958f8727631f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3fa54434262e52ff7958f8727631f0">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79930b234557c358dbd6208fb27fd26c" name="a79930b234557c358dbd6208fb27fd26c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79930b234557c358dbd6208fb27fd26c">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1733a8cb0a7fe2ea103d2cb3cf51f83a" name="a1733a8cb0a7fe2ea103d2cb3cf51f83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1733a8cb0a7fe2ea103d2cb3cf51f83a">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2738858e285a4f9e7c95a24e72eca6b8" name="a2738858e285a4f9e7c95a24e72eca6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2738858e285a4f9e7c95a24e72eca6b8">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50772f18bd8bde77b9befd912d83b222" name="a50772f18bd8bde77b9befd912d83b222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50772f18bd8bde77b9befd912d83b222">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aac73f93478bc8083b14b25c4f13798" name="a0aac73f93478bc8083b14b25c4f13798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aac73f93478bc8083b14b25c4f13798">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d0a4c93beb06b51666bbc7a5d19efc5" name="a4d0a4c93beb06b51666bbc7a5d19efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0a4c93beb06b51666bbc7a5d19efc5">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b66c3f203230cee849aaaa861596e32" name="a2b66c3f203230cee849aaaa861596e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b66c3f203230cee849aaaa861596e32">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedbbe0875b33cbba59f5ee59a285e3b2" name="aedbbe0875b33cbba59f5ee59a285e3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbbe0875b33cbba59f5ee59a285e3b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60a386bd6811390e4f4dbeff9e903d33" name="a60a386bd6811390e4f4dbeff9e903d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a386bd6811390e4f4dbeff9e903d33">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2efac296d13cb78a97d0ccc2d0b551fd" name="a2efac296d13cb78a97d0ccc2d0b551fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2efac296d13cb78a97d0ccc2d0b551fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc243391f7fff1acf85362954a06c665" name="abc243391f7fff1acf85362954a06c665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc243391f7fff1acf85362954a06c665">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4360bb01880a66a7438c46b66dbde2a" name="af4360bb01880a66a7438c46b66dbde2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4360bb01880a66a7438c46b66dbde2a">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64339055e20d3d8b71c4eb62b0bbc7b0" name="a64339055e20d3d8b71c4eb62b0bbc7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64339055e20d3d8b71c4eb62b0bbc7b0">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9caca9258b61da2c340e4e325e0673" name="a7b9caca9258b61da2c340e4e325e0673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9caca9258b61da2c340e4e325e0673">&#9670;&#160;</a></span>PADS_BANK0_GPIO19_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO19_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4b7e174face2c3d4f7e425bc75f86f2" name="ae4b7e174face2c3d4f7e425bc75f86f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b7e174face2c3d4f7e425bc75f86f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23b599d2f5f2c1b66391f6a5abe83e7d" name="a23b599d2f5f2c1b66391f6a5abe83e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23b599d2f5f2c1b66391f6a5abe83e7d">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6574f5a963fa105008a837ba3bde4dc" name="aa6574f5a963fa105008a837ba3bde4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6574f5a963fa105008a837ba3bde4dc">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fa9edc198768cd7cc99dd1e3c63dfb1" name="a6fa9edc198768cd7cc99dd1e3c63dfb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa9edc198768cd7cc99dd1e3c63dfb1">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c61879195f28f40911e0347011cea0d" name="a5c61879195f28f40911e0347011cea0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c61879195f28f40911e0347011cea0d">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9394bf5185ced2d0e2c3ccdf9210537a" name="a9394bf5185ced2d0e2c3ccdf9210537a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9394bf5185ced2d0e2c3ccdf9210537a">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbb51d732ef2003ed384dac48081620f" name="adbb51d732ef2003ed384dac48081620f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb51d732ef2003ed384dac48081620f">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23bbfac55caae8173c91bcbbb03db0fd" name="a23bbfac55caae8173c91bcbbb03db0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23bbfac55caae8173c91bcbbb03db0fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f0c0bf0d5c79578060cbcde717ee443" name="a9f0c0bf0d5c79578060cbcde717ee443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0c0bf0d5c79578060cbcde717ee443">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad139e2d5ef75018168024d56d33657f8" name="ad139e2d5ef75018168024d56d33657f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad139e2d5ef75018168024d56d33657f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6653577021a77e9ecc89f67f38369bbd" name="a6653577021a77e9ecc89f67f38369bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6653577021a77e9ecc89f67f38369bbd">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addc5a0be12024c396bf305a0b0267b9f" name="addc5a0be12024c396bf305a0b0267b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc5a0be12024c396bf305a0b0267b9f">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94a050b7ea6e05d2801c9189dca39467" name="a94a050b7ea6e05d2801c9189dca39467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a050b7ea6e05d2801c9189dca39467">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b208f2fd119ad5bb40305e6220762bb" name="a1b208f2fd119ad5bb40305e6220762bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b208f2fd119ad5bb40305e6220762bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5531817aeeda330ca5bffc35ea95fdba" name="a5531817aeeda330ca5bffc35ea95fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5531817aeeda330ca5bffc35ea95fdba">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba7b1136d1270bb4a88975a6b7323901" name="aba7b1136d1270bb4a88975a6b7323901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7b1136d1270bb4a88975a6b7323901">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24005754e19b885e6f44cd8fc3eb7f8d" name="a24005754e19b885e6f44cd8fc3eb7f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24005754e19b885e6f44cd8fc3eb7f8d">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afba67dccccc880696432a5bd35bf0493" name="afba67dccccc880696432a5bd35bf0493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba67dccccc880696432a5bd35bf0493">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec4f4d298d5ae071788d1d8d9bb0eb3" name="a3ec4f4d298d5ae071788d1d8d9bb0eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec4f4d298d5ae071788d1d8d9bb0eb3">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c16c9e1efb8aefb646af33c11bb7c58" name="a6c16c9e1efb8aefb646af33c11bb7c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c16c9e1efb8aefb646af33c11bb7c58">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e1fc72e31923b62a5e51e17efe5b0d3" name="a5e1fc72e31923b62a5e51e17efe5b0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1fc72e31923b62a5e51e17efe5b0d3">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf798f99b0bcf0565736446ba3d68d04" name="acf798f99b0bcf0565736446ba3d68d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf798f99b0bcf0565736446ba3d68d04">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba3b2206cc02883f9cc687cc417886e8" name="aba3b2206cc02883f9cc687cc417886e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3b2206cc02883f9cc687cc417886e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6964923ea1b176dc96a84bab106f862" name="ab6964923ea1b176dc96a84bab106f862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6964923ea1b176dc96a84bab106f862">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b9f1cf686cfcffa4c964571e52ad154" name="a8b9f1cf686cfcffa4c964571e52ad154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9f1cf686cfcffa4c964571e52ad154">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11f3f8abdd4f2fd13af0f5635532df39" name="a11f3f8abdd4f2fd13af0f5635532df39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f3f8abdd4f2fd13af0f5635532df39">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeecd100178232d42468909645e3cd3af" name="aeecd100178232d42468909645e3cd3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeecd100178232d42468909645e3cd3af">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a288b27f24f6ea3845a3735e152f02501" name="a288b27f24f6ea3845a3735e152f02501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288b27f24f6ea3845a3735e152f02501">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98a01b116c7cbd0ecebd8cf70bcccd78" name="a98a01b116c7cbd0ecebd8cf70bcccd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a01b116c7cbd0ecebd8cf70bcccd78">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f581707452f5cfff1d0ad5c121e6e51" name="a0f581707452f5cfff1d0ad5c121e6e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f581707452f5cfff1d0ad5c121e6e51">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb36672cf5b370bd788787f40976d279" name="acb36672cf5b370bd788787f40976d279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb36672cf5b370bd788787f40976d279">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0739a1be9ac9ff3e7eaeadbbcc5aa834" name="a0739a1be9ac9ff3e7eaeadbbcc5aa834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0739a1be9ac9ff3e7eaeadbbcc5aa834">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8982df0e782a79d5acef4119b4952a57" name="a8982df0e782a79d5acef4119b4952a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8982df0e782a79d5acef4119b4952a57">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec6ef814ff24cbf745ac55f20607099" name="a3ec6ef814ff24cbf745ac55f20607099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec6ef814ff24cbf745ac55f20607099">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcf4c68630c6622602052f73b2618d83" name="afcf4c68630c6622602052f73b2618d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf4c68630c6622602052f73b2618d83">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add9abadffee2678b310e441d2aa7d13e" name="add9abadffee2678b310e441d2aa7d13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9abadffee2678b310e441d2aa7d13e">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e24dd23dfd0622aa8f9b1eacf7ab07" name="a19e24dd23dfd0622aa8f9b1eacf7ab07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e24dd23dfd0622aa8f9b1eacf7ab07">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa564aca3f48ff37cb798a4489a8d0495" name="aa564aca3f48ff37cb798a4489a8d0495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa564aca3f48ff37cb798a4489a8d0495">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52fc043d52f2f51973a3535ea133cfd2" name="a52fc043d52f2f51973a3535ea133cfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52fc043d52f2f51973a3535ea133cfd2">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a398b0acc708ed711da26e6e5de5e5703" name="a398b0acc708ed711da26e6e5de5e5703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398b0acc708ed711da26e6e5de5e5703">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcf2059f4731471bca16d0b224423292" name="afcf2059f4731471bca16d0b224423292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf2059f4731471bca16d0b224423292">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a649f96f88dd68f851e631829b75de29c" name="a649f96f88dd68f851e631829b75de29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649f96f88dd68f851e631829b75de29c">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e24c41f089f085a25c5934546f1095a" name="a2e24c41f089f085a25c5934546f1095a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e24c41f089f085a25c5934546f1095a">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3e1687793c67ddaa1fa5e905aadfb6d" name="aa3e1687793c67ddaa1fa5e905aadfb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e1687793c67ddaa1fa5e905aadfb6d">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b5bf2ea33e577a48205a97cb0932cb7" name="a3b5bf2ea33e577a48205a97cb0932cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5bf2ea33e577a48205a97cb0932cb7">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae58f2b8e37fcd10bcde1a092b05a40a" name="aae58f2b8e37fcd10bcde1a092b05a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae58f2b8e37fcd10bcde1a092b05a40a">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eebdd5bf593ea58b9dede5ba72a60cc" name="a6eebdd5bf593ea58b9dede5ba72a60cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eebdd5bf593ea58b9dede5ba72a60cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO1_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO1_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa92d7e45bf12027a8bb1ac7ccd0a75d8" name="aa92d7e45bf12027a8bb1ac7ccd0a75d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92d7e45bf12027a8bb1ac7ccd0a75d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0dfc563e4675323697380465c6fdfd" name="aee0dfc563e4675323697380465c6fdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0dfc563e4675323697380465c6fdfd">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae009e764bdf4a38ce35fdad95c5158eb" name="ae009e764bdf4a38ce35fdad95c5158eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae009e764bdf4a38ce35fdad95c5158eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25e9889e63cebcb926661f9e416ed196" name="a25e9889e63cebcb926661f9e416ed196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e9889e63cebcb926661f9e416ed196">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae3183b20d7fd1afde0fb42621416fd" name="abae3183b20d7fd1afde0fb42621416fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae3183b20d7fd1afde0fb42621416fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5e105967fdd8bf2fc579d9e14c0cdd" name="a9c5e105967fdd8bf2fc579d9e14c0cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5e105967fdd8bf2fc579d9e14c0cdd">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c717de539744cb3124b31b453fc266b" name="a3c717de539744cb3124b31b453fc266b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c717de539744cb3124b31b453fc266b">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15c2cd5afb519ff9f10c12872c8a94d9" name="a15c2cd5afb519ff9f10c12872c8a94d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c2cd5afb519ff9f10c12872c8a94d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fcc0509954a50e6e055e2b480890e6f" name="a4fcc0509954a50e6e055e2b480890e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcc0509954a50e6e055e2b480890e6f">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a908e9b12f7b8b5a203b0bbc105b95871" name="a908e9b12f7b8b5a203b0bbc105b95871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a908e9b12f7b8b5a203b0bbc105b95871">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27db3fa02b9c0143d2667899d9980401" name="a27db3fa02b9c0143d2667899d9980401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27db3fa02b9c0143d2667899d9980401">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca4053fb038e94143b5feb68ed753327" name="aca4053fb038e94143b5feb68ed753327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4053fb038e94143b5feb68ed753327">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71207763ec4eb6cb50659e17af35b073" name="a71207763ec4eb6cb50659e17af35b073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71207763ec4eb6cb50659e17af35b073">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac1ddf99a14af23a4dc28f23b207624d" name="aac1ddf99a14af23a4dc28f23b207624d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1ddf99a14af23a4dc28f23b207624d">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a063d96396f26451c285404dd6fe74e43" name="a063d96396f26451c285404dd6fe74e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063d96396f26451c285404dd6fe74e43">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87d2e9ae72aa79a08c6ba90abf4a9bb4" name="a87d2e9ae72aa79a08c6ba90abf4a9bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d2e9ae72aa79a08c6ba90abf4a9bb4">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4373f05f6c9161da4b31cc47b8e5653c" name="a4373f05f6c9161da4b31cc47b8e5653c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4373f05f6c9161da4b31cc47b8e5653c">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf73b8bd81fa8bf397aad044e2a6dcdb" name="acf73b8bd81fa8bf397aad044e2a6dcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf73b8bd81fa8bf397aad044e2a6dcdb">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eb703252209d60c37ab2703b4f29842" name="a1eb703252209d60c37ab2703b4f29842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb703252209d60c37ab2703b4f29842">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae74dccf8ae038cd750d75e2056cb6c8e" name="ae74dccf8ae038cd750d75e2056cb6c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74dccf8ae038cd750d75e2056cb6c8e">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afae34fd9c0588494c132e0a524c01adb" name="afae34fd9c0588494c132e0a524c01adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae34fd9c0588494c132e0a524c01adb">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90230104a8c0d25f72f7494cce3ddafb" name="a90230104a8c0d25f72f7494cce3ddafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90230104a8c0d25f72f7494cce3ddafb">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae776f74a4bc909a2c1bb5ac0c3fe3df2" name="ae776f74a4bc909a2c1bb5ac0c3fe3df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae776f74a4bc909a2c1bb5ac0c3fe3df2">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05a1f0e3e34cab3a8c9b494cc695f9d4" name="a05a1f0e3e34cab3a8c9b494cc695f9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a1f0e3e34cab3a8c9b494cc695f9d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0a095efb0c7dfb108a1b44ebe33f017" name="ae0a095efb0c7dfb108a1b44ebe33f017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a095efb0c7dfb108a1b44ebe33f017">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b040a838570642f8591366cf67d7f79" name="a6b040a838570642f8591366cf67d7f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b040a838570642f8591366cf67d7f79">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86637e37aef91fbba472ea7c582bedab" name="a86637e37aef91fbba472ea7c582bedab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86637e37aef91fbba472ea7c582bedab">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd6b21cff568567e0023761507b0bdb0" name="abd6b21cff568567e0023761507b0bdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6b21cff568567e0023761507b0bdb0">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb9217c5df7ae4ed151560c15b4f8db8" name="abb9217c5df7ae4ed151560c15b4f8db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9217c5df7ae4ed151560c15b4f8db8">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24149a5cc2699bee8a1bcfe9eaea0241" name="a24149a5cc2699bee8a1bcfe9eaea0241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24149a5cc2699bee8a1bcfe9eaea0241">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f4dabbd328fb474d0ad889ca9e6e6fc" name="a1f4dabbd328fb474d0ad889ca9e6e6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4dabbd328fb474d0ad889ca9e6e6fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfd31f1ebea64abfee1c16370a4bba9e" name="acfd31f1ebea64abfee1c16370a4bba9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd31f1ebea64abfee1c16370a4bba9e">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d0e7a7f5eaf27c0e0beca725e59d9cc" name="a3d0e7a7f5eaf27c0e0beca725e59d9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0e7a7f5eaf27c0e0beca725e59d9cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10159b735edd7e367e9863111af382df" name="a10159b735edd7e367e9863111af382df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10159b735edd7e367e9863111af382df">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b5797938a2b56b9cab15a6737a0eafd" name="a1b5797938a2b56b9cab15a6737a0eafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5797938a2b56b9cab15a6737a0eafd">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89934c648245dbf827f924e96d5b0201" name="a89934c648245dbf827f924e96d5b0201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89934c648245dbf827f924e96d5b0201">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2acbc64d52da1adf6973706505d1db20" name="a2acbc64d52da1adf6973706505d1db20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2acbc64d52da1adf6973706505d1db20">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3d29a38a6275be2398770aa5e800f86" name="ad3d29a38a6275be2398770aa5e800f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d29a38a6275be2398770aa5e800f86">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a57c919fa7a05b7ec014499d8ff055" name="a38a57c919fa7a05b7ec014499d8ff055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a57c919fa7a05b7ec014499d8ff055">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade29e38bb7e026fba36f494e989db272" name="ade29e38bb7e026fba36f494e989db272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade29e38bb7e026fba36f494e989db272">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44f56287aa4d265718d75d44561e1c3a" name="a44f56287aa4d265718d75d44561e1c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f56287aa4d265718d75d44561e1c3a">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e6b2bcaeb89c3df61a75e24ed86cebd" name="a7e6b2bcaeb89c3df61a75e24ed86cebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6b2bcaeb89c3df61a75e24ed86cebd">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151af9c018b73240cf6386324ab526e2" name="a151af9c018b73240cf6386324ab526e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151af9c018b73240cf6386324ab526e2">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8afb38be312a38b059bac349ed82c45e" name="a8afb38be312a38b059bac349ed82c45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8afb38be312a38b059bac349ed82c45e">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ea3b846e4b32f022987d02a35fb371" name="aa7ea3b846e4b32f022987d02a35fb371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ea3b846e4b32f022987d02a35fb371">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32eb7e4fde80f022545bf02a03fba4eb" name="a32eb7e4fde80f022545bf02a03fba4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32eb7e4fde80f022545bf02a03fba4eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5e01a6049af1076223a5a5ec860ba1f" name="ab5e01a6049af1076223a5a5ec860ba1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e01a6049af1076223a5a5ec860ba1f">&#9670;&#160;</a></span>PADS_BANK0_GPIO20_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO20_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9016d9ed6e40f2480991c338d426dd0" name="af9016d9ed6e40f2480991c338d426dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9016d9ed6e40f2480991c338d426dd0">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa1a3040042c4a6898dc517319b7c328" name="afa1a3040042c4a6898dc517319b7c328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa1a3040042c4a6898dc517319b7c328">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58f61fe7043469974ad9debf6ac7ffba" name="a58f61fe7043469974ad9debf6ac7ffba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f61fe7043469974ad9debf6ac7ffba">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad24daa7d6837da690cab577bf8d71894" name="ad24daa7d6837da690cab577bf8d71894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24daa7d6837da690cab577bf8d71894">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94fd7edf2e1dc1d3e7208e06bdf7903e" name="a94fd7edf2e1dc1d3e7208e06bdf7903e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fd7edf2e1dc1d3e7208e06bdf7903e">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29fbb3dd01e3f591b819b89a0d548070" name="a29fbb3dd01e3f591b819b89a0d548070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fbb3dd01e3f591b819b89a0d548070">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37b58f375f856d19a532d45b21dd6074" name="a37b58f375f856d19a532d45b21dd6074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b58f375f856d19a532d45b21dd6074">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a4f34a678e4d79f62788919fbd635d6" name="a1a4f34a678e4d79f62788919fbd635d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a4f34a678e4d79f62788919fbd635d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17070d6745986585a2923431a8555819" name="a17070d6745986585a2923431a8555819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17070d6745986585a2923431a8555819">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add57935f7471369d86d48edb761d85b0" name="add57935f7471369d86d48edb761d85b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add57935f7471369d86d48edb761d85b0">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50e331e577984cff79e0b3f5bec0dbe6" name="a50e331e577984cff79e0b3f5bec0dbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e331e577984cff79e0b3f5bec0dbe6">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a427ffc90232fc9b07e66ba1479022d61" name="a427ffc90232fc9b07e66ba1479022d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427ffc90232fc9b07e66ba1479022d61">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00ca1abc4372747aa573fa500e2d9eb" name="aa00ca1abc4372747aa573fa500e2d9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00ca1abc4372747aa573fa500e2d9eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afccd42a5ab6a8aef80016aca82b4e414" name="afccd42a5ab6a8aef80016aca82b4e414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afccd42a5ab6a8aef80016aca82b4e414">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadc8f32aa54f38bf80bcad55628620e3" name="aadc8f32aa54f38bf80bcad55628620e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc8f32aa54f38bf80bcad55628620e3">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae511972685bd10effaed1c004fb48c8f" name="ae511972685bd10effaed1c004fb48c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae511972685bd10effaed1c004fb48c8f">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2134f5cde91f7a504c71fcc1b7e0b0b3" name="a2134f5cde91f7a504c71fcc1b7e0b0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2134f5cde91f7a504c71fcc1b7e0b0b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22121f271b06c0d80a2f17efdc80e565" name="a22121f271b06c0d80a2f17efdc80e565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22121f271b06c0d80a2f17efdc80e565">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af00197061d22d252dc07673118bc2eac" name="af00197061d22d252dc07673118bc2eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00197061d22d252dc07673118bc2eac">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad84e389f75d4f3d232a586c6e4218914" name="ad84e389f75d4f3d232a586c6e4218914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84e389f75d4f3d232a586c6e4218914">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61924ca4a1036ba72277974aa20f14e5" name="a61924ca4a1036ba72277974aa20f14e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61924ca4a1036ba72277974aa20f14e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6ce5dbddc3b6c966d664d887c50a2cb" name="ae6ce5dbddc3b6c966d664d887c50a2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ce5dbddc3b6c966d664d887c50a2cb">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af958eea08a0bf75dcc3b58e0f6cb09f1" name="af958eea08a0bf75dcc3b58e0f6cb09f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af958eea08a0bf75dcc3b58e0f6cb09f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0f3c5ad74c76eab15f62c2800b91e9a" name="ad0f3c5ad74c76eab15f62c2800b91e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f3c5ad74c76eab15f62c2800b91e9a">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf8d7cdcd150c1b0f89a170616c49e59" name="acf8d7cdcd150c1b0f89a170616c49e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8d7cdcd150c1b0f89a170616c49e59">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfa1eba49bb6d3b1c6951458eae56f85" name="abfa1eba49bb6d3b1c6951458eae56f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa1eba49bb6d3b1c6951458eae56f85">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7468fbd7972e0531cc441f4b8b34636f" name="a7468fbd7972e0531cc441f4b8b34636f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7468fbd7972e0531cc441f4b8b34636f">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9de86fa53e58161689d538e685af0dda" name="a9de86fa53e58161689d538e685af0dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de86fa53e58161689d538e685af0dda">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ca959a90bbb2433e72eb7318d1c170" name="a51ca959a90bbb2433e72eb7318d1c170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ca959a90bbb2433e72eb7318d1c170">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa616259a6de63a56351fd6d8a4fed693" name="aa616259a6de63a56351fd6d8a4fed693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa616259a6de63a56351fd6d8a4fed693">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff8b103ee2adf83b0cecfe5e5d662c24" name="aff8b103ee2adf83b0cecfe5e5d662c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8b103ee2adf83b0cecfe5e5d662c24">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed254df1767aa97ceb8b833ae8fa23b" name="a4ed254df1767aa97ceb8b833ae8fa23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed254df1767aa97ceb8b833ae8fa23b">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f0f8b5e3cd57dae22b0ead4d84e746b" name="a1f0f8b5e3cd57dae22b0ead4d84e746b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0f8b5e3cd57dae22b0ead4d84e746b">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5538007ade5239e805197b990c49c7dd" name="a5538007ade5239e805197b990c49c7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5538007ade5239e805197b990c49c7dd">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a477d37aec85165d40924b55493572fe7" name="a477d37aec85165d40924b55493572fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477d37aec85165d40924b55493572fe7">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0929035caff356439191b3ab138709" name="afd0929035caff356439191b3ab138709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0929035caff356439191b3ab138709">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7ed820b88849c6d492e30123300ffe" name="ade7ed820b88849c6d492e30123300ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7ed820b88849c6d492e30123300ffe">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2faa4ffd910e701f9318788b3b19d97a" name="a2faa4ffd910e701f9318788b3b19d97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faa4ffd910e701f9318788b3b19d97a">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47ab0d008f74ffae4a521737a832db04" name="a47ab0d008f74ffae4a521737a832db04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ab0d008f74ffae4a521737a832db04">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa13d5f630e034e492530149cb7d7c216" name="aa13d5f630e034e492530149cb7d7c216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13d5f630e034e492530149cb7d7c216">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ae686e61cc7476378c4d18373d78acc" name="a3ae686e61cc7476378c4d18373d78acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae686e61cc7476378c4d18373d78acc">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753001017cf0e5595144cdbb482e5af6" name="a753001017cf0e5595144cdbb482e5af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753001017cf0e5595144cdbb482e5af6">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5225862161ad472ce5497a3cc9520bbc" name="a5225862161ad472ce5497a3cc9520bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5225862161ad472ce5497a3cc9520bbc">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45fccd7f4b1508d6fc196515d8373877" name="a45fccd7f4b1508d6fc196515d8373877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45fccd7f4b1508d6fc196515d8373877">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cd53b25cb4a31cf657ccf6058e4e5f3" name="a7cd53b25cb4a31cf657ccf6058e4e5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cd53b25cb4a31cf657ccf6058e4e5f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec89647e031f27ed920a6506200463a" name="aeec89647e031f27ed920a6506200463a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec89647e031f27ed920a6506200463a">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25bf5294d7778e5fdbb4fcee24fe8dae" name="a25bf5294d7778e5fdbb4fcee24fe8dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bf5294d7778e5fdbb4fcee24fe8dae">&#9670;&#160;</a></span>PADS_BANK0_GPIO21_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO21_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e3f78d453d9dcf9df9acd6764582cd" name="a79e3f78d453d9dcf9df9acd6764582cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e3f78d453d9dcf9df9acd6764582cd">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b222ff9c60018311c4000bc5dc0375d" name="a3b222ff9c60018311c4000bc5dc0375d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b222ff9c60018311c4000bc5dc0375d">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe00f2355f3962b76a9c52286df37de" name="a1fe00f2355f3962b76a9c52286df37de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe00f2355f3962b76a9c52286df37de">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bc5d87354fcd8a64e86aba7d18ba7a8" name="a4bc5d87354fcd8a64e86aba7d18ba7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc5d87354fcd8a64e86aba7d18ba7a8">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdba01ac39342a6cc6b00b0d5ce3a94a" name="acdba01ac39342a6cc6b00b0d5ce3a94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdba01ac39342a6cc6b00b0d5ce3a94a">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cd8a76a33be89ea183f77d645b5b438" name="a7cd8a76a33be89ea183f77d645b5b438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cd8a76a33be89ea183f77d645b5b438">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa441d8435aef0af0e1e34520237efc39" name="aa441d8435aef0af0e1e34520237efc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa441d8435aef0af0e1e34520237efc39">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab87f7bab4ad71d64b77c1f061405b4e" name="aab87f7bab4ad71d64b77c1f061405b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab87f7bab4ad71d64b77c1f061405b4e">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3db49b0bd7465d879f8f3576a6363e9" name="af3db49b0bd7465d879f8f3576a6363e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3db49b0bd7465d879f8f3576a6363e9">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033575369a5dc434bee0f2beb4508a74" name="a033575369a5dc434bee0f2beb4508a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033575369a5dc434bee0f2beb4508a74">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bb9a41954a3fc0e9fb7151c3f533b2c" name="a0bb9a41954a3fc0e9fb7151c3f533b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb9a41954a3fc0e9fb7151c3f533b2c">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a848aa1c3245bfda78d9716c9352dc2b3" name="a848aa1c3245bfda78d9716c9352dc2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848aa1c3245bfda78d9716c9352dc2b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab588086c9464b93202819975bb7a8661" name="ab588086c9464b93202819975bb7a8661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab588086c9464b93202819975bb7a8661">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84c2d8f6666fbaa813972b5611b481a9" name="a84c2d8f6666fbaa813972b5611b481a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c2d8f6666fbaa813972b5611b481a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a274f51af7e1bf81675e4e2cd65b1f19b" name="a274f51af7e1bf81675e4e2cd65b1f19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274f51af7e1bf81675e4e2cd65b1f19b">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76fa2df40939298be5573b682b8e0bb9" name="a76fa2df40939298be5573b682b8e0bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fa2df40939298be5573b682b8e0bb9">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e9ca6797e7c975bf7dde6a26cd4a33f" name="a4e9ca6797e7c975bf7dde6a26cd4a33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e9ca6797e7c975bf7dde6a26cd4a33f">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58742e9322505ade4d3d4a4cd299d266" name="a58742e9322505ade4d3d4a4cd299d266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58742e9322505ade4d3d4a4cd299d266">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3086d790c6b743d5659bf1a0791574bf" name="a3086d790c6b743d5659bf1a0791574bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3086d790c6b743d5659bf1a0791574bf">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a536fc8a7a04d981dc3c4edf8540ba0de" name="a536fc8a7a04d981dc3c4edf8540ba0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536fc8a7a04d981dc3c4edf8540ba0de">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383697773e125ed5d9642a1c55d37bf5" name="a383697773e125ed5d9642a1c55d37bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383697773e125ed5d9642a1c55d37bf5">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8853a288ffda62ba767d00344e23c42" name="af8853a288ffda62ba767d00344e23c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8853a288ffda62ba767d00344e23c42">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75fa578e832eb2c63f8f4ad2c8ee7b5e" name="a75fa578e832eb2c63f8f4ad2c8ee7b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fa578e832eb2c63f8f4ad2c8ee7b5e">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a186af89ac5eb8d01fe268dbde3a859bd" name="a186af89ac5eb8d01fe268dbde3a859bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186af89ac5eb8d01fe268dbde3a859bd">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af67de4c0ff03452f021c161010d0226a" name="af67de4c0ff03452f021c161010d0226a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67de4c0ff03452f021c161010d0226a">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06b3dbc3d7a2ff1f4c825e5c015d9160" name="a06b3dbc3d7a2ff1f4c825e5c015d9160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b3dbc3d7a2ff1f4c825e5c015d9160">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac55d9ecee2abe398e9752d0f27711174" name="ac55d9ecee2abe398e9752d0f27711174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55d9ecee2abe398e9752d0f27711174">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7385f57144dfda664452b5b6c305abf" name="aa7385f57144dfda664452b5b6c305abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7385f57144dfda664452b5b6c305abf">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a155c30afbc75e7704227e962596f93a5" name="a155c30afbc75e7704227e962596f93a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155c30afbc75e7704227e962596f93a5">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa48babd2f97620b7b7c027db123950c2" name="aa48babd2f97620b7b7c027db123950c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48babd2f97620b7b7c027db123950c2">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0e82b0d36d34bb8be1b8fb61badf1c3" name="ae0e82b0d36d34bb8be1b8fb61badf1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e82b0d36d34bb8be1b8fb61badf1c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45e9b0c2e9a2be05f48cc4a2bd494dcf" name="a45e9b0c2e9a2be05f48cc4a2bd494dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e9b0c2e9a2be05f48cc4a2bd494dcf">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05666ee6112ef0ce252d4f85d8bba265" name="a05666ee6112ef0ce252d4f85d8bba265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05666ee6112ef0ce252d4f85d8bba265">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c8f01308ec133abdc683c8e6be784d2" name="a3c8f01308ec133abdc683c8e6be784d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8f01308ec133abdc683c8e6be784d2">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7b86e54c675ebe38da23704acc47f8b" name="aa7b86e54c675ebe38da23704acc47f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b86e54c675ebe38da23704acc47f8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a2e094a356d0946ac2ae205de85fb49" name="a9a2e094a356d0946ac2ae205de85fb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2e094a356d0946ac2ae205de85fb49">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c8293e3bee70881da9c1f4c9d938adb" name="a5c8293e3bee70881da9c1f4c9d938adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8293e3bee70881da9c1f4c9d938adb">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace81bdf57625d23a999bb83c7e47d953" name="ace81bdf57625d23a999bb83c7e47d953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace81bdf57625d23a999bb83c7e47d953">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb11da166906455a8c99ecf36f29a15" name="a5cb11da166906455a8c99ecf36f29a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb11da166906455a8c99ecf36f29a15">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698d13df341b8150e44f892b1d803878" name="a698d13df341b8150e44f892b1d803878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698d13df341b8150e44f892b1d803878">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa63abb210b4a32ade4be21d1d39a16eb" name="aa63abb210b4a32ade4be21d1d39a16eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63abb210b4a32ade4be21d1d39a16eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33cb8448ab75271a366c57f193be100d" name="a33cb8448ab75271a366c57f193be100d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cb8448ab75271a366c57f193be100d">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbd4de8923c35dd732ebae9c2d424353" name="abbd4de8923c35dd732ebae9c2d424353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbd4de8923c35dd732ebae9c2d424353">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698f8460f62a33afe5764362d35a775f" name="a698f8460f62a33afe5764362d35a775f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698f8460f62a33afe5764362d35a775f">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac060f6e8b5464ef96089468d01252d24" name="ac060f6e8b5464ef96089468d01252d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac060f6e8b5464ef96089468d01252d24">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fd32275ad023023ff24ec4768041e51" name="a1fd32275ad023023ff24ec4768041e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd32275ad023023ff24ec4768041e51">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9fc05565b3e0bc1816ce23933278532" name="af9fc05565b3e0bc1816ce23933278532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fc05565b3e0bc1816ce23933278532">&#9670;&#160;</a></span>PADS_BANK0_GPIO22_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO22_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8b39df880ff8f4543611394a58b74f4" name="ae8b39df880ff8f4543611394a58b74f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b39df880ff8f4543611394a58b74f4">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76618676df5263106b44fd73ee3ac98b" name="a76618676df5263106b44fd73ee3ac98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76618676df5263106b44fd73ee3ac98b">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b85095c22561486dbb0315f6ec4294" name="a70b85095c22561486dbb0315f6ec4294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b85095c22561486dbb0315f6ec4294">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbae1772312abc072f1907880f2ab721" name="afbae1772312abc072f1907880f2ab721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbae1772312abc072f1907880f2ab721">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4e55ab48b8ebe9da17ded27233a642c" name="af4e55ab48b8ebe9da17ded27233a642c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e55ab48b8ebe9da17ded27233a642c">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a2f09193e6297a783a7d57f5c6cf65" name="aa6a2f09193e6297a783a7d57f5c6cf65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a2f09193e6297a783a7d57f5c6cf65">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8639b4f7623847499fcbefa9a80bab04" name="a8639b4f7623847499fcbefa9a80bab04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8639b4f7623847499fcbefa9a80bab04">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4fad256cf7ba4bb53a0a8b5e70b9f24" name="ae4fad256cf7ba4bb53a0a8b5e70b9f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4fad256cf7ba4bb53a0a8b5e70b9f24">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9966d9628c0a651907cf0e858f8ab33c" name="a9966d9628c0a651907cf0e858f8ab33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9966d9628c0a651907cf0e858f8ab33c">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadbe133dc366a857b226755581153686" name="aadbe133dc366a857b226755581153686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadbe133dc366a857b226755581153686">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af27a44496752308973ad238f0f2bdfee" name="af27a44496752308973ad238f0f2bdfee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27a44496752308973ad238f0f2bdfee">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba7b2695467698d0f018cb84502cbcf9" name="aba7b2695467698d0f018cb84502cbcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7b2695467698d0f018cb84502cbcf9">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c2ee75a6b00138ef87f3df2b4eca27b" name="a6c2ee75a6b00138ef87f3df2b4eca27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2ee75a6b00138ef87f3df2b4eca27b">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46bb97c99aa1c86ef7eda0f14dac0cc6" name="a46bb97c99aa1c86ef7eda0f14dac0cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bb97c99aa1c86ef7eda0f14dac0cc6">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d3461dde90a9652fd37af591c601c9" name="a34d3461dde90a9652fd37af591c601c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d3461dde90a9652fd37af591c601c9">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adba4b1d9d0f69c60f1e868db731ceaf7" name="adba4b1d9d0f69c60f1e868db731ceaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba4b1d9d0f69c60f1e868db731ceaf7">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfd0d8d4798244bc3855f0453bfb959a" name="adfd0d8d4798244bc3855f0453bfb959a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd0d8d4798244bc3855f0453bfb959a">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec30ffab99a6e6ec281879f5d3d2e7e4" name="aec30ffab99a6e6ec281879f5d3d2e7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec30ffab99a6e6ec281879f5d3d2e7e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a179e0921e1b68ccae78e1026caf025d7" name="a179e0921e1b68ccae78e1026caf025d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179e0921e1b68ccae78e1026caf025d7">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14fefc039a1ad3022d10ce3df04efda4" name="a14fefc039a1ad3022d10ce3df04efda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14fefc039a1ad3022d10ce3df04efda4">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d65cb8d81a1c7e2e8f07573e1616b8b" name="a1d65cb8d81a1c7e2e8f07573e1616b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d65cb8d81a1c7e2e8f07573e1616b8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c21cb5b6fd3004a54b2406843aebf0f" name="a7c21cb5b6fd3004a54b2406843aebf0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c21cb5b6fd3004a54b2406843aebf0f">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a940849a87918cf1d8cdaaf71d5c51e16" name="a940849a87918cf1d8cdaaf71d5c51e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940849a87918cf1d8cdaaf71d5c51e16">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acacb89b94b546425c423215de2a7f5a9" name="acacb89b94b546425c423215de2a7f5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acacb89b94b546425c423215de2a7f5a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73f8b48de46924d92249e41516228c0c" name="a73f8b48de46924d92249e41516228c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f8b48de46924d92249e41516228c0c">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dabcc204ea53dc18e78cbddf041fb42" name="a8dabcc204ea53dc18e78cbddf041fb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dabcc204ea53dc18e78cbddf041fb42">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7305973d478c7d1cb698c03819d32bca" name="a7305973d478c7d1cb698c03819d32bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7305973d478c7d1cb698c03819d32bca">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8befcf46a8d8461ed9104989e857c258" name="a8befcf46a8d8461ed9104989e857c258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8befcf46a8d8461ed9104989e857c258">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0870d31ae24133a85aab94d68886a4d4" name="a0870d31ae24133a85aab94d68886a4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0870d31ae24133a85aab94d68886a4d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f6894444d03bc9347c4448aae0eb7a6" name="a6f6894444d03bc9347c4448aae0eb7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f6894444d03bc9347c4448aae0eb7a6">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac72eff63e7ec45c1488fb0b4142cdb3d" name="ac72eff63e7ec45c1488fb0b4142cdb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac72eff63e7ec45c1488fb0b4142cdb3d">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a145d3b7e5d0c92c33d7adc2c32379fe6" name="a145d3b7e5d0c92c33d7adc2c32379fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145d3b7e5d0c92c33d7adc2c32379fe6">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac111a6b1a039c11263f9a59b8e968cef" name="ac111a6b1a039c11263f9a59b8e968cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac111a6b1a039c11263f9a59b8e968cef">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff18f7ccda81aa65e611e059ff18a1cf" name="aff18f7ccda81aa65e611e059ff18a1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff18f7ccda81aa65e611e059ff18a1cf">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12c0be113510280e922fc531cb57d8c3" name="a12c0be113510280e922fc531cb57d8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c0be113510280e922fc531cb57d8c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ae8f06b4c909d51875545da499a36ec" name="a7ae8f06b4c909d51875545da499a36ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae8f06b4c909d51875545da499a36ec">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40ab282f14e5205030009800941fb8b1" name="a40ab282f14e5205030009800941fb8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ab282f14e5205030009800941fb8b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32cbe92cf2090d5fdbc54e34e9dff8e0" name="a32cbe92cf2090d5fdbc54e34e9dff8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cbe92cf2090d5fdbc54e34e9dff8e0">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb861cf934ffc9662a656a2285439c39" name="aeb861cf934ffc9662a656a2285439c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb861cf934ffc9662a656a2285439c39">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca5c61d944a528b70fe22a6662328def" name="aca5c61d944a528b70fe22a6662328def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5c61d944a528b70fe22a6662328def">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe09b45e22245ac0e5f85650604ad07e" name="abe09b45e22245ac0e5f85650604ad07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe09b45e22245ac0e5f85650604ad07e">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa" name="a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0c9c7ac9ba56f6cdb7f2a4d7f847aa">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002727e812178cf4480c892ba7fc4da6" name="a002727e812178cf4480c892ba7fc4da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002727e812178cf4480c892ba7fc4da6">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53841a7c7518d8bce8ea33446403a32c" name="a53841a7c7518d8bce8ea33446403a32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53841a7c7518d8bce8ea33446403a32c">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cbbc08de8451057cfd560963cb7f36a" name="a0cbbc08de8451057cfd560963cb7f36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cbbc08de8451057cfd560963cb7f36a">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c5a51470ea7fce52bf8b4a6bb1f9515" name="a1c5a51470ea7fce52bf8b4a6bb1f9515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c5a51470ea7fce52bf8b4a6bb1f9515">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc60ca4f55cc2701b08711660ed7133b" name="afc60ca4f55cc2701b08711660ed7133b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc60ca4f55cc2701b08711660ed7133b">&#9670;&#160;</a></span>PADS_BANK0_GPIO23_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO23_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a925b635978cdcfccfc365c389f5137dd" name="a925b635978cdcfccfc365c389f5137dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925b635978cdcfccfc365c389f5137dd">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa374c579e0ac308e1c6f78a1ce466148" name="aa374c579e0ac308e1c6f78a1ce466148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa374c579e0ac308e1c6f78a1ce466148">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d9da8264b479bc1b1f7c2e0fa36fb52" name="a9d9da8264b479bc1b1f7c2e0fa36fb52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9da8264b479bc1b1f7c2e0fa36fb52">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2827dea95c5bf4a39dd72f17cca50d8" name="ab2827dea95c5bf4a39dd72f17cca50d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2827dea95c5bf4a39dd72f17cca50d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9410fecdca81a81a674248588d2d3bbc" name="a9410fecdca81a81a674248588d2d3bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9410fecdca81a81a674248588d2d3bbc">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04c76885aa824a3dc64ef4f672599b85" name="a04c76885aa824a3dc64ef4f672599b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c76885aa824a3dc64ef4f672599b85">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e437a2ae7eaa9a912337c7a6dd1376" name="aa2e437a2ae7eaa9a912337c7a6dd1376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e437a2ae7eaa9a912337c7a6dd1376">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a036cb89a0988b3eac127a5cc464439" name="a9a036cb89a0988b3eac127a5cc464439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a036cb89a0988b3eac127a5cc464439">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea9cb8d4c63da341f1ef244d28adf2e8" name="aea9cb8d4c63da341f1ef244d28adf2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9cb8d4c63da341f1ef244d28adf2e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f99bce8cb36fbc7856cdc5864a4ff75" name="a9f99bce8cb36fbc7856cdc5864a4ff75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f99bce8cb36fbc7856cdc5864a4ff75">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25158716eca55b4eccbf40b8dea89b46" name="a25158716eca55b4eccbf40b8dea89b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25158716eca55b4eccbf40b8dea89b46">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4800bc2c5856f766cd32343f7f7e0d" name="a6b4800bc2c5856f766cd32343f7f7e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4800bc2c5856f766cd32343f7f7e0d">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c5fd77a97195e50e5cca24f95dd6fd" name="af1c5fd77a97195e50e5cca24f95dd6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c5fd77a97195e50e5cca24f95dd6fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4bd1ea349ff1984ce4345cc39026822" name="ab4bd1ea349ff1984ce4345cc39026822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bd1ea349ff1984ce4345cc39026822">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77b2a59f0b21c6190eeae8170fcdd789" name="a77b2a59f0b21c6190eeae8170fcdd789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b2a59f0b21c6190eeae8170fcdd789">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cb5bd7735b2dc9f67f1aa9991686416" name="a6cb5bd7735b2dc9f67f1aa9991686416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb5bd7735b2dc9f67f1aa9991686416">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95b53ba015f8906ba8b22cc6d625d3b2" name="a95b53ba015f8906ba8b22cc6d625d3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b53ba015f8906ba8b22cc6d625d3b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cec28fc8b73b40f7c0e50d16e1ba8ec" name="a8cec28fc8b73b40f7c0e50d16e1ba8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cec28fc8b73b40f7c0e50d16e1ba8ec">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38fd5120e6c5c86bb3df70c1c9562a02" name="a38fd5120e6c5c86bb3df70c1c9562a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fd5120e6c5c86bb3df70c1c9562a02">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb4b43be84353729aca117634ac3704" name="aafb4b43be84353729aca117634ac3704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb4b43be84353729aca117634ac3704">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71264f86936c5d74af7134e5ae332c89" name="a71264f86936c5d74af7134e5ae332c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71264f86936c5d74af7134e5ae332c89">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3babd84440c683c50a0a9b3197c8cfd" name="ad3babd84440c683c50a0a9b3197c8cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3babd84440c683c50a0a9b3197c8cfd">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae99f701a78a3cabf6ad11a663e1c4371" name="ae99f701a78a3cabf6ad11a663e1c4371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99f701a78a3cabf6ad11a663e1c4371">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb7a0f48655d4769e2c87e6c28faf3e8" name="adb7a0f48655d4769e2c87e6c28faf3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7a0f48655d4769e2c87e6c28faf3e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab675e7fd6628a1bcd3a83d8b4c14be0d" name="ab675e7fd6628a1bcd3a83d8b4c14be0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab675e7fd6628a1bcd3a83d8b4c14be0d">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19dbef99522fbf8548b7c039c0dfa890" name="a19dbef99522fbf8548b7c039c0dfa890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19dbef99522fbf8548b7c039c0dfa890">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23dad7521995df2ea1f8968b972cb113" name="a23dad7521995df2ea1f8968b972cb113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23dad7521995df2ea1f8968b972cb113">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2fff438dc2710e875cd64082a1a4b62" name="ad2fff438dc2710e875cd64082a1a4b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2fff438dc2710e875cd64082a1a4b62">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3238e377a4b3118273a4bb34ab3187f" name="ac3238e377a4b3118273a4bb34ab3187f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3238e377a4b3118273a4bb34ab3187f">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de6dcf278b39c0f94ecb4efc8bc55c3" name="a3de6dcf278b39c0f94ecb4efc8bc55c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de6dcf278b39c0f94ecb4efc8bc55c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc86d344f867c4ef820f2c20a396aec1" name="abc86d344f867c4ef820f2c20a396aec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc86d344f867c4ef820f2c20a396aec1">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdbc66597def8dfb64cef2568c8f3d9" name="acfdbc66597def8dfb64cef2568c8f3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdbc66597def8dfb64cef2568c8f3d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad327ec1b27951bcac568b8addfdbe109" name="ad327ec1b27951bcac568b8addfdbe109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad327ec1b27951bcac568b8addfdbe109">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a755978bce9a107a3fc0ddb1e75e93d24" name="a755978bce9a107a3fc0ddb1e75e93d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755978bce9a107a3fc0ddb1e75e93d24">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02387ce212d939fb43719f8fa41f667e" name="a02387ce212d939fb43719f8fa41f667e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02387ce212d939fb43719f8fa41f667e">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5454e8740f99424e34616eb48a3d80d" name="af5454e8740f99424e34616eb48a3d80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5454e8740f99424e34616eb48a3d80d">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76b051310d2477a18fd87b70f25f1cd" name="af76b051310d2477a18fd87b70f25f1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76b051310d2477a18fd87b70f25f1cd">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7378380e3f4bf2eb3b4cd3a966d6294b" name="a7378380e3f4bf2eb3b4cd3a966d6294b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7378380e3f4bf2eb3b4cd3a966d6294b">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e9291ebc0ff52b6a951a10bf6fa2c5" name="a10e9291ebc0ff52b6a951a10bf6fa2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e9291ebc0ff52b6a951a10bf6fa2c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ed945c077816d9cfe24e0f21ee6235b" name="a8ed945c077816d9cfe24e0f21ee6235b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed945c077816d9cfe24e0f21ee6235b">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8057f78240fb618049f1123a586d173f" name="a8057f78240fb618049f1123a586d173f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8057f78240fb618049f1123a586d173f">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bc1b18f0f32452f49a4c75b8a0376a6" name="a7bc1b18f0f32452f49a4c75b8a0376a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc1b18f0f32452f49a4c75b8a0376a6">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c00f7f6094d4a0d120b2f5091bf97b4" name="a4c00f7f6094d4a0d120b2f5091bf97b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c00f7f6094d4a0d120b2f5091bf97b4">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bbb54209d3ecf4de2acaddad71b0219" name="a9bbb54209d3ecf4de2acaddad71b0219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbb54209d3ecf4de2acaddad71b0219">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a195969a6770c2ade12822e3b80633ecf" name="a195969a6770c2ade12822e3b80633ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195969a6770c2ade12822e3b80633ecf">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb506bcf7daf99a54ec866772cb08675" name="aeb506bcf7daf99a54ec866772cb08675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb506bcf7daf99a54ec866772cb08675">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a5f42332cc977e475cf82d06fcf95f1" name="a8a5f42332cc977e475cf82d06fcf95f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5f42332cc977e475cf82d06fcf95f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO24_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO24_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8e37c540fd544b0f34948913d85789c" name="ad8e37c540fd544b0f34948913d85789c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e37c540fd544b0f34948913d85789c">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd926ca129d05d2ab70b823acac4e5b5" name="afd926ca129d05d2ab70b823acac4e5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd926ca129d05d2ab70b823acac4e5b5">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada2038a2da3de522e75d5ff0f74cee76" name="ada2038a2da3de522e75d5ff0f74cee76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2038a2da3de522e75d5ff0f74cee76">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe2fa1f5164a287856efa267c8054bca" name="afe2fa1f5164a287856efa267c8054bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2fa1f5164a287856efa267c8054bca">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12d5abb5bc86d695d4b98e0a474c8e67" name="a12d5abb5bc86d695d4b98e0a474c8e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d5abb5bc86d695d4b98e0a474c8e67">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93e5ca30e4be624685ec6cb0b41acca1" name="a93e5ca30e4be624685ec6cb0b41acca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e5ca30e4be624685ec6cb0b41acca1">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2402a775a3bddc02efaedb3fc1883c0" name="aa2402a775a3bddc02efaedb3fc1883c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2402a775a3bddc02efaedb3fc1883c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30020b605cf7880786b16849c466e0cb" name="a30020b605cf7880786b16849c466e0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30020b605cf7880786b16849c466e0cb">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba79861b8a16514468bef0bd7103f568" name="aba79861b8a16514468bef0bd7103f568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba79861b8a16514468bef0bd7103f568">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34e0b4f46a00667ca715d29a78288b89" name="a34e0b4f46a00667ca715d29a78288b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e0b4f46a00667ca715d29a78288b89">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64c7bcf69afa90fd7414672d6afd08f3" name="a64c7bcf69afa90fd7414672d6afd08f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c7bcf69afa90fd7414672d6afd08f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a266b6c6d99d4b9bdfa2e31c666cec691" name="a266b6c6d99d4b9bdfa2e31c666cec691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266b6c6d99d4b9bdfa2e31c666cec691">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8eb3be202a7967b973837ee8b520a08" name="ae8eb3be202a7967b973837ee8b520a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8eb3be202a7967b973837ee8b520a08">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68789b9350d87b18d2b66d5b708e4098" name="a68789b9350d87b18d2b66d5b708e4098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68789b9350d87b18d2b66d5b708e4098">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3315c29fb7481a32c2b7e43449f23782" name="a3315c29fb7481a32c2b7e43449f23782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3315c29fb7481a32c2b7e43449f23782">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ac879c4f2e338f33c019392d8e74ea8" name="a7ac879c4f2e338f33c019392d8e74ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac879c4f2e338f33c019392d8e74ea8">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad49750365be445f9a6334f50e7821909" name="ad49750365be445f9a6334f50e7821909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49750365be445f9a6334f50e7821909">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe1609d7217a3c4a590e0e2e9cbcedef" name="abe1609d7217a3c4a590e0e2e9cbcedef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1609d7217a3c4a590e0e2e9cbcedef">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0ee3d3adbf027eeec2d8db9df0a0f47" name="af0ee3d3adbf027eeec2d8db9df0a0f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ee3d3adbf027eeec2d8db9df0a0f47">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfa3cf0c401c298dd116f5b52577bb11" name="abfa3cf0c401c298dd116f5b52577bb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa3cf0c401c298dd116f5b52577bb11">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7a5d0210a823913176b5645738f3a52" name="ad7a5d0210a823913176b5645738f3a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a5d0210a823913176b5645738f3a52">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6661645d29ef8b012fd7b8e172b0b406" name="a6661645d29ef8b012fd7b8e172b0b406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6661645d29ef8b012fd7b8e172b0b406">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a567d1455ca77972ed3ff27767c0aa69e" name="a567d1455ca77972ed3ff27767c0aa69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567d1455ca77972ed3ff27767c0aa69e">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50b04f4fffcb66ca2362826821191af8" name="a50b04f4fffcb66ca2362826821191af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b04f4fffcb66ca2362826821191af8">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a277c84eae80214c7090679e15e0435c1" name="a277c84eae80214c7090679e15e0435c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277c84eae80214c7090679e15e0435c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab318c36909b242ce7d82b7c1710c9a00" name="ab318c36909b242ce7d82b7c1710c9a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab318c36909b242ce7d82b7c1710c9a00">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1530dfc2be41dddbb32f6d95e1c7affc" name="a1530dfc2be41dddbb32f6d95e1c7affc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1530dfc2be41dddbb32f6d95e1c7affc">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9e3ab713087f4820b82a9ee4056ebc8" name="aa9e3ab713087f4820b82a9ee4056ebc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e3ab713087f4820b82a9ee4056ebc8">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62ce3545c548d2298d79e4ad88987676" name="a62ce3545c548d2298d79e4ad88987676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62ce3545c548d2298d79e4ad88987676">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2614d47e5b5e550ba4717450e71184a4" name="a2614d47e5b5e550ba4717450e71184a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2614d47e5b5e550ba4717450e71184a4">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af69690dddccb4335d2021c813e5ad6c3" name="af69690dddccb4335d2021c813e5ad6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69690dddccb4335d2021c813e5ad6c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39548f2f6787f1f189119a57df72ae49" name="a39548f2f6787f1f189119a57df72ae49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39548f2f6787f1f189119a57df72ae49">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcb37bb7ea0eea76d1f46184ea119247" name="abcb37bb7ea0eea76d1f46184ea119247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb37bb7ea0eea76d1f46184ea119247">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fd55bfe2a47292433b7f458b86c7e24" name="a0fd55bfe2a47292433b7f458b86c7e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd55bfe2a47292433b7f458b86c7e24">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78f065f7c818fafdb5c6cf4867816fd9" name="a78f065f7c818fafdb5c6cf4867816fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f065f7c818fafdb5c6cf4867816fd9">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2997e3adccffd2faa8f932ebb9ba163e" name="a2997e3adccffd2faa8f932ebb9ba163e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2997e3adccffd2faa8f932ebb9ba163e">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52f1e1527fb88ccbeb864eede2898ff0" name="a52f1e1527fb88ccbeb864eede2898ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f1e1527fb88ccbeb864eede2898ff0">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1ebefd933a99804dac0a401b0db78a" name="acf1ebefd933a99804dac0a401b0db78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1ebefd933a99804dac0a401b0db78a">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a579a32f0e78be31cd41f7ac638da8200" name="a579a32f0e78be31cd41f7ac638da8200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579a32f0e78be31cd41f7ac638da8200">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1642a9814d26009e743a1d8f198c6661" name="a1642a9814d26009e743a1d8f198c6661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1642a9814d26009e743a1d8f198c6661">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0ee17e14050ba69d5bf0e5561fff84" name="afd0ee17e14050ba69d5bf0e5561fff84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0ee17e14050ba69d5bf0e5561fff84">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7376fc4e5dcd7ebc7d68a724f82a6cd" name="aa7376fc4e5dcd7ebc7d68a724f82a6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7376fc4e5dcd7ebc7d68a724f82a6cd">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d32d1900de09e5292a577899d7a1302" name="a1d32d1900de09e5292a577899d7a1302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d32d1900de09e5292a577899d7a1302">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae249f9f6c0e9a65d8576f89da2c12d0c" name="ae249f9f6c0e9a65d8576f89da2c12d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae249f9f6c0e9a65d8576f89da2c12d0c">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1c14d5eba76190566b3352ce7a5f52a" name="ad1c14d5eba76190566b3352ce7a5f52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c14d5eba76190566b3352ce7a5f52a">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab75bf4ed715024190ddaa1b84bef048d" name="ab75bf4ed715024190ddaa1b84bef048d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75bf4ed715024190ddaa1b84bef048d">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d8d07ed65ecfb027a84145461442fc" name="a64d8d07ed65ecfb027a84145461442fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d8d07ed65ecfb027a84145461442fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO25_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO25_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc8acbe2f1f67ff3865f248b880b583" name="a6dc8acbe2f1f67ff3865f248b880b583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc8acbe2f1f67ff3865f248b880b583">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a45fed070efcc77e58e5c280ba33386" name="a2a45fed070efcc77e58e5c280ba33386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a45fed070efcc77e58e5c280ba33386">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54acf207ae123a52b2781178cf98fa3c" name="a54acf207ae123a52b2781178cf98fa3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54acf207ae123a52b2781178cf98fa3c">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c8f7eb6944b594f2b249e17a7d3ed2" name="af1c8f7eb6944b594f2b249e17a7d3ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c8f7eb6944b594f2b249e17a7d3ed2">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4795355fa3a3560a203599f5fb3b562" name="ae4795355fa3a3560a203599f5fb3b562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4795355fa3a3560a203599f5fb3b562">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e703bee0a733d95d76e8239baa12965" name="a4e703bee0a733d95d76e8239baa12965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e703bee0a733d95d76e8239baa12965">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949f5224b930fb377f0a0a88f4ea1fd5" name="a949f5224b930fb377f0a0a88f4ea1fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949f5224b930fb377f0a0a88f4ea1fd5">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7620a18e5995db6dedadfc58a32cb7d" name="ae7620a18e5995db6dedadfc58a32cb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7620a18e5995db6dedadfc58a32cb7d">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642f55b9d8d57cf875b4b131c3215792" name="a642f55b9d8d57cf875b4b131c3215792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642f55b9d8d57cf875b4b131c3215792">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3589043cb6a0d10e894f3620a13e29f" name="ab3589043cb6a0d10e894f3620a13e29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3589043cb6a0d10e894f3620a13e29f">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed74bc06623486b09f9d2d6021b57452" name="aed74bc06623486b09f9d2d6021b57452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed74bc06623486b09f9d2d6021b57452">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae424b8897a2cb5993048f7bcfccc10" name="abae424b8897a2cb5993048f7bcfccc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae424b8897a2cb5993048f7bcfccc10">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfb2ae40af62211b10f5fd5d7aa61c6f" name="acfb2ae40af62211b10f5fd5d7aa61c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb2ae40af62211b10f5fd5d7aa61c6f">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5d864df29ad62183f7bf95b0aa7a32" name="a6e5d864df29ad62183f7bf95b0aa7a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5d864df29ad62183f7bf95b0aa7a32">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99a466df4c33483c689a77e9e816b18b" name="a99a466df4c33483c689a77e9e816b18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a466df4c33483c689a77e9e816b18b">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3b38926c9275e48e6477b9dcd2cc38b" name="ab3b38926c9275e48e6477b9dcd2cc38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3b38926c9275e48e6477b9dcd2cc38b">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b88ab449562916a2130a185ddd5b43e" name="a2b88ab449562916a2130a185ddd5b43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b88ab449562916a2130a185ddd5b43e">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcf78f7ffc45be90b255b10e941ed897" name="abcf78f7ffc45be90b255b10e941ed897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf78f7ffc45be90b255b10e941ed897">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeca176592436d3f3a232304e406a95f" name="aeeca176592436d3f3a232304e406a95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeca176592436d3f3a232304e406a95f">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57acfe95283d30ec8426dcbb5b98222c" name="a57acfe95283d30ec8426dcbb5b98222c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57acfe95283d30ec8426dcbb5b98222c">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c22ba9fe2398921b3b2f3bb6eb3c54e" name="a1c22ba9fe2398921b3b2f3bb6eb3c54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c22ba9fe2398921b3b2f3bb6eb3c54e">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec7a66c4a591c0c0e2ae1747f1a9935" name="a0ec7a66c4a591c0c0e2ae1747f1a9935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec7a66c4a591c0c0e2ae1747f1a9935">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ce157ed09db124a2b9ce34dc471cfb" name="a28ce157ed09db124a2b9ce34dc471cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ce157ed09db124a2b9ce34dc471cfb">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17fb588b496f63ab116c264e142d3ee9" name="a17fb588b496f63ab116c264e142d3ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fb588b496f63ab116c264e142d3ee9">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad19a8bb466f760d01b3e4f36a33806a7" name="ad19a8bb466f760d01b3e4f36a33806a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19a8bb466f760d01b3e4f36a33806a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ddaa2afbe4a563152de729564255a2f" name="a9ddaa2afbe4a563152de729564255a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ddaa2afbe4a563152de729564255a2f">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0445406e59b08c98c11601e99bde659c" name="a0445406e59b08c98c11601e99bde659c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0445406e59b08c98c11601e99bde659c">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d47de5707a9f8812b2a030aed49afa9" name="a3d47de5707a9f8812b2a030aed49afa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d47de5707a9f8812b2a030aed49afa9">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88570c34dfcac1610f866d440b15d77e" name="a88570c34dfcac1610f866d440b15d77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88570c34dfcac1610f866d440b15d77e">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56e4710779c63fa0d83ad480f6dd1855" name="a56e4710779c63fa0d83ad480f6dd1855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e4710779c63fa0d83ad480f6dd1855">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35f1ef4525e85382beedd00abac8bf40" name="a35f1ef4525e85382beedd00abac8bf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f1ef4525e85382beedd00abac8bf40">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60aaa5b3972a96c7f7bf0fbd54ed2241" name="a60aaa5b3972a96c7f7bf0fbd54ed2241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60aaa5b3972a96c7f7bf0fbd54ed2241">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70ecee73243e4a42aedcc5cc4d54b36d" name="a70ecee73243e4a42aedcc5cc4d54b36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ecee73243e4a42aedcc5cc4d54b36d">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a70518c92a7b61612d2b8851c14d5db" name="a4a70518c92a7b61612d2b8851c14d5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a70518c92a7b61612d2b8851c14d5db">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb3fd0ffc7fdd3aef73fa730acb9789" name="a5cb3fd0ffc7fdd3aef73fa730acb9789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb3fd0ffc7fdd3aef73fa730acb9789">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5789d6b1ef82ebf695eea8ce5744df0e" name="a5789d6b1ef82ebf695eea8ce5744df0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5789d6b1ef82ebf695eea8ce5744df0e">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab47c235886c89f3bf462bd3c2a9b6b4e" name="ab47c235886c89f3bf462bd3c2a9b6b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47c235886c89f3bf462bd3c2a9b6b4e">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc9469831bd2aca01e7e0ff4f8863526" name="abc9469831bd2aca01e7e0ff4f8863526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9469831bd2aca01e7e0ff4f8863526">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44bd3a9f7e21cf5f17a270bf59759db3" name="a44bd3a9f7e21cf5f17a270bf59759db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44bd3a9f7e21cf5f17a270bf59759db3">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5911a967be393d1185dd546373bbe6fb" name="a5911a967be393d1185dd546373bbe6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5911a967be393d1185dd546373bbe6fb">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68eabdc515cf26054bec7fad8342820e" name="a68eabdc515cf26054bec7fad8342820e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68eabdc515cf26054bec7fad8342820e">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a734b5e6d3089368a52dc0c076555643d" name="a734b5e6d3089368a52dc0c076555643d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734b5e6d3089368a52dc0c076555643d">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec7a9bf957fc33d58dc4a1eac78f753" name="a0ec7a9bf957fc33d58dc4a1eac78f753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec7a9bf957fc33d58dc4a1eac78f753">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5aa8bda1bacf08eeb570b7f976ca0eb3" name="a5aa8bda1bacf08eeb570b7f976ca0eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa8bda1bacf08eeb570b7f976ca0eb3">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d990c0f15a7fa1a4c75fb31921106f5" name="a7d990c0f15a7fa1a4c75fb31921106f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d990c0f15a7fa1a4c75fb31921106f5">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a85de5c0859b28e48053b19eb04b960" name="a2a85de5c0859b28e48053b19eb04b960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a85de5c0859b28e48053b19eb04b960">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ceafe96d73164de53444286bb10d6aa" name="a6ceafe96d73164de53444286bb10d6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ceafe96d73164de53444286bb10d6aa">&#9670;&#160;</a></span>PADS_BANK0_GPIO26_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO26_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d629caf12466d2cac970b1ffe2e31f8" name="a8d629caf12466d2cac970b1ffe2e31f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d629caf12466d2cac970b1ffe2e31f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62db4a70343fdfa243b067386695560c" name="a62db4a70343fdfa243b067386695560c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62db4a70343fdfa243b067386695560c">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afadfeeeeeed6e6fd61fd1d150c30ad49" name="afadfeeeeeed6e6fd61fd1d150c30ad49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afadfeeeeeed6e6fd61fd1d150c30ad49">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a013fabcb1f9e43b48e1bb90948b0fb5d" name="a013fabcb1f9e43b48e1bb90948b0fb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013fabcb1f9e43b48e1bb90948b0fb5d">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6047e290903b628c2f796a7fcd5c1f6a" name="a6047e290903b628c2f796a7fcd5c1f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6047e290903b628c2f796a7fcd5c1f6a">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51f44989e6eb9c133ed5a0f18b9c10c0" name="a51f44989e6eb9c133ed5a0f18b9c10c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f44989e6eb9c133ed5a0f18b9c10c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc941dd24f694a94a3e67104cf9c79ad" name="acc941dd24f694a94a3e67104cf9c79ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc941dd24f694a94a3e67104cf9c79ad">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d07c319c6e2f98d115584e39d94051a" name="a3d07c319c6e2f98d115584e39d94051a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d07c319c6e2f98d115584e39d94051a">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a277b6f782f2eeac795480083186230c3" name="a277b6f782f2eeac795480083186230c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277b6f782f2eeac795480083186230c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabad6c836282739df0579e47ff8626e9" name="aabad6c836282739df0579e47ff8626e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabad6c836282739df0579e47ff8626e9">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a971606ce3e07c586edfbf93d5a618b30" name="a971606ce3e07c586edfbf93d5a618b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a971606ce3e07c586edfbf93d5a618b30">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b638b20cd7f04ab6af4b03e5ecdc4b" name="a70b638b20cd7f04ab6af4b03e5ecdc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b638b20cd7f04ab6af4b03e5ecdc4b">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec1edb77aa03142d47828f56c36b063" name="a1ec1edb77aa03142d47828f56c36b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec1edb77aa03142d47828f56c36b063">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e5cf50cd4ea177fabf9aa740e3437d1" name="a0e5cf50cd4ea177fabf9aa740e3437d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5cf50cd4ea177fabf9aa740e3437d1">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa3d518003722ea805dec29059aff59b" name="aaa3d518003722ea805dec29059aff59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3d518003722ea805dec29059aff59b">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d69bd5c71fde5845ea66a0216c088c" name="a34d69bd5c71fde5845ea66a0216c088c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d69bd5c71fde5845ea66a0216c088c">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a318de60fb2280c61ad990a2c322532f1" name="a318de60fb2280c61ad990a2c322532f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318de60fb2280c61ad990a2c322532f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0146a3e5d2b6e7101d6354b80a616584" name="a0146a3e5d2b6e7101d6354b80a616584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0146a3e5d2b6e7101d6354b80a616584">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99bd6f06b91adb2208336c97df536e36" name="a99bd6f06b91adb2208336c97df536e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bd6f06b91adb2208336c97df536e36">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0e4c995f4e80b204a6f4419107eba3" name="a4c0e4c995f4e80b204a6f4419107eba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0e4c995f4e80b204a6f4419107eba3">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a97ddeeb30754d94bf5e4836478a458" name="a6a97ddeeb30754d94bf5e4836478a458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a97ddeeb30754d94bf5e4836478a458">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949d321e07eeffaf77cbcb7c0b2f7f1e" name="a949d321e07eeffaf77cbcb7c0b2f7f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949d321e07eeffaf77cbcb7c0b2f7f1e">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b934b8f9c47ab87ba67a40e6e6d3119" name="a4b934b8f9c47ab87ba67a40e6e6d3119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b934b8f9c47ab87ba67a40e6e6d3119">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d15fe79d0a005b631a290bec204338b" name="a9d15fe79d0a005b631a290bec204338b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d15fe79d0a005b631a290bec204338b">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4ae8794aee2dc2345ceff1c97b977d9" name="aa4ae8794aee2dc2345ceff1c97b977d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ae8794aee2dc2345ceff1c97b977d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab241b7340cdced9f02911861e9ed5e61" name="ab241b7340cdced9f02911861e9ed5e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab241b7340cdced9f02911861e9ed5e61">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe2089723a337ee5ddcce477976161f8" name="abe2089723a337ee5ddcce477976161f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2089723a337ee5ddcce477976161f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e11683c6568e8bc4361782d6b441178" name="a0e11683c6568e8bc4361782d6b441178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e11683c6568e8bc4361782d6b441178">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc0b4957c7670d8dd72c3e62baf8ac62" name="afc0b4957c7670d8dd72c3e62baf8ac62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0b4957c7670d8dd72c3e62baf8ac62">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa753a5aac40f9926228f7e880df00ca8" name="aa753a5aac40f9926228f7e880df00ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa753a5aac40f9926228f7e880df00ca8">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae41a6953f5a7e430948adddb8e4dfc23" name="ae41a6953f5a7e430948adddb8e4dfc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41a6953f5a7e430948adddb8e4dfc23">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a521ae479dfa8bfc44556279a7b723885" name="a521ae479dfa8bfc44556279a7b723885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521ae479dfa8bfc44556279a7b723885">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6d1c08980f482a0b7ea0a8eb6d64b8" name="aed6d1c08980f482a0b7ea0a8eb6d64b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6d1c08980f482a0b7ea0a8eb6d64b8">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a415a2d9621f368d89c6f63d047a32d6d" name="a415a2d9621f368d89c6f63d047a32d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415a2d9621f368d89c6f63d047a32d6d">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81dea94d41acf6c29ff0c90a99d40768" name="a81dea94d41acf6c29ff0c90a99d40768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81dea94d41acf6c29ff0c90a99d40768">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bdb237aae21189e5bc86d443301d1b3" name="a8bdb237aae21189e5bc86d443301d1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdb237aae21189e5bc86d443301d1b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac760483b03799cc5115a6b6763a14c53" name="ac760483b03799cc5115a6b6763a14c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac760483b03799cc5115a6b6763a14c53">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4246eb9ffac9f4a9d5020fb6b90ee75d" name="a4246eb9ffac9f4a9d5020fb6b90ee75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4246eb9ffac9f4a9d5020fb6b90ee75d">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a693c7d233f47a7f6a8cc40c17be6e4" name="a7a693c7d233f47a7f6a8cc40c17be6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a693c7d233f47a7f6a8cc40c17be6e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1fb596d8fa1501084da93def6827584" name="ab1fb596d8fa1501084da93def6827584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fb596d8fa1501084da93def6827584">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd84b70b778e1859acd2d0c6e0e198e1" name="afd84b70b778e1859acd2d0c6e0e198e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd84b70b778e1859acd2d0c6e0e198e1">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d063b07ab0cbec16b0bc1fa3f9475a" name="a60d063b07ab0cbec16b0bc1fa3f9475a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d063b07ab0cbec16b0bc1fa3f9475a">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a522a7c541fc1045f756e440d33d48d9b" name="a522a7c541fc1045f756e440d33d48d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522a7c541fc1045f756e440d33d48d9b">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04a41185e1a883c88e0478f612d5e11d" name="a04a41185e1a883c88e0478f612d5e11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a41185e1a883c88e0478f612d5e11d">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb652664cdcf52a61d8aee0e73b689c2" name="afb652664cdcf52a61d8aee0e73b689c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb652664cdcf52a61d8aee0e73b689c2">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14b3410b5190566114a9594d6e5c568a" name="a14b3410b5190566114a9594d6e5c568a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b3410b5190566114a9594d6e5c568a">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b9f61f857ee7df12bdebb848ccbb0fb" name="a3b9f61f857ee7df12bdebb848ccbb0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9f61f857ee7df12bdebb848ccbb0fb">&#9670;&#160;</a></span>PADS_BANK0_GPIO27_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO27_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f00250ba41703f4b2ba02bda56525f0" name="a0f00250ba41703f4b2ba02bda56525f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f00250ba41703f4b2ba02bda56525f0">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63cfb1987db0b0ef2163a9ab5de2b668" name="a63cfb1987db0b0ef2163a9ab5de2b668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63cfb1987db0b0ef2163a9ab5de2b668">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1fc598592a23f478f1a85405a53960" name="a4e1fc598592a23f478f1a85405a53960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1fc598592a23f478f1a85405a53960">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959539df63fb27d0ac43e5f95b9878a0" name="a959539df63fb27d0ac43e5f95b9878a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959539df63fb27d0ac43e5f95b9878a0">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade1213f16efb4d80ef105a6fdc3d8094" name="ade1213f16efb4d80ef105a6fdc3d8094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1213f16efb4d80ef105a6fdc3d8094">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a337a2457e67ce6ca98b11fb005a93431" name="a337a2457e67ce6ca98b11fb005a93431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337a2457e67ce6ca98b11fb005a93431">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e0d7ed39aa096568c488abe9a3f545" name="a13e0d7ed39aa096568c488abe9a3f545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e0d7ed39aa096568c488abe9a3f545">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83e129fad66e31f2042fb037e78245da" name="a83e129fad66e31f2042fb037e78245da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e129fad66e31f2042fb037e78245da">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d1533e04267f0ad2297ad9d1c75fdd" name="a22d1533e04267f0ad2297ad9d1c75fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d1533e04267f0ad2297ad9d1c75fdd">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abff613edc5290b7504dca0980c0fcb6f" name="abff613edc5290b7504dca0980c0fcb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abff613edc5290b7504dca0980c0fcb6f">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d69b9465aaf821946544fc11357a901" name="a9d69b9465aaf821946544fc11357a901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d69b9465aaf821946544fc11357a901">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d3d02897f030655adc7dce4e3106ac6" name="a5d3d02897f030655adc7dce4e3106ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3d02897f030655adc7dce4e3106ac6">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ffcc8f7caae2a3649053f1d1cebf22d" name="a7ffcc8f7caae2a3649053f1d1cebf22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffcc8f7caae2a3649053f1d1cebf22d">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca0dfe99c741dba56d0715e62beb4cb9" name="aca0dfe99c741dba56d0715e62beb4cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0dfe99c741dba56d0715e62beb4cb9">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71f46d091cba230fbc92d91601cef87d" name="a71f46d091cba230fbc92d91601cef87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f46d091cba230fbc92d91601cef87d">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a533509f8b289202a92e30ff45a3dc3e4" name="a533509f8b289202a92e30ff45a3dc3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533509f8b289202a92e30ff45a3dc3e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6a6addbfb9ec614405eae83f8bddddb" name="af6a6addbfb9ec614405eae83f8bddddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a6addbfb9ec614405eae83f8bddddb">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36a058d70dc14e9aa8ee0be3c857767e" name="a36a058d70dc14e9aa8ee0be3c857767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a058d70dc14e9aa8ee0be3c857767e">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5530eb7c1729c2e7541113b0916ff70" name="aa5530eb7c1729c2e7541113b0916ff70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5530eb7c1729c2e7541113b0916ff70">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d052c66c7038cecadca71ba72e5e843" name="a9d052c66c7038cecadca71ba72e5e843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d052c66c7038cecadca71ba72e5e843">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cca4a2e715e46a7748d329006811d7c" name="a9cca4a2e715e46a7748d329006811d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cca4a2e715e46a7748d329006811d7c">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9436c8aa31941683430c7f26b9359a38" name="a9436c8aa31941683430c7f26b9359a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9436c8aa31941683430c7f26b9359a38">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e90890984a398ac21031947dcf948cc" name="a8e90890984a398ac21031947dcf948cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e90890984a398ac21031947dcf948cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cb0facd09ce8deb8649dcf5c74a47d" name="a55cb0facd09ce8deb8649dcf5c74a47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cb0facd09ce8deb8649dcf5c74a47d">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab2a3d9d1f34cbba589ec0c2963dd4f" name="a5ab2a3d9d1f34cbba589ec0c2963dd4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab2a3d9d1f34cbba589ec0c2963dd4f">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70d46c724d232ff33b4c9992b23bd49d" name="a70d46c724d232ff33b4c9992b23bd49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d46c724d232ff33b4c9992b23bd49d">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20d52bccf70144b22d75b4b0c3d63be6" name="a20d52bccf70144b22d75b4b0c3d63be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d52bccf70144b22d75b4b0c3d63be6">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addb77915c0ba980f3b76362218890249" name="addb77915c0ba980f3b76362218890249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb77915c0ba980f3b76362218890249">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a563a154ff2b83a6d36bcbd1dcfdef04e" name="a563a154ff2b83a6d36bcbd1dcfdef04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563a154ff2b83a6d36bcbd1dcfdef04e">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ed73ee69f844ee58de752887e5f0c00" name="a9ed73ee69f844ee58de752887e5f0c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed73ee69f844ee58de752887e5f0c00">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4930e168afe33e049dfb48abc7ff1950" name="a4930e168afe33e049dfb48abc7ff1950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4930e168afe33e049dfb48abc7ff1950">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8af45fcb9ee9e7a23b7d82c68f2d34ff" name="a8af45fcb9ee9e7a23b7d82c68f2d34ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af45fcb9ee9e7a23b7d82c68f2d34ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27eb8efa625a27508a4da180598cd5ee" name="a27eb8efa625a27508a4da180598cd5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27eb8efa625a27508a4da180598cd5ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbd3e286e35cb6d629eaa95961727959" name="afbd3e286e35cb6d629eaa95961727959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd3e286e35cb6d629eaa95961727959">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ee41f639df5055c7055fe2efa20c2f8" name="a2ee41f639df5055c7055fe2efa20c2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee41f639df5055c7055fe2efa20c2f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a367e71e56601cbdce9a41d38738a216a" name="a367e71e56601cbdce9a41d38738a216a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367e71e56601cbdce9a41d38738a216a">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a447be21fc9a349682f75489e5b25eee8" name="a447be21fc9a349682f75489e5b25eee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447be21fc9a349682f75489e5b25eee8">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a169e305ec640b116afb95b4bfcbefbcd" name="a169e305ec640b116afb95b4bfcbefbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169e305ec640b116afb95b4bfcbefbcd">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada3ce0cb907baacc39d80e1b5498e630" name="ada3ce0cb907baacc39d80e1b5498e630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3ce0cb907baacc39d80e1b5498e630">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e553e18a7153d00298506aabe25fe35" name="a3e553e18a7153d00298506aabe25fe35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e553e18a7153d00298506aabe25fe35">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69268a3696f614a8aa2c28e9d5a11063" name="a69268a3696f614a8aa2c28e9d5a11063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69268a3696f614a8aa2c28e9d5a11063">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa458b72bbee13f0364a32fcaca55ade9" name="aa458b72bbee13f0364a32fcaca55ade9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa458b72bbee13f0364a32fcaca55ade9">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8088c6e797f580a813829ab9975b008d" name="a8088c6e797f580a813829ab9975b008d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8088c6e797f580a813829ab9975b008d">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2189e701a09c3ea54a68baf0cec7154" name="ad2189e701a09c3ea54a68baf0cec7154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2189e701a09c3ea54a68baf0cec7154">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa39e1710a1c5e0184b46bc13d30ed699" name="aa39e1710a1c5e0184b46bc13d30ed699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39e1710a1c5e0184b46bc13d30ed699">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace36dfb54c6eedcd6ab404f2e6003685" name="ace36dfb54c6eedcd6ab404f2e6003685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace36dfb54c6eedcd6ab404f2e6003685">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a258543e4a90b95b07bb234ca2abbf395" name="a258543e4a90b95b07bb234ca2abbf395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258543e4a90b95b07bb234ca2abbf395">&#9670;&#160;</a></span>PADS_BANK0_GPIO28_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO28_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77ef7851260b6447b15b97eb618ab367" name="a77ef7851260b6447b15b97eb618ab367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ef7851260b6447b15b97eb618ab367">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2e90ffb98569df0b0f67304f152b74e" name="ad2e90ffb98569df0b0f67304f152b74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e90ffb98569df0b0f67304f152b74e">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad834c79bb90436e8862ca5b7d06ab5eb" name="ad834c79bb90436e8862ca5b7d06ab5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad834c79bb90436e8862ca5b7d06ab5eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab188ccd46d060321145c02e75d5d4834" name="ab188ccd46d060321145c02e75d5d4834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab188ccd46d060321145c02e75d5d4834">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac44c6037425219bb677bd4c124676cf1" name="ac44c6037425219bb677bd4c124676cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44c6037425219bb677bd4c124676cf1">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce869a7f590493696cad8b5a14b9b6a" name="a1ce869a7f590493696cad8b5a14b9b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce869a7f590493696cad8b5a14b9b6a">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34424fda06f87436c0f02392d94eddd1" name="a34424fda06f87436c0f02392d94eddd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34424fda06f87436c0f02392d94eddd1">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeea3081b7b05fefea5c49fa53c73eb55" name="aeea3081b7b05fefea5c49fa53c73eb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea3081b7b05fefea5c49fa53c73eb55">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d68b5fb6f7c2430a431970a44dfb412" name="a1d68b5fb6f7c2430a431970a44dfb412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d68b5fb6f7c2430a431970a44dfb412">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6999552a8cdc2f2130f4e9d4b317799f" name="a6999552a8cdc2f2130f4e9d4b317799f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6999552a8cdc2f2130f4e9d4b317799f">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02a6b13cd69c11a8b92af341a3fbd45f" name="a02a6b13cd69c11a8b92af341a3fbd45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a6b13cd69c11a8b92af341a3fbd45f">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a034839a5c927c6ee37d13d7be11670e5" name="a034839a5c927c6ee37d13d7be11670e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034839a5c927c6ee37d13d7be11670e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2afa31b45020afe3f93fd222fb9cc13c" name="a2afa31b45020afe3f93fd222fb9cc13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afa31b45020afe3f93fd222fb9cc13c">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a10c78885d414c9c1b3168ba4a1731a" name="a7a10c78885d414c9c1b3168ba4a1731a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a10c78885d414c9c1b3168ba4a1731a">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7097204e26b8ddd4df8e1089c68e6e4d" name="a7097204e26b8ddd4df8e1089c68e6e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7097204e26b8ddd4df8e1089c68e6e4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc2427d8202e42d96a007f123d6e6e02" name="afc2427d8202e42d96a007f123d6e6e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2427d8202e42d96a007f123d6e6e02">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ad31632e0247fc52b62ebdfcf276552" name="a0ad31632e0247fc52b62ebdfcf276552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad31632e0247fc52b62ebdfcf276552">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95c7258f50c5df3401ddbe83212d806e" name="a95c7258f50c5df3401ddbe83212d806e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c7258f50c5df3401ddbe83212d806e">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a667b30b46457ca322e4515c9bfc2485f" name="a667b30b46457ca322e4515c9bfc2485f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667b30b46457ca322e4515c9bfc2485f">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9ddf404298ac66d0b35b01edb448c42" name="af9ddf404298ac66d0b35b01edb448c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ddf404298ac66d0b35b01edb448c42">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6844e32e37ba4c6c2c6affeb25b4fbe5" name="a6844e32e37ba4c6c2c6affeb25b4fbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6844e32e37ba4c6c2c6affeb25b4fbe5">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c7f7824c3c25e139d04631b8b45e4d8" name="a9c7f7824c3c25e139d04631b8b45e4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7f7824c3c25e139d04631b8b45e4d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8ea99f20605e4a50445d39b14cf4630" name="ab8ea99f20605e4a50445d39b14cf4630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ea99f20605e4a50445d39b14cf4630">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b3de495646696024196b7cb1e28b2c3" name="a6b3de495646696024196b7cb1e28b2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3de495646696024196b7cb1e28b2c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae768ca506dfe66bc9a79c54c42e4a99d" name="ae768ca506dfe66bc9a79c54c42e4a99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae768ca506dfe66bc9a79c54c42e4a99d">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaf47a6fd5c9870c7b8fb83da88aca18" name="acaf47a6fd5c9870c7b8fb83da88aca18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf47a6fd5c9870c7b8fb83da88aca18">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff541250c2ee27ec9cd4c3191a97f286" name="aff541250c2ee27ec9cd4c3191a97f286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff541250c2ee27ec9cd4c3191a97f286">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade54ab63ec6582fb03cd7d9da0c60770" name="ade54ab63ec6582fb03cd7d9da0c60770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade54ab63ec6582fb03cd7d9da0c60770">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d2fabab80a2cedee5280553cfaaafcd" name="a9d2fabab80a2cedee5280553cfaaafcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2fabab80a2cedee5280553cfaaafcd">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c0a5208786a83bb5547d71eab27147" name="a49c0a5208786a83bb5547d71eab27147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c0a5208786a83bb5547d71eab27147">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac69aa86e43a4f148c1d070e9511cba47" name="ac69aa86e43a4f148c1d070e9511cba47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69aa86e43a4f148c1d070e9511cba47">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9deabba4855f0ee8f34257324dcc372" name="af9deabba4855f0ee8f34257324dcc372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9deabba4855f0ee8f34257324dcc372">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97418bd226c82d67d385d1308cd9d192" name="a97418bd226c82d67d385d1308cd9d192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97418bd226c82d67d385d1308cd9d192">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40f79f9ac88d9ba74eb4a08f7affb205" name="a40f79f9ac88d9ba74eb4a08f7affb205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f79f9ac88d9ba74eb4a08f7affb205">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dc14727034d4b2fc773d6f261cf8f7d" name="a8dc14727034d4b2fc773d6f261cf8f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc14727034d4b2fc773d6f261cf8f7d">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8e732465935e5d39ef20a515e8469d" name="a8b8e732465935e5d39ef20a515e8469d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8e732465935e5d39ef20a515e8469d">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a769ed02a07b82388f7332c635ce3b50d" name="a769ed02a07b82388f7332c635ce3b50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769ed02a07b82388f7332c635ce3b50d">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b5a877090e96bf0cd6ecb4a90483027" name="a7b5a877090e96bf0cd6ecb4a90483027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5a877090e96bf0cd6ecb4a90483027">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38be11c4672e036afdc787a8c464d160" name="a38be11c4672e036afdc787a8c464d160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38be11c4672e036afdc787a8c464d160">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d4bed8c42e5eedf32809f02a81fa926" name="a1d4bed8c42e5eedf32809f02a81fa926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4bed8c42e5eedf32809f02a81fa926">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a776f758769c992dd213b61c0e9551b40" name="a776f758769c992dd213b61c0e9551b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776f758769c992dd213b61c0e9551b40">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a964716c266b8f35b69c438a304a42102" name="a964716c266b8f35b69c438a304a42102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964716c266b8f35b69c438a304a42102">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc7f2e1ab0b97748b9511e1485278c1a" name="adc7f2e1ab0b97748b9511e1485278c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7f2e1ab0b97748b9511e1485278c1a">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2719edab998069d335697d23131403c" name="ae2719edab998069d335697d23131403c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2719edab998069d335697d23131403c">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ccbc10544a18e021023131173075714" name="a3ccbc10544a18e021023131173075714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccbc10544a18e021023131173075714">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac86b657c0bc1cc94ff740e3eb01d19f2" name="ac86b657c0bc1cc94ff740e3eb01d19f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86b657c0bc1cc94ff740e3eb01d19f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0542c9cc65a8051661c06263a533d7a" name="ad0542c9cc65a8051661c06263a533d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0542c9cc65a8051661c06263a533d7a">&#9670;&#160;</a></span>PADS_BANK0_GPIO29_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO29_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa592a84b292de6e018a1982aab64e736" name="aa592a84b292de6e018a1982aab64e736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa592a84b292de6e018a1982aab64e736">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a978d90eceaa61b992b6a174df67b61" name="a1a978d90eceaa61b992b6a174df67b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a978d90eceaa61b992b6a174df67b61">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ffb433b3a308f6bbfcd63c0079e2ebb" name="a7ffb433b3a308f6bbfcd63c0079e2ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffb433b3a308f6bbfcd63c0079e2ebb">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae282b9a1508ca2c4a1537c2f2795528a" name="ae282b9a1508ca2c4a1537c2f2795528a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae282b9a1508ca2c4a1537c2f2795528a">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c11d3b66b368fe5bff6c344ff8790d" name="ab1c11d3b66b368fe5bff6c344ff8790d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c11d3b66b368fe5bff6c344ff8790d">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84e7fc70aede0d2af34163bcd506a8f" name="ab84e7fc70aede0d2af34163bcd506a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84e7fc70aede0d2af34163bcd506a8f">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6ed22177a2443064e38b6a78c89014" name="a1b6ed22177a2443064e38b6a78c89014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6ed22177a2443064e38b6a78c89014">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcb12cf928cd796993274a3d6a36513d" name="abcb12cf928cd796993274a3d6a36513d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb12cf928cd796993274a3d6a36513d">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fccb30deac45abdecf46ebae80356a9" name="a9fccb30deac45abdecf46ebae80356a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fccb30deac45abdecf46ebae80356a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7693aaea69d4fc46ae5af54fc37cd62" name="ac7693aaea69d4fc46ae5af54fc37cd62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7693aaea69d4fc46ae5af54fc37cd62">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bc94f8b1afd9d616218a400ec767f34" name="a4bc94f8b1afd9d616218a400ec767f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc94f8b1afd9d616218a400ec767f34">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a950c294008f3c7fd9284f5b1455f18b1" name="a950c294008f3c7fd9284f5b1455f18b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950c294008f3c7fd9284f5b1455f18b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6dace723ab497a348f0ad3c283a645c" name="ab6dace723ab497a348f0ad3c283a645c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6dace723ab497a348f0ad3c283a645c">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4c8d6fe3ef13ae76e584e2f24052d47" name="af4c8d6fe3ef13ae76e584e2f24052d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c8d6fe3ef13ae76e584e2f24052d47">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2daf28060d832a659be5f7917b021f07" name="a2daf28060d832a659be5f7917b021f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daf28060d832a659be5f7917b021f07">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab12e6cfb69ccca0630f07e95fac5f2d" name="aab12e6cfb69ccca0630f07e95fac5f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab12e6cfb69ccca0630f07e95fac5f2d">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d7703c439ca3ac68b0ab7b0e53c4e3" name="a64d7703c439ca3ac68b0ab7b0e53c4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d7703c439ca3ac68b0ab7b0e53c4e3">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a715710e482ed6e693aa65aa703175c33" name="a715710e482ed6e693aa65aa703175c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715710e482ed6e693aa65aa703175c33">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3aecf32c2f9ad47d8266e32b9249b41" name="ac3aecf32c2f9ad47d8266e32b9249b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3aecf32c2f9ad47d8266e32b9249b41">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab98857228339181bfff9e5ca7e15b0bb" name="ab98857228339181bfff9e5ca7e15b0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98857228339181bfff9e5ca7e15b0bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adadd2ebce6ebfe9b6837e3db7bda443a" name="adadd2ebce6ebfe9b6837e3db7bda443a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadd2ebce6ebfe9b6837e3db7bda443a">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac0b0faa894df3737099ed4325041444" name="aac0b0faa894df3737099ed4325041444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0b0faa894df3737099ed4325041444">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e96aab50ffbf53cfe30f7b73930df2d" name="a1e96aab50ffbf53cfe30f7b73930df2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e96aab50ffbf53cfe30f7b73930df2d">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd551704ede41e089e6d09301eb748db" name="afd551704ede41e089e6d09301eb748db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd551704ede41e089e6d09301eb748db">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae225f0927edc3b3ac330cab0d96fc562" name="ae225f0927edc3b3ac330cab0d96fc562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae225f0927edc3b3ac330cab0d96fc562">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a011cde888f835b87ae634cd9d1880fec" name="a011cde888f835b87ae634cd9d1880fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011cde888f835b87ae634cd9d1880fec">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90624e6ac0f1ab9d6a86ca11379a7c51" name="a90624e6ac0f1ab9d6a86ca11379a7c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90624e6ac0f1ab9d6a86ca11379a7c51">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a699e89094958dbb205b62aa47d06ae52" name="a699e89094958dbb205b62aa47d06ae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699e89094958dbb205b62aa47d06ae52">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a922d8a796bffa3a44a9769767652a67b" name="a922d8a796bffa3a44a9769767652a67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922d8a796bffa3a44a9769767652a67b">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f35b2c2b0300d6d713b614ff0cd9949" name="a6f35b2c2b0300d6d713b614ff0cd9949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f35b2c2b0300d6d713b614ff0cd9949">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af851a641e5492a45745179e5574bd6e7" name="af851a641e5492a45745179e5574bd6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af851a641e5492a45745179e5574bd6e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37ceea855dea98313a2a03c5470e6df9" name="a37ceea855dea98313a2a03c5470e6df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ceea855dea98313a2a03c5470e6df9">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdb3b1c5f76d3b7418c31e9f6e9eef49" name="abdb3b1c5f76d3b7418c31e9f6e9eef49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb3b1c5f76d3b7418c31e9f6e9eef49">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a220b8072d20aea00a022279618f7e1a2" name="a220b8072d20aea00a022279618f7e1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220b8072d20aea00a022279618f7e1a2">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67b472b4bbaf1b01ea75d708f6e2c6f0" name="a67b472b4bbaf1b01ea75d708f6e2c6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67b472b4bbaf1b01ea75d708f6e2c6f0">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac109d62017335b492f5efaf5bc284c84" name="ac109d62017335b492f5efaf5bc284c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac109d62017335b492f5efaf5bc284c84">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd8b8930189dca6ed94e808a97d25fc0" name="afd8b8930189dca6ed94e808a97d25fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8b8930189dca6ed94e808a97d25fc0">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a144306edb9bd925ec071e65464b5ed39" name="a144306edb9bd925ec071e65464b5ed39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144306edb9bd925ec071e65464b5ed39">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58ddc534e9f1a55614963460607006c4" name="a58ddc534e9f1a55614963460607006c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ddc534e9f1a55614963460607006c4">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ccc462b9a854356f8eab6290e13cd32" name="a7ccc462b9a854356f8eab6290e13cd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ccc462b9a854356f8eab6290e13cd32">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31e119cd5723fe284ef7505f19bdc390" name="a31e119cd5723fe284ef7505f19bdc390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e119cd5723fe284ef7505f19bdc390">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2037f919804630ef4238e6225b9cdd" name="aba2037f919804630ef4238e6225b9cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2037f919804630ef4238e6225b9cdd">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1326632e9a4b4853bda3f63b521d2f1" name="ae1326632e9a4b4853bda3f63b521d2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1326632e9a4b4853bda3f63b521d2f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d19b01296185f902494508d746150f" name="a37d19b01296185f902494508d746150f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d19b01296185f902494508d746150f">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf99eac691f05ddd6eaaf3be34306f03" name="acf99eac691f05ddd6eaaf3be34306f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf99eac691f05ddd6eaaf3be34306f03">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a465a53a35c29c8b67113c52b9b701899" name="a465a53a35c29c8b67113c52b9b701899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a465a53a35c29c8b67113c52b9b701899">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648a77ed64df67f986424ddfafeca3da" name="a648a77ed64df67f986424ddfafeca3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648a77ed64df67f986424ddfafeca3da">&#9670;&#160;</a></span>PADS_BANK0_GPIO2_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO2_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80498e9fad646c585c4d17b89072004c" name="a80498e9fad646c585c4d17b89072004c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80498e9fad646c585c4d17b89072004c">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97cc93300463132a8c289005b2d5c6a0" name="a97cc93300463132a8c289005b2d5c6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cc93300463132a8c289005b2d5c6a0">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44611e62cf393beb264ccac531331dde" name="a44611e62cf393beb264ccac531331dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44611e62cf393beb264ccac531331dde">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38ba19c0f79958b20f02538812a50b41" name="a38ba19c0f79958b20f02538812a50b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38ba19c0f79958b20f02538812a50b41">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a784ad3ae4ff6638dec4817c173bc2199" name="a784ad3ae4ff6638dec4817c173bc2199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784ad3ae4ff6638dec4817c173bc2199">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad035cfb0a050d3b0e04a4af9754d4ef4" name="ad035cfb0a050d3b0e04a4af9754d4ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad035cfb0a050d3b0e04a4af9754d4ef4">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d06e431ac2c9cb8750b4c318dd04890" name="a3d06e431ac2c9cb8750b4c318dd04890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d06e431ac2c9cb8750b4c318dd04890">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc4bc29e15f251bbeae8b55735cc420" name="adcc4bc29e15f251bbeae8b55735cc420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc4bc29e15f251bbeae8b55735cc420">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad294416a6b3f474e9741de2150210e61" name="ad294416a6b3f474e9741de2150210e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad294416a6b3f474e9741de2150210e61">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d59b170b29436661485bc3482d3f83" name="a26d59b170b29436661485bc3482d3f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d59b170b29436661485bc3482d3f83">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc760f73f58844cee6e149106b473a8" name="a8bc760f73f58844cee6e149106b473a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc760f73f58844cee6e149106b473a8">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fe2edc484bd1a3af8b3ff70e4acf48f" name="a9fe2edc484bd1a3af8b3ff70e4acf48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe2edc484bd1a3af8b3ff70e4acf48f">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a197ad99aaf914f8d298e5a0395b940d3" name="a197ad99aaf914f8d298e5a0395b940d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197ad99aaf914f8d298e5a0395b940d3">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affedd07be715c6eea3ed66bedd5137ae" name="affedd07be715c6eea3ed66bedd5137ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affedd07be715c6eea3ed66bedd5137ae">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a663dc25121fb47dfc4e195392f1f69e8" name="a663dc25121fb47dfc4e195392f1f69e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a663dc25121fb47dfc4e195392f1f69e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00bd0890706713a82e2ce1add39c8853" name="a00bd0890706713a82e2ce1add39c8853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bd0890706713a82e2ce1add39c8853">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa19e593d7147b2510f8d9fc7452aad21" name="aa19e593d7147b2510f8d9fc7452aad21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19e593d7147b2510f8d9fc7452aad21">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c63deb791a5628165f7a57437d85914" name="a9c63deb791a5628165f7a57437d85914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c63deb791a5628165f7a57437d85914">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebc8eb9196119940489a051c262333e1" name="aebc8eb9196119940489a051c262333e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc8eb9196119940489a051c262333e1">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84b977699487afcad9879b384ce109e3" name="a84b977699487afcad9879b384ce109e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b977699487afcad9879b384ce109e3">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afae77ea20f98cf71d5243371ccfd6ad5" name="afae77ea20f98cf71d5243371ccfd6ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae77ea20f98cf71d5243371ccfd6ad5">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c67e97ea0b17075bee7a677a9f8fbb" name="aa2c67e97ea0b17075bee7a677a9f8fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c67e97ea0b17075bee7a677a9f8fbb">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7651c1481721aeb4885f811371164dc3" name="a7651c1481721aeb4885f811371164dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7651c1481721aeb4885f811371164dc3">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae722098977bff7dca1217d386c568196" name="ae722098977bff7dca1217d386c568196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae722098977bff7dca1217d386c568196">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a905a0023d6c75543fe244a02d548991b" name="a905a0023d6c75543fe244a02d548991b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905a0023d6c75543fe244a02d548991b">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3b8432ff661760bf33a38b1e58000c1" name="ac3b8432ff661760bf33a38b1e58000c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b8432ff661760bf33a38b1e58000c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4169451582f7ff80d81ea9bd7997ecf" name="af4169451582f7ff80d81ea9bd7997ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4169451582f7ff80d81ea9bd7997ecf">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb2d9ea4f26ca8eafdb5ee9761cb8d4" name="a3cb2d9ea4f26ca8eafdb5ee9761cb8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb2d9ea4f26ca8eafdb5ee9761cb8d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab73dae72d52b249e4fb7f3fa30d94c" name="a9ab73dae72d52b249e4fb7f3fa30d94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab73dae72d52b249e4fb7f3fa30d94c">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf00620a238bd42acd9ba15d4f67d089" name="aaf00620a238bd42acd9ba15d4f67d089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf00620a238bd42acd9ba15d4f67d089">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ba8e38d5af62e3a0fed0bcae04dffe" name="a60ba8e38d5af62e3a0fed0bcae04dffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ba8e38d5af62e3a0fed0bcae04dffe">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace07284cbf60d911d08f6a70a75365c1" name="ace07284cbf60d911d08f6a70a75365c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace07284cbf60d911d08f6a70a75365c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95d074ef79445f10db21cb1ba8ea5c03" name="a95d074ef79445f10db21cb1ba8ea5c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d074ef79445f10db21cb1ba8ea5c03">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33a25a7d48c5b0edbdf2930ebac58f39" name="a33a25a7d48c5b0edbdf2930ebac58f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a25a7d48c5b0edbdf2930ebac58f39">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f0a881ae14e6cce2d8b7f9e28d2abf5" name="a0f0a881ae14e6cce2d8b7f9e28d2abf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0a881ae14e6cce2d8b7f9e28d2abf5">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a155b65143b177538a8820582520fa2ff" name="a155b65143b177538a8820582520fa2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155b65143b177538a8820582520fa2ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf567ad58d31a4b386122a40a345d2a7" name="adf567ad58d31a4b386122a40a345d2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf567ad58d31a4b386122a40a345d2a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a8ba2809c18b94a042b8dcf27211d30" name="a1a8ba2809c18b94a042b8dcf27211d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8ba2809c18b94a042b8dcf27211d30">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fb968cdd11bfca41bee5042b7126dd1" name="a1fb968cdd11bfca41bee5042b7126dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb968cdd11bfca41bee5042b7126dd1">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24189010edf4b5f338cd72f650425638" name="a24189010edf4b5f338cd72f650425638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24189010edf4b5f338cd72f650425638">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ec7902829316a21a56c49c6f4c28d27" name="a9ec7902829316a21a56c49c6f4c28d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec7902829316a21a56c49c6f4c28d27">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbceb59178fc58a3398c847bd0963d0c" name="abbceb59178fc58a3398c847bd0963d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbceb59178fc58a3398c847bd0963d0c">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14df50eed14a8a40cb34b4054b26d4d3" name="a14df50eed14a8a40cb34b4054b26d4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14df50eed14a8a40cb34b4054b26d4d3">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade972c2115cfad8900bb470296da4ce5" name="ade972c2115cfad8900bb470296da4ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade972c2115cfad8900bb470296da4ce5">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7da73d7d5ad667af760d4742c77d42c4" name="a7da73d7d5ad667af760d4742c77d42c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da73d7d5ad667af760d4742c77d42c4">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792fcc7f676aa696b50b717513cc43e5" name="a792fcc7f676aa696b50b717513cc43e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792fcc7f676aa696b50b717513cc43e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a147c6fe6bdc503e23258a4364e6f0d49" name="a147c6fe6bdc503e23258a4364e6f0d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147c6fe6bdc503e23258a4364e6f0d49">&#9670;&#160;</a></span>PADS_BANK0_GPIO30_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO30_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f216e146718c13dcc1b6969f1d08c32" name="a3f216e146718c13dcc1b6969f1d08c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f216e146718c13dcc1b6969f1d08c32">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66feba36dc44069320cf7b994234b46" name="ae66feba36dc44069320cf7b994234b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66feba36dc44069320cf7b994234b46">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f4ce1bdbc4ff1ece2cf0290c691016" name="aa7f4ce1bdbc4ff1ece2cf0290c691016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f4ce1bdbc4ff1ece2cf0290c691016">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e49e2e63fb820cf8d0037954d6c14eb" name="a7e49e2e63fb820cf8d0037954d6c14eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e49e2e63fb820cf8d0037954d6c14eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99261c56e376ff78e5ea9ecca4e3a136" name="a99261c56e376ff78e5ea9ecca4e3a136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99261c56e376ff78e5ea9ecca4e3a136">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a560e85dccd5394791fb9dabeabb19b" name="a2a560e85dccd5394791fb9dabeabb19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a560e85dccd5394791fb9dabeabb19b">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9b09c23a7b3c184c85973be6fed0af1" name="aa9b09c23a7b3c184c85973be6fed0af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9b09c23a7b3c184c85973be6fed0af1">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e77ad673243deecda2d4b54d6b6f96" name="af0e77ad673243deecda2d4b54d6b6f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e77ad673243deecda2d4b54d6b6f96">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee7dbd67bb82793c9ada604e0dc977c3" name="aee7dbd67bb82793c9ada604e0dc977c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7dbd67bb82793c9ada604e0dc977c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29f89e433ade402831f9d5b9b1640abd" name="a29f89e433ade402831f9d5b9b1640abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f89e433ade402831f9d5b9b1640abd">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33c163cf186b5133ab4a6482b7dca43" name="aa33c163cf186b5133ab4a6482b7dca43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33c163cf186b5133ab4a6482b7dca43">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae645f4ab4845bdab9e5f5d539d0780c3" name="ae645f4ab4845bdab9e5f5d539d0780c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae645f4ab4845bdab9e5f5d539d0780c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c42b6bc188097dcd00a6295ef46c57" name="ad7c42b6bc188097dcd00a6295ef46c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c42b6bc188097dcd00a6295ef46c57">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a685bf7d8e95886b3d177cbac5d5f9a1d" name="a685bf7d8e95886b3d177cbac5d5f9a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685bf7d8e95886b3d177cbac5d5f9a1d">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac97d3da528139664feb62c64318ffb0b" name="ac97d3da528139664feb62c64318ffb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac97d3da528139664feb62c64318ffb0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a806df20302906e183f8a512b3aa84dc5" name="a806df20302906e183f8a512b3aa84dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806df20302906e183f8a512b3aa84dc5">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cffe44f2c8496dcc1135d718385b578" name="a7cffe44f2c8496dcc1135d718385b578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cffe44f2c8496dcc1135d718385b578">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5047cc1aa0ac97e2bf38c6129b79970" name="ad5047cc1aa0ac97e2bf38c6129b79970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5047cc1aa0ac97e2bf38c6129b79970">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9647fc5fd47b74c9eca0434d6a026546" name="a9647fc5fd47b74c9eca0434d6a026546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9647fc5fd47b74c9eca0434d6a026546">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3240575bdf3d690364a52073fdbcf3f5" name="a3240575bdf3d690364a52073fdbcf3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3240575bdf3d690364a52073fdbcf3f5">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb5cee306cd88e41e4ca607e8a3b0873" name="abb5cee306cd88e41e4ca607e8a3b0873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5cee306cd88e41e4ca607e8a3b0873">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73704cdb98202c6b4245aa1c83e44515" name="a73704cdb98202c6b4245aa1c83e44515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73704cdb98202c6b4245aa1c83e44515">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace063c4191105b032fbf4794cf817a05" name="ace063c4191105b032fbf4794cf817a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace063c4191105b032fbf4794cf817a05">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70cc85e506c3bcde790ef6adc5f5f47d" name="a70cc85e506c3bcde790ef6adc5f5f47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70cc85e506c3bcde790ef6adc5f5f47d">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43d1afe9427ff1e32509631e351e04e5" name="a43d1afe9427ff1e32509631e351e04e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d1afe9427ff1e32509631e351e04e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a881e08edf2b3561573ca8bff90501cbf" name="a881e08edf2b3561573ca8bff90501cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881e08edf2b3561573ca8bff90501cbf">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeecd7ce7c003d8b38937bbec423569c" name="aeeecd7ce7c003d8b38937bbec423569c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeecd7ce7c003d8b38937bbec423569c">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3951c116999fcb40d614bf8b19ef6fc2" name="a3951c116999fcb40d614bf8b19ef6fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3951c116999fcb40d614bf8b19ef6fc2">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc5a4f008fc0655d0d7174ccf01c0be3" name="afc5a4f008fc0655d0d7174ccf01c0be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5a4f008fc0655d0d7174ccf01c0be3">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74251d98e43830b8dd761099b948ae8b" name="a74251d98e43830b8dd761099b948ae8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74251d98e43830b8dd761099b948ae8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a991eee948e74fee9cc8d0a42b46f5468" name="a991eee948e74fee9cc8d0a42b46f5468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991eee948e74fee9cc8d0a42b46f5468">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeab2b1d22e15847fad23aa6c2b9bb17a" name="aeab2b1d22e15847fad23aa6c2b9bb17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab2b1d22e15847fad23aa6c2b9bb17a">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118f2f163e1ee12b6496c608c1848b54" name="a118f2f163e1ee12b6496c608c1848b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118f2f163e1ee12b6496c608c1848b54">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a001e237cf691cba508faec7b8fcb9d28" name="a001e237cf691cba508faec7b8fcb9d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001e237cf691cba508faec7b8fcb9d28">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5750ce96620fbeb7c8a89a563c2d0791" name="a5750ce96620fbeb7c8a89a563c2d0791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5750ce96620fbeb7c8a89a563c2d0791">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a535d932c42a1b215817e26735c2d5c1a" name="a535d932c42a1b215817e26735c2d5c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535d932c42a1b215817e26735c2d5c1a">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0e77b503720724e0c836f5e0f214178" name="ab0e77b503720724e0c836f5e0f214178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0e77b503720724e0c836f5e0f214178">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5096aa961984da24cf7f312372af2281" name="a5096aa961984da24cf7f312372af2281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5096aa961984da24cf7f312372af2281">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d864200c35fd72fdef6fe958ffc50c0" name="a3d864200c35fd72fdef6fe958ffc50c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d864200c35fd72fdef6fe958ffc50c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a874d3b719f18a8b46e5c932d6f2815fd" name="a874d3b719f18a8b46e5c932d6f2815fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874d3b719f18a8b46e5c932d6f2815fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af883eb1955ad47ea7d4879123807997b" name="af883eb1955ad47ea7d4879123807997b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af883eb1955ad47ea7d4879123807997b">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af24b038093dc80ec374bb126ead68fc9" name="af24b038093dc80ec374bb126ead68fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24b038093dc80ec374bb126ead68fc9">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15c593b19a44f116c8a29396369d9729" name="a15c593b19a44f116c8a29396369d9729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c593b19a44f116c8a29396369d9729">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69c476450ea6d2cae9523dd9203aa633" name="a69c476450ea6d2cae9523dd9203aa633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c476450ea6d2cae9523dd9203aa633">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1812b3902bc0709623ad159f7fef43bd" name="a1812b3902bc0709623ad159f7fef43bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1812b3902bc0709623ad159f7fef43bd">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ac144b6c6ddc398c190a062b59f0f33" name="a8ac144b6c6ddc398c190a062b59f0f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac144b6c6ddc398c190a062b59f0f33">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff810e6094717b78955fec89690d42ff" name="aff810e6094717b78955fec89690d42ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff810e6094717b78955fec89690d42ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO31_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO31_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5fa94f8f5d7959ef9f99306b27eb38c" name="ad5fa94f8f5d7959ef9f99306b27eb38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5fa94f8f5d7959ef9f99306b27eb38c">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8e078ba6f75b770889eb430f61f4b92" name="ab8e078ba6f75b770889eb430f61f4b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e078ba6f75b770889eb430f61f4b92">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8ed825f0275d5821e99931b4a44d024" name="af8ed825f0275d5821e99931b4a44d024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ed825f0275d5821e99931b4a44d024">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b2fc88174cb653900e5f59cf7c3860b" name="a2b2fc88174cb653900e5f59cf7c3860b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b2fc88174cb653900e5f59cf7c3860b">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09d8fb168a1a1093e5deec9c2c53b659" name="a09d8fb168a1a1093e5deec9c2c53b659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d8fb168a1a1093e5deec9c2c53b659">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a354fdc5ced6d615fd51c89ff49efeed9" name="a354fdc5ced6d615fd51c89ff49efeed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354fdc5ced6d615fd51c89ff49efeed9">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69bb0bbf52e47f51472317e7895ec750" name="a69bb0bbf52e47f51472317e7895ec750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69bb0bbf52e47f51472317e7895ec750">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4067f405ce4506b32a6e8d0f32b65f90" name="a4067f405ce4506b32a6e8d0f32b65f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4067f405ce4506b32a6e8d0f32b65f90">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe059c2836faa4774f39118359eb464" name="a6fe059c2836faa4774f39118359eb464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe059c2836faa4774f39118359eb464">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a164e0117ba5bb94d5f9466722baeb790" name="a164e0117ba5bb94d5f9466722baeb790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164e0117ba5bb94d5f9466722baeb790">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c005061ac4c07a7c531c97aa33e60cd" name="a8c005061ac4c07a7c531c97aa33e60cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c005061ac4c07a7c531c97aa33e60cd">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ee8d66a5f443ca23f1ccb589b923e9" name="a28ee8d66a5f443ca23f1ccb589b923e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ee8d66a5f443ca23f1ccb589b923e9">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4af048a0646f46181d5f338d65a2392" name="ab4af048a0646f46181d5f338d65a2392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4af048a0646f46181d5f338d65a2392">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3697b8ac61a14b2060351f6e3e0dcab" name="aa3697b8ac61a14b2060351f6e3e0dcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3697b8ac61a14b2060351f6e3e0dcab">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add40880785462815eee24b7f034517d5" name="add40880785462815eee24b7f034517d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add40880785462815eee24b7f034517d5">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c270536c1f707f19ed172fc17dd395d" name="a6c270536c1f707f19ed172fc17dd395d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c270536c1f707f19ed172fc17dd395d">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a8a3805a6efbcc6e08ff2d21ac75804" name="a1a8a3805a6efbcc6e08ff2d21ac75804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8a3805a6efbcc6e08ff2d21ac75804">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac79ebcf365a7a359f57928f4619137a9" name="ac79ebcf365a7a359f57928f4619137a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79ebcf365a7a359f57928f4619137a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9411503c435dcf7851325c59b1352f63" name="a9411503c435dcf7851325c59b1352f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9411503c435dcf7851325c59b1352f63">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91c63508b550b86b3ae0e7d4fb1b84e7" name="a91c63508b550b86b3ae0e7d4fb1b84e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c63508b550b86b3ae0e7d4fb1b84e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4d9b9e87593bbcdd443e3cf5f4b1d85" name="aa4d9b9e87593bbcdd443e3cf5f4b1d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d9b9e87593bbcdd443e3cf5f4b1d85">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8be5550fe75131415dfc75f17f2a866e" name="a8be5550fe75131415dfc75f17f2a866e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be5550fe75131415dfc75f17f2a866e">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a299d4ed125fb09b00399e2f0667aa042" name="a299d4ed125fb09b00399e2f0667aa042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299d4ed125fb09b00399e2f0667aa042">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339fde108b829c3699c194df1591262c" name="a339fde108b829c3699c194df1591262c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339fde108b829c3699c194df1591262c">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa804956c29ee08595958aaa7cb7d442b" name="aa804956c29ee08595958aaa7cb7d442b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa804956c29ee08595958aaa7cb7d442b">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f33f07534049cafdec955bbd9684d85" name="a6f33f07534049cafdec955bbd9684d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f33f07534049cafdec955bbd9684d85">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4260f679d83c91912acd29438300832a" name="a4260f679d83c91912acd29438300832a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4260f679d83c91912acd29438300832a">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52983e80a083e443809b33d6cd1f478a" name="a52983e80a083e443809b33d6cd1f478a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52983e80a083e443809b33d6cd1f478a">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c13a389f112bc96db7729345af18c1" name="ab1c13a389f112bc96db7729345af18c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c13a389f112bc96db7729345af18c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54bd82c0173444f02755ec9e5c6d0c9b" name="a54bd82c0173444f02755ec9e5c6d0c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bd82c0173444f02755ec9e5c6d0c9b">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adedbaf2621456545fdfbfa901518ee66" name="adedbaf2621456545fdfbfa901518ee66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedbaf2621456545fdfbfa901518ee66">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b3765f1516be1c95ed1155483eecc60" name="a4b3765f1516be1c95ed1155483eecc60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3765f1516be1c95ed1155483eecc60">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1937fa100a0b8eac419233d8f2e47c2" name="af1937fa100a0b8eac419233d8f2e47c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1937fa100a0b8eac419233d8f2e47c2">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506c5e7db523b035d1d2ac0666faa2cb" name="a506c5e7db523b035d1d2ac0666faa2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506c5e7db523b035d1d2ac0666faa2cb">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a741833795f942a8113d1523572077be9" name="a741833795f942a8113d1523572077be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741833795f942a8113d1523572077be9">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f1318e369c169f75ba6134371820a44" name="a3f1318e369c169f75ba6134371820a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1318e369c169f75ba6134371820a44">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959e0d1b4d8fa523dfaa938ab6b588b3" name="a959e0d1b4d8fa523dfaa938ab6b588b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959e0d1b4d8fa523dfaa938ab6b588b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af66fc8a5e678e360a6a12db107106b45" name="af66fc8a5e678e360a6a12db107106b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66fc8a5e678e360a6a12db107106b45">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0fe3e3427ac00445a5b962d41a543d" name="a8f0fe3e3427ac00445a5b962d41a543d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0fe3e3427ac00445a5b962d41a543d">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88cb9753ebe7813167ef2ce028552d43" name="a88cb9753ebe7813167ef2ce028552d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88cb9753ebe7813167ef2ce028552d43">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a796f51aa07a7bc63375959f5a20eda2a" name="a796f51aa07a7bc63375959f5a20eda2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796f51aa07a7bc63375959f5a20eda2a">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c1625040b3dfe41a95075c914fb824f" name="a1c1625040b3dfe41a95075c914fb824f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1625040b3dfe41a95075c914fb824f">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a9a3c25448827120d6f92a5b76c7aa4" name="a0a9a3c25448827120d6f92a5b76c7aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9a3c25448827120d6f92a5b76c7aa4">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac562db2a851f817869284bb39a94c63e" name="ac562db2a851f817869284bb39a94c63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac562db2a851f817869284bb39a94c63e">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a975d9a52af9634f3741c79e19f612117" name="a975d9a52af9634f3741c79e19f612117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975d9a52af9634f3741c79e19f612117">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38db3f994ff10088a63e34afb35bc01a" name="a38db3f994ff10088a63e34afb35bc01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38db3f994ff10088a63e34afb35bc01a">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae500aba39edb90cdda2de0bee602264b" name="ae500aba39edb90cdda2de0bee602264b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae500aba39edb90cdda2de0bee602264b">&#9670;&#160;</a></span>PADS_BANK0_GPIO32_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO32_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cdcca7f8ba7876fbf1cc8218453e4ea" name="a1cdcca7f8ba7876fbf1cc8218453e4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cdcca7f8ba7876fbf1cc8218453e4ea">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7bb268c03a224e5d77e08f68e3979a6" name="ad7bb268c03a224e5d77e08f68e3979a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bb268c03a224e5d77e08f68e3979a6">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac15321043d969be0f4521017a0382890" name="ac15321043d969be0f4521017a0382890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15321043d969be0f4521017a0382890">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abad73c7d2ce51b91374f7c515269b1ce" name="abad73c7d2ce51b91374f7c515269b1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad73c7d2ce51b91374f7c515269b1ce">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac73e6cba27e8653c0364521395b155d9" name="ac73e6cba27e8653c0364521395b155d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73e6cba27e8653c0364521395b155d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c65efb48ff5b41e00c3e4e46457ae1" name="ab3c65efb48ff5b41e00c3e4e46457ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c65efb48ff5b41e00c3e4e46457ae1">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30a0b54095492464a137b4d273233955" name="a30a0b54095492464a137b4d273233955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a0b54095492464a137b4d273233955">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a270f814b8ad5a3e1057f3964b4af1d0b" name="a270f814b8ad5a3e1057f3964b4af1d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270f814b8ad5a3e1057f3964b4af1d0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a923420ee8ec1d57560a5c6592af6b552" name="a923420ee8ec1d57560a5c6592af6b552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a923420ee8ec1d57560a5c6592af6b552">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ad782da9977b0e37400a2f338281199" name="a3ad782da9977b0e37400a2f338281199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad782da9977b0e37400a2f338281199">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a1693b543848b21006414060675e72" name="a09a1693b543848b21006414060675e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a1693b543848b21006414060675e72">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70ea3fbea0e006a86d06a03a4715dffd" name="a70ea3fbea0e006a86d06a03a4715dffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ea3fbea0e006a86d06a03a4715dffd">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb9a6f14278bc6e2f00c089c5e81e4e" name="a3fb9a6f14278bc6e2f00c089c5e81e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb9a6f14278bc6e2f00c089c5e81e4e">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20ba02d1af202d3b6c4dadfed2ac1d6" name="ab20ba02d1af202d3b6c4dadfed2ac1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ba02d1af202d3b6c4dadfed2ac1d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc09794258de9f54ac0ccffaa98f106a" name="acc09794258de9f54ac0ccffaa98f106a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc09794258de9f54ac0ccffaa98f106a">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bf06dbf7f507ea5015d9fc605061922" name="a1bf06dbf7f507ea5015d9fc605061922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf06dbf7f507ea5015d9fc605061922">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90cb19e7bdbcdce5cc76887061e2ad59" name="a90cb19e7bdbcdce5cc76887061e2ad59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90cb19e7bdbcdce5cc76887061e2ad59">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98bd05c0f4e00bfbb397906d5f192bf9" name="a98bd05c0f4e00bfbb397906d5f192bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bd05c0f4e00bfbb397906d5f192bf9">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa23aa32d5ab7e86b02c0d50efcba9385" name="aa23aa32d5ab7e86b02c0d50efcba9385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23aa32d5ab7e86b02c0d50efcba9385">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8dd2e6a11861996b33095c671c9b25d" name="ae8dd2e6a11861996b33095c671c9b25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8dd2e6a11861996b33095c671c9b25d">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d701411179cb5d7bba812d5c2572a1" name="a26d701411179cb5d7bba812d5c2572a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d701411179cb5d7bba812d5c2572a1">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af96f9bc7dd0a9287d40171255994ac0e" name="af96f9bc7dd0a9287d40171255994ac0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96f9bc7dd0a9287d40171255994ac0e">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30211a878020becd5a2ba6342e82d0ac" name="a30211a878020becd5a2ba6342e82d0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30211a878020becd5a2ba6342e82d0ac">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a486ebb612ce1c601cdcaa8c0c3b97ab2" name="a486ebb612ce1c601cdcaa8c0c3b97ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486ebb612ce1c601cdcaa8c0c3b97ab2">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5f780c2a7c8f4de28ac6f1311e81a94" name="ab5f780c2a7c8f4de28ac6f1311e81a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f780c2a7c8f4de28ac6f1311e81a94">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa517e9b97f265968b9971de680fa3567" name="aa517e9b97f265968b9971de680fa3567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa517e9b97f265968b9971de680fa3567">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2a838554aa5cd21cea80e7e8d1f2aaa" name="ad2a838554aa5cd21cea80e7e8d1f2aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a838554aa5cd21cea80e7e8d1f2aaa">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64a8df70c232784394b8ba90f3b31d92" name="a64a8df70c232784394b8ba90f3b31d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a8df70c232784394b8ba90f3b31d92">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98bf5e108481212dab5a7e2928fc2bdd" name="a98bf5e108481212dab5a7e2928fc2bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bf5e108481212dab5a7e2928fc2bdd">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a145ccc735f53eee8dbd07507bdf93b5d" name="a145ccc735f53eee8dbd07507bdf93b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145ccc735f53eee8dbd07507bdf93b5d">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fc6435fb35e369b6153d0669f3f10ca" name="a9fc6435fb35e369b6153d0669f3f10ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc6435fb35e369b6153d0669f3f10ca">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae95b86769e0845ba989b2925498a8e1e" name="ae95b86769e0845ba989b2925498a8e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95b86769e0845ba989b2925498a8e1e">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1861033b32a30251122a1e93fa66187a" name="a1861033b32a30251122a1e93fa66187a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1861033b32a30251122a1e93fa66187a">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d009c006ba8098eb8ee4806fc738ee" name="a64d009c006ba8098eb8ee4806fc738ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d009c006ba8098eb8ee4806fc738ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47a9f081ca21502dd5e59c03e06682bd" name="a47a9f081ca21502dd5e59c03e06682bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a9f081ca21502dd5e59c03e06682bd">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca9c3c77069edb8a5dd52fa9182de47" name="a6ca9c3c77069edb8a5dd52fa9182de47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca9c3c77069edb8a5dd52fa9182de47">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4efc3f86d2dd8580f95fc44b47c8d30" name="aa4efc3f86d2dd8580f95fc44b47c8d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4efc3f86d2dd8580f95fc44b47c8d30">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a983272f9e951d14ef482d1266023da6f" name="a983272f9e951d14ef482d1266023da6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983272f9e951d14ef482d1266023da6f">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace713639319c98e0aea6dfb4bf4c90dd" name="ace713639319c98e0aea6dfb4bf4c90dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace713639319c98e0aea6dfb4bf4c90dd">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df202658bd39461d7dc6c033e638104" name="a2df202658bd39461d7dc6c033e638104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df202658bd39461d7dc6c033e638104">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdf48a9c2ddc82c3adabc943597337c0" name="afdf48a9c2ddc82c3adabc943597337c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf48a9c2ddc82c3adabc943597337c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a212024c1295b1789e18973d45d3ffbcb" name="a212024c1295b1789e18973d45d3ffbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212024c1295b1789e18973d45d3ffbcb">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0603947f63ed7c19a0ab129d902cc5f2" name="a0603947f63ed7c19a0ab129d902cc5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0603947f63ed7c19a0ab129d902cc5f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5e6d0dbb4f973937c24be444f8b61a1" name="ab5e6d0dbb4f973937c24be444f8b61a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e6d0dbb4f973937c24be444f8b61a1">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4263353e303e854d06cfc43a4e543783" name="a4263353e303e854d06cfc43a4e543783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4263353e303e854d06cfc43a4e543783">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19c1b26c3ed31153c3025ca53d0d1a75" name="a19c1b26c3ed31153c3025ca53d0d1a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c1b26c3ed31153c3025ca53d0d1a75">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3beb0271a531a42fec1726147bb884b1" name="a3beb0271a531a42fec1726147bb884b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3beb0271a531a42fec1726147bb884b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO33_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO33_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b2aa317be5ed77dad25427fcd906c6" name="ac7b2aa317be5ed77dad25427fcd906c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b2aa317be5ed77dad25427fcd906c6">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f00dc68b58be5424d044f348ea10fa" name="aa1f00dc68b58be5424d044f348ea10fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f00dc68b58be5424d044f348ea10fa">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7de00434854f4a21d43398f61f96670f" name="a7de00434854f4a21d43398f61f96670f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de00434854f4a21d43398f61f96670f">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1ab3f307ff0342b865861308910bc08" name="af1ab3f307ff0342b865861308910bc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ab3f307ff0342b865861308910bc08">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a835d37b7306d49b92e2fa728368b7b6c" name="a835d37b7306d49b92e2fa728368b7b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835d37b7306d49b92e2fa728368b7b6c">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae219b26909a909d72f58a6e0d9427c8d" name="ae219b26909a909d72f58a6e0d9427c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae219b26909a909d72f58a6e0d9427c8d">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaac2ed6093cfb6c8ed4f8ec487d20a20" name="aaac2ed6093cfb6c8ed4f8ec487d20a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac2ed6093cfb6c8ed4f8ec487d20a20">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d248e3f17cd5c869c0d7a6b1b4818fa" name="a0d248e3f17cd5c869c0d7a6b1b4818fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d248e3f17cd5c869c0d7a6b1b4818fa">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1e1b81877bf53e0f0b4d56bb85c231" name="a4e1e1b81877bf53e0f0b4d56bb85c231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1e1b81877bf53e0f0b4d56bb85c231">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03d22d7655f56f3aadae2014187ba94f" name="a03d22d7655f56f3aadae2014187ba94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d22d7655f56f3aadae2014187ba94f">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16a084580002d40677eb4d6d93ccb5f1" name="a16a084580002d40677eb4d6d93ccb5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a084580002d40677eb4d6d93ccb5f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71652dfcf06e1b3a6cd1c57b10904bfe" name="a71652dfcf06e1b3a6cd1c57b10904bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71652dfcf06e1b3a6cd1c57b10904bfe">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ece2ee7f7ea38c8e956ab15aba7b6dc" name="a3ece2ee7f7ea38c8e956ab15aba7b6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ece2ee7f7ea38c8e956ab15aba7b6dc">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77c7f034355bae33dcc5e47c4e7f837b" name="a77c7f034355bae33dcc5e47c4e7f837b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c7f034355bae33dcc5e47c4e7f837b">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b60cc29d10316a283ff5fcc9888daaf" name="a8b60cc29d10316a283ff5fcc9888daaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b60cc29d10316a283ff5fcc9888daaf">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a671ac7d36a1394d6b8138ff3c40d3465" name="a671ac7d36a1394d6b8138ff3c40d3465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671ac7d36a1394d6b8138ff3c40d3465">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa207f0d3f1285a6931e7ea2ae31dc40c" name="aa207f0d3f1285a6931e7ea2ae31dc40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa207f0d3f1285a6931e7ea2ae31dc40c">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e5fcaf157fb275e1f044c91941a7edc" name="a3e5fcaf157fb275e1f044c91941a7edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5fcaf157fb275e1f044c91941a7edc">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a213a9ffd2db20db5cff2bc801cb5d738" name="a213a9ffd2db20db5cff2bc801cb5d738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213a9ffd2db20db5cff2bc801cb5d738">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa858620f2e059eaec1ab1f4b42d8711b" name="aa858620f2e059eaec1ab1f4b42d8711b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa858620f2e059eaec1ab1f4b42d8711b">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8befefe7a0cfcd38222f65cfe10bc4d" name="ad8befefe7a0cfcd38222f65cfe10bc4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8befefe7a0cfcd38222f65cfe10bc4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7de5166478f1ae49925d1efc5bc4cc3" name="af7de5166478f1ae49925d1efc5bc4cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7de5166478f1ae49925d1efc5bc4cc3">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7908700f1e0cb8a2d46fdd5333683b99" name="a7908700f1e0cb8a2d46fdd5333683b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7908700f1e0cb8a2d46fdd5333683b99">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24256de0030c2de9e0a04185ac9b402" name="ac24256de0030c2de9e0a04185ac9b402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24256de0030c2de9e0a04185ac9b402">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c1741aa4ebf1c348c196ff28596eac" name="a26c1741aa4ebf1c348c196ff28596eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c1741aa4ebf1c348c196ff28596eac">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a514366d8d125cb6fcda09874c32d1176" name="a514366d8d125cb6fcda09874c32d1176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514366d8d125cb6fcda09874c32d1176">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aba2ee6e30dc32fc2fcd465e6e80080" name="a1aba2ee6e30dc32fc2fcd465e6e80080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aba2ee6e30dc32fc2fcd465e6e80080">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0efc0878212dccac77b6f15b40ffe43f" name="a0efc0878212dccac77b6f15b40ffe43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0efc0878212dccac77b6f15b40ffe43f">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d25dfe47470a1024dbf325a3ed73bc5" name="a0d25dfe47470a1024dbf325a3ed73bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d25dfe47470a1024dbf325a3ed73bc5">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a582b65f795c4de699804fdee55bea2cc" name="a582b65f795c4de699804fdee55bea2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582b65f795c4de699804fdee55bea2cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb38c48dc2908ecc3415b07b3e133340" name="acb38c48dc2908ecc3415b07b3e133340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb38c48dc2908ecc3415b07b3e133340">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29af2a4f654070ac36793866c83e8fc0" name="a29af2a4f654070ac36793866c83e8fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29af2a4f654070ac36793866c83e8fc0">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa97331b36e9feb8bc96a3cafccd95ed4" name="aa97331b36e9feb8bc96a3cafccd95ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97331b36e9feb8bc96a3cafccd95ed4">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdf68c5c7cdbb91b54fcb58b5a2c1538" name="acdf68c5c7cdbb91b54fcb58b5a2c1538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf68c5c7cdbb91b54fcb58b5a2c1538">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf81742bf9b6ee26c2d624edbf24b923" name="abf81742bf9b6ee26c2d624edbf24b923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf81742bf9b6ee26c2d624edbf24b923">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a572a7a44c292b8bb6ce84ccd7895a729" name="a572a7a44c292b8bb6ce84ccd7895a729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572a7a44c292b8bb6ce84ccd7895a729">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4a67ea4f63304c3a6bb752280d66d6d" name="ae4a67ea4f63304c3a6bb752280d66d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a67ea4f63304c3a6bb752280d66d6d">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a539c09710d22ab50206efbcbb500de2e" name="a539c09710d22ab50206efbcbb500de2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539c09710d22ab50206efbcbb500de2e">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09d19b490e2bc40b439beaba576dfb31" name="a09d19b490e2bc40b439beaba576dfb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d19b490e2bc40b439beaba576dfb31">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33a99f09a6776545dd73d4905cecf0c8" name="a33a99f09a6776545dd73d4905cecf0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a99f09a6776545dd73d4905cecf0c8">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa954880fdea785318d88c360b2bf2e49" name="aa954880fdea785318d88c360b2bf2e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa954880fdea785318d88c360b2bf2e49">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64ff970c1057174e1f5410b77b1fb381" name="a64ff970c1057174e1f5410b77b1fb381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ff970c1057174e1f5410b77b1fb381">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a68375a5b2fc81e6e861d57f10a5df9" name="a3a68375a5b2fc81e6e861d57f10a5df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a68375a5b2fc81e6e861d57f10a5df9">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7855fdc1324071bb95d46d30d1254f16" name="a7855fdc1324071bb95d46d30d1254f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7855fdc1324071bb95d46d30d1254f16">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e2479313dcd14ddd6386e8e0e0ff5d7" name="a7e2479313dcd14ddd6386e8e0e0ff5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2479313dcd14ddd6386e8e0e0ff5d7">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20f96a28b5f6f5ef29e4c12c64cc62c8" name="a20f96a28b5f6f5ef29e4c12c64cc62c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f96a28b5f6f5ef29e4c12c64cc62c8">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93fb46739fb85ffd557c31fd1cb062d0" name="a93fb46739fb85ffd557c31fd1cb062d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fb46739fb85ffd557c31fd1cb062d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO34_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO34_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44b1a7f341b6f044dfdcda78e6c473c8" name="a44b1a7f341b6f044dfdcda78e6c473c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b1a7f341b6f044dfdcda78e6c473c8">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86be5c3a0b08dc25b26bd242dea7e6ea" name="a86be5c3a0b08dc25b26bd242dea7e6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86be5c3a0b08dc25b26bd242dea7e6ea">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7523542ad13c897c55e56687764cd8d4" name="a7523542ad13c897c55e56687764cd8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7523542ad13c897c55e56687764cd8d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08c7a5ef2c6144471975e9f7f821e8c1" name="a08c7a5ef2c6144471975e9f7f821e8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c7a5ef2c6144471975e9f7f821e8c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa62159b8b5611887208a2fa301d34f9e" name="aa62159b8b5611887208a2fa301d34f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62159b8b5611887208a2fa301d34f9e">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a936ebece708dabfc35eb59cc81204e7e" name="a936ebece708dabfc35eb59cc81204e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936ebece708dabfc35eb59cc81204e7e">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86a9b5624eee2761ff809dfc3b6aa942" name="a86a9b5624eee2761ff809dfc3b6aa942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a9b5624eee2761ff809dfc3b6aa942">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa17083436916c89546ffe670c2582a1b" name="aa17083436916c89546ffe670c2582a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17083436916c89546ffe670c2582a1b">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a96bf9c144a90b6c7eb5391060248ac" name="a7a96bf9c144a90b6c7eb5391060248ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a96bf9c144a90b6c7eb5391060248ac">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d1dea8c08188d7ffe3f77d32f102d42" name="a0d1dea8c08188d7ffe3f77d32f102d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1dea8c08188d7ffe3f77d32f102d42">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add0a77307daae47f4a1556b459b4234d" name="add0a77307daae47f4a1556b459b4234d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0a77307daae47f4a1556b459b4234d">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd42ef50b289ac826815508798b6a947" name="abd42ef50b289ac826815508798b6a947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd42ef50b289ac826815508798b6a947">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8483c0cd8cd7ee6dd62d78030fb40e75" name="a8483c0cd8cd7ee6dd62d78030fb40e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8483c0cd8cd7ee6dd62d78030fb40e75">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a494b1a0d2c2cc399bff03881d48e71" name="a8a494b1a0d2c2cc399bff03881d48e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a494b1a0d2c2cc399bff03881d48e71">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4afc278f23c7874d0d012dc9435b0785" name="a4afc278f23c7874d0d012dc9435b0785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4afc278f23c7874d0d012dc9435b0785">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f5dded36c6c650e25144ae57f5ff37d" name="a5f5dded36c6c650e25144ae57f5ff37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5dded36c6c650e25144ae57f5ff37d">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a905e0f43dbc228686cabd4324e3a0a38" name="a905e0f43dbc228686cabd4324e3a0a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905e0f43dbc228686cabd4324e3a0a38">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad18c78cee6c23bb34ea526bb86d963e3" name="ad18c78cee6c23bb34ea526bb86d963e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18c78cee6c23bb34ea526bb86d963e3">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3c5ec9424f59fbdd04fb55ca66987db" name="ac3c5ec9424f59fbdd04fb55ca66987db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3c5ec9424f59fbdd04fb55ca66987db">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3997a6e201c99b5da8210ecc6f721fc" name="ad3997a6e201c99b5da8210ecc6f721fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3997a6e201c99b5da8210ecc6f721fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31fc8e110575a15a482f17d89c4da213" name="a31fc8e110575a15a482f17d89c4da213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31fc8e110575a15a482f17d89c4da213">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628954d1daa6aa7c9c4e1a9721a9dfc2" name="a628954d1daa6aa7c9c4e1a9721a9dfc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628954d1daa6aa7c9c4e1a9721a9dfc2">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88b3c3cabd910f82818a9df886dfc7ec" name="a88b3c3cabd910f82818a9df886dfc7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b3c3cabd910f82818a9df886dfc7ec">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a4c7283836e464ca450190fc7595302" name="a6a4c7283836e464ca450190fc7595302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4c7283836e464ca450190fc7595302">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7c74c01475e23162e21ca513f762101" name="ae7c74c01475e23162e21ca513f762101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c74c01475e23162e21ca513f762101">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa83db1cb48d5a87218fb15d8548d2745" name="aa83db1cb48d5a87218fb15d8548d2745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83db1cb48d5a87218fb15d8548d2745">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae833d8a6841ffbfe8bbde5af2e129e8a" name="ae833d8a6841ffbfe8bbde5af2e129e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae833d8a6841ffbfe8bbde5af2e129e8a">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc60b5099e5672d00063fa7611aebb2a" name="adc60b5099e5672d00063fa7611aebb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc60b5099e5672d00063fa7611aebb2a">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9face634a969bcdd2e465c6cb4a8e57" name="ac9face634a969bcdd2e465c6cb4a8e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9face634a969bcdd2e465c6cb4a8e57">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f4ca1a2eec317346877075c4f955d75" name="a4f4ca1a2eec317346877075c4f955d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4ca1a2eec317346877075c4f955d75">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa55878227f85cb9644d80e86b89642" name="a5fa55878227f85cb9644d80e86b89642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa55878227f85cb9644d80e86b89642">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82fae7f42ab5d2310f839539826500e7" name="a82fae7f42ab5d2310f839539826500e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82fae7f42ab5d2310f839539826500e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77520819430c185de3623d1217cab5d0" name="a77520819430c185de3623d1217cab5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77520819430c185de3623d1217cab5d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a0b08539f278fc1762bdffd3d66c898" name="a2a0b08539f278fc1762bdffd3d66c898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0b08539f278fc1762bdffd3d66c898">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c7a1684bd6dd66dbd315f8b9b3d850" name="ad2c7a1684bd6dd66dbd315f8b9b3d850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c7a1684bd6dd66dbd315f8b9b3d850">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0caf161d24d040fc213c4f0a5c8db1e7" name="a0caf161d24d040fc213c4f0a5c8db1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0caf161d24d040fc213c4f0a5c8db1e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ce83a7ea2ef5823bbf1270c3491284b" name="a3ce83a7ea2ef5823bbf1270c3491284b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce83a7ea2ef5823bbf1270c3491284b">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d4faa4530cd076f6374e16e22e1204f" name="a3d4faa4530cd076f6374e16e22e1204f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4faa4530cd076f6374e16e22e1204f">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac05b64748682c7bc68884ba6e01204d" name="aac05b64748682c7bc68884ba6e01204d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac05b64748682c7bc68884ba6e01204d">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6087427403beb9807a26913464d49514" name="a6087427403beb9807a26913464d49514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6087427403beb9807a26913464d49514">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a804ebb1bbf2b105373582aa029accb" name="a0a804ebb1bbf2b105373582aa029accb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a804ebb1bbf2b105373582aa029accb">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7861524a48d56c4086268f8c9fb892d3" name="a7861524a48d56c4086268f8c9fb892d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7861524a48d56c4086268f8c9fb892d3">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5ee0af313b0721176515583762a2933" name="ae5ee0af313b0721176515583762a2933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ee0af313b0721176515583762a2933">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab598a1cb829dca20fd7e73edd7d25b54" name="ab598a1cb829dca20fd7e73edd7d25b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab598a1cb829dca20fd7e73edd7d25b54">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd81f52587fa290b883d60ab4935601" name="a0cd81f52587fa290b883d60ab4935601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd81f52587fa290b883d60ab4935601">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e08d5fc6b20f56119346338b4311b1" name="aa7e08d5fc6b20f56119346338b4311b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e08d5fc6b20f56119346338b4311b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff079f8c41ddedaf925d37a53ceceed" name="a9ff079f8c41ddedaf925d37a53ceceed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff079f8c41ddedaf925d37a53ceceed">&#9670;&#160;</a></span>PADS_BANK0_GPIO35_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO35_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1ed3eb9ee9bc1ff286284ca7b834c9" name="a6a1ed3eb9ee9bc1ff286284ca7b834c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1ed3eb9ee9bc1ff286284ca7b834c9">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade591dbfe5909585266181232d366edb" name="ade591dbfe5909585266181232d366edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade591dbfe5909585266181232d366edb">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3129743c05169495223adda7df093b52" name="a3129743c05169495223adda7df093b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3129743c05169495223adda7df093b52">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23d8e0782f6a40028c8705caf4a1069b" name="a23d8e0782f6a40028c8705caf4a1069b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d8e0782f6a40028c8705caf4a1069b">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0ddb4c1292834c46c6e695713277eb6" name="ac0ddb4c1292834c46c6e695713277eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ddb4c1292834c46c6e695713277eb6">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4711ba6aed91413ee34190d491dddc0" name="ab4711ba6aed91413ee34190d491dddc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4711ba6aed91413ee34190d491dddc0">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19b84f4f298a09e14b96bfac150e8ad9" name="a19b84f4f298a09e14b96bfac150e8ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b84f4f298a09e14b96bfac150e8ad9">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe4eeef1409a6c221fcb3ca4c10913b7" name="afe4eeef1409a6c221fcb3ca4c10913b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4eeef1409a6c221fcb3ca4c10913b7">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0905146a0e013196f4a3a0a86219c93" name="ae0905146a0e013196f4a3a0a86219c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0905146a0e013196f4a3a0a86219c93">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9ab4a9cb46d8ee96b826170a496add9" name="ae9ab4a9cb46d8ee96b826170a496add9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ab4a9cb46d8ee96b826170a496add9">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a304a670e4256b27180f0ef3e1abf95db" name="a304a670e4256b27180f0ef3e1abf95db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304a670e4256b27180f0ef3e1abf95db">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21503e4a1b2a92c6f56c25fdfdd84780" name="a21503e4a1b2a92c6f56c25fdfdd84780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21503e4a1b2a92c6f56c25fdfdd84780">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30e06b59e42701d6ff88c60e16729fe8" name="a30e06b59e42701d6ff88c60e16729fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e06b59e42701d6ff88c60e16729fe8">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e637816e318fedbebfb1bc920492d70" name="a5e637816e318fedbebfb1bc920492d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e637816e318fedbebfb1bc920492d70">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ca4e2954dd6257346fee5b2199e698c" name="a8ca4e2954dd6257346fee5b2199e698c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca4e2954dd6257346fee5b2199e698c">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de80a42cf70c970e42c2635ea7b89eb" name="a5de80a42cf70c970e42c2635ea7b89eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de80a42cf70c970e42c2635ea7b89eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a454f20367fcc0f74598c1ee9bb449b7b" name="a454f20367fcc0f74598c1ee9bb449b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454f20367fcc0f74598c1ee9bb449b7b">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3374eaa0f2f18428977eb19054deb920" name="a3374eaa0f2f18428977eb19054deb920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3374eaa0f2f18428977eb19054deb920">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a779268d952ba50d0e1929affab81d027" name="a779268d952ba50d0e1929affab81d027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a779268d952ba50d0e1929affab81d027">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dda883e14c70445817b65134f7d182e" name="a7dda883e14c70445817b65134f7d182e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dda883e14c70445817b65134f7d182e">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b7914777e1fb547c365d45f2d1f6d1d" name="a7b7914777e1fb547c365d45f2d1f6d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7914777e1fb547c365d45f2d1f6d1d">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb9d7194381d9ff9f33ec4fee77e873a" name="aeb9d7194381d9ff9f33ec4fee77e873a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9d7194381d9ff9f33ec4fee77e873a">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a363901d1afdb3f52e9c38a559b8120f8" name="a363901d1afdb3f52e9c38a559b8120f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363901d1afdb3f52e9c38a559b8120f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c1a06fe4268d7fe6c04078932456721" name="a5c1a06fe4268d7fe6c04078932456721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1a06fe4268d7fe6c04078932456721">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94112fed38176328c5d4990e17f14691" name="a94112fed38176328c5d4990e17f14691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94112fed38176328c5d4990e17f14691">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a5e1f1afa6af5167deb4f4cad016694" name="a1a5e1f1afa6af5167deb4f4cad016694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5e1f1afa6af5167deb4f4cad016694">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac864cffb85eee578d512917961a31034" name="ac864cffb85eee578d512917961a31034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac864cffb85eee578d512917961a31034">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19bb3d7cf02574cfc1289280b4297be7" name="a19bb3d7cf02574cfc1289280b4297be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19bb3d7cf02574cfc1289280b4297be7">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa06b71179fa4fd7b1123f88c9585e53" name="aaa06b71179fa4fd7b1123f88c9585e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa06b71179fa4fd7b1123f88c9585e53">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9db54e69501aac824662666ec676455" name="ac9db54e69501aac824662666ec676455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9db54e69501aac824662666ec676455">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f1f16302b6bb0b4de139bfb45bb8e7b" name="a9f1f16302b6bb0b4de139bfb45bb8e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1f16302b6bb0b4de139bfb45bb8e7b">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c70a4f6763d13bcc7428c65715a649e" name="a5c70a4f6763d13bcc7428c65715a649e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c70a4f6763d13bcc7428c65715a649e">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a295c6bb381122719107bec9eb7a77a10" name="a295c6bb381122719107bec9eb7a77a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295c6bb381122719107bec9eb7a77a10">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9382f8710d0e84e6fe00ddd6e914b717" name="a9382f8710d0e84e6fe00ddd6e914b717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9382f8710d0e84e6fe00ddd6e914b717">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e3d23d82d43a347f5538d79ad0b8703" name="a5e3d23d82d43a347f5538d79ad0b8703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3d23d82d43a347f5538d79ad0b8703">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaac20693534302ab5bd46221bb73586" name="acaac20693534302ab5bd46221bb73586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaac20693534302ab5bd46221bb73586">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a3be3f269e73b8798ed179efb7a3668" name="a6a3be3f269e73b8798ed179efb7a3668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3be3f269e73b8798ed179efb7a3668">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4db7ae73b8e733c80496966facbf53d6" name="a4db7ae73b8e733c80496966facbf53d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db7ae73b8e733c80496966facbf53d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a276f9c896831dbff4890a54bf14e2fa7" name="a276f9c896831dbff4890a54bf14e2fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276f9c896831dbff4890a54bf14e2fa7">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1dcc3f95bfda9bd484772e9e0b0a6e" name="a6a1dcc3f95bfda9bd484772e9e0b0a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1dcc3f95bfda9bd484772e9e0b0a6e">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a467e9aa7131dfa3dd1c93782e557b7eb" name="a467e9aa7131dfa3dd1c93782e557b7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467e9aa7131dfa3dd1c93782e557b7eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad477046bd250cd455c5391b5bfcc90f4" name="ad477046bd250cd455c5391b5bfcc90f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad477046bd250cd455c5391b5bfcc90f4">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a95e11c319906f405070a0fb2256011" name="a8a95e11c319906f405070a0fb2256011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a95e11c319906f405070a0fb2256011">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c6b007f713269db468a0b492be02fdf" name="a0c6b007f713269db468a0b492be02fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6b007f713269db468a0b492be02fdf">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b42f9044a91520bc42a2d404984c42" name="a11b42f9044a91520bc42a2d404984c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b42f9044a91520bc42a2d404984c42">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ba1511a1b859233da5b24c03457042e" name="a4ba1511a1b859233da5b24c03457042e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ba1511a1b859233da5b24c03457042e">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5800d5dbf1ecfe1aa087ac02052aafe5" name="a5800d5dbf1ecfe1aa087ac02052aafe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5800d5dbf1ecfe1aa087ac02052aafe5">&#9670;&#160;</a></span>PADS_BANK0_GPIO36_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO36_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa087f55156770f48d45ce71ac74fb25d" name="aa087f55156770f48d45ce71ac74fb25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa087f55156770f48d45ce71ac74fb25d">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa932ffebf3815404377cd7d7a3bd1af2" name="aa932ffebf3815404377cd7d7a3bd1af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa932ffebf3815404377cd7d7a3bd1af2">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71427a29d75a76a888c1edd1a50cbc82" name="a71427a29d75a76a888c1edd1a50cbc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71427a29d75a76a888c1edd1a50cbc82">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e5e50991a3da71f6b2085added233b" name="ab3e5e50991a3da71f6b2085added233b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e5e50991a3da71f6b2085added233b">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db6a3f660a2fa5d99af9b4c436ada65" name="a5db6a3f660a2fa5d99af9b4c436ada65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db6a3f660a2fa5d99af9b4c436ada65">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeee51ed61d36f0af3e705f014ba24102" name="aeee51ed61d36f0af3e705f014ba24102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee51ed61d36f0af3e705f014ba24102">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14d30d712057aea83bae6af621d59865" name="a14d30d712057aea83bae6af621d59865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d30d712057aea83bae6af621d59865">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac33ed3debceca3acda7348e7a18e4b2" name="aac33ed3debceca3acda7348e7a18e4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac33ed3debceca3acda7348e7a18e4b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd2cde4b3034a06f09921fe1ac42b651" name="afd2cde4b3034a06f09921fe1ac42b651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2cde4b3034a06f09921fe1ac42b651">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a836834030ca237ad2e547d473adee0c1" name="a836834030ca237ad2e547d473adee0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836834030ca237ad2e547d473adee0c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af181dacead19e177fdc73d0c504dd63b" name="af181dacead19e177fdc73d0c504dd63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af181dacead19e177fdc73d0c504dd63b">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a202739bd8b6b12ab07e757d94d76302c" name="a202739bd8b6b12ab07e757d94d76302c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202739bd8b6b12ab07e757d94d76302c">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77bf62da060d1a9d6e424a03ab083873" name="a77bf62da060d1a9d6e424a03ab083873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bf62da060d1a9d6e424a03ab083873">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7a8ad7f77754982254c7134af87ebed" name="af7a8ad7f77754982254c7134af87ebed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a8ad7f77754982254c7134af87ebed">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48012c0ca809fdfbe71c71da61619c6f" name="a48012c0ca809fdfbe71c71da61619c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48012c0ca809fdfbe71c71da61619c6f">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04b974daff9d7af1a067f017ada07eff" name="a04b974daff9d7af1a067f017ada07eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b974daff9d7af1a067f017ada07eff">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b2efb707faa0d61777f6ead50aa606d" name="a8b2efb707faa0d61777f6ead50aa606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2efb707faa0d61777f6ead50aa606d">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d987d2d21c265b7a1de46f207e626f5" name="a2d987d2d21c265b7a1de46f207e626f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d987d2d21c265b7a1de46f207e626f5">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8d2b7b019602aaaeca05b2b7e7333d6" name="ae8d2b7b019602aaaeca05b2b7e7333d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d2b7b019602aaaeca05b2b7e7333d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6e8c94c6a63c1e5fa530e39a2eeb937" name="ab6e8c94c6a63c1e5fa530e39a2eeb937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e8c94c6a63c1e5fa530e39a2eeb937">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac21afce885746a838c9f8bdf6fb35e26" name="ac21afce885746a838c9f8bdf6fb35e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21afce885746a838c9f8bdf6fb35e26">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4febf7fd78196df59f84ca1d779b0791" name="a4febf7fd78196df59f84ca1d779b0791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4febf7fd78196df59f84ca1d779b0791">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8af4909cd1d68d4b674ba63b9923bf04" name="a8af4909cd1d68d4b674ba63b9923bf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af4909cd1d68d4b674ba63b9923bf04">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67951442edabac84b39ea15831b1aa1f" name="a67951442edabac84b39ea15831b1aa1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67951442edabac84b39ea15831b1aa1f">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05633dc899c236ed9120ad17bcd14ab4" name="a05633dc899c236ed9120ad17bcd14ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05633dc899c236ed9120ad17bcd14ab4">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2408e065c73b7aaf09c3193353f9dc31" name="a2408e065c73b7aaf09c3193353f9dc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2408e065c73b7aaf09c3193353f9dc31">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644aca32356d4104faff612f1d0bf628" name="a644aca32356d4104faff612f1d0bf628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644aca32356d4104faff612f1d0bf628">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a09b2a82d9ad016ece0c28aaeb8ac6d" name="a0a09b2a82d9ad016ece0c28aaeb8ac6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a09b2a82d9ad016ece0c28aaeb8ac6d">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa472d56d7dd74116a36ddf424d4035eb" name="aa472d56d7dd74116a36ddf424d4035eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa472d56d7dd74116a36ddf424d4035eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb3aeb68a0db762e906937a1d4f86de8" name="aeb3aeb68a0db762e906937a1d4f86de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3aeb68a0db762e906937a1d4f86de8">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaa80de73b7589606d142052cce965d5" name="afaa80de73b7589606d142052cce965d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa80de73b7589606d142052cce965d5">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ea7c0388a5ff6f6ca9689ecfcb9f30a" name="a3ea7c0388a5ff6f6ca9689ecfcb9f30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea7c0388a5ff6f6ca9689ecfcb9f30a">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e8f3191455d3536ef37e62bdfd238a" name="af9e8f3191455d3536ef37e62bdfd238a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e8f3191455d3536ef37e62bdfd238a">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6599b7948a64bf0185410d13797df4c" name="ae6599b7948a64bf0185410d13797df4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6599b7948a64bf0185410d13797df4c">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c132b85e3e05bfce30eb8d0837fd3ac" name="a6c132b85e3e05bfce30eb8d0837fd3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c132b85e3e05bfce30eb8d0837fd3ac">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3168c185b675f289f5291f7f3ea1ca2" name="aa3168c185b675f289f5291f7f3ea1ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3168c185b675f289f5291f7f3ea1ca2">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2499c1f340958377cf9ac3746681c7d5" name="a2499c1f340958377cf9ac3746681c7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2499c1f340958377cf9ac3746681c7d5">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56ce8356e7f35800afb8cf7abbdfeec8" name="a56ce8356e7f35800afb8cf7abbdfeec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ce8356e7f35800afb8cf7abbdfeec8">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab301433273c6d32ed6795625eb0e8801" name="ab301433273c6d32ed6795625eb0e8801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab301433273c6d32ed6795625eb0e8801">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565cb729a3d95cc5fc1947cba64fd265" name="a565cb729a3d95cc5fc1947cba64fd265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565cb729a3d95cc5fc1947cba64fd265">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb1db2e581ff04d0dee624f074454587" name="acb1db2e581ff04d0dee624f074454587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1db2e581ff04d0dee624f074454587">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49cfadbf5ad50f0a99cb2aa9735a2e38" name="a49cfadbf5ad50f0a99cb2aa9735a2e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49cfadbf5ad50f0a99cb2aa9735a2e38">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2fb484462cd982e981a1d5723cf19f5" name="ad2fb484462cd982e981a1d5723cf19f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2fb484462cd982e981a1d5723cf19f5">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac829c69a6865e660b6fa19dfa8d4ba13" name="ac829c69a6865e660b6fa19dfa8d4ba13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac829c69a6865e660b6fa19dfa8d4ba13">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00b7715210d449e9d597612ef267ffc0" name="a00b7715210d449e9d597612ef267ffc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b7715210d449e9d597612ef267ffc0">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a965c92074285226da73fdc63d7e0c41c" name="a965c92074285226da73fdc63d7e0c41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965c92074285226da73fdc63d7e0c41c">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a630326d3b0debdffb97f98f83b91a0bc" name="a630326d3b0debdffb97f98f83b91a0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630326d3b0debdffb97f98f83b91a0bc">&#9670;&#160;</a></span>PADS_BANK0_GPIO37_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO37_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa39054d82200eef5fb880f35496f3f00" name="aa39054d82200eef5fb880f35496f3f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39054d82200eef5fb880f35496f3f00">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eafaf1ff5af9b81905f3a86155741d9" name="a3eafaf1ff5af9b81905f3a86155741d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eafaf1ff5af9b81905f3a86155741d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f56507334a2eedfb4525b5af2709658" name="a7f56507334a2eedfb4525b5af2709658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f56507334a2eedfb4525b5af2709658">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59705937dc40199b5156fe5b546be6cc" name="a59705937dc40199b5156fe5b546be6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59705937dc40199b5156fe5b546be6cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8348249c5a0e07fe5a3d942425af44e8" name="a8348249c5a0e07fe5a3d942425af44e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8348249c5a0e07fe5a3d942425af44e8">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1b6485b9110e3f1ec7853941f1451c5" name="aa1b6485b9110e3f1ec7853941f1451c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b6485b9110e3f1ec7853941f1451c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af436a596fdce5d201f548329d790c83f" name="af436a596fdce5d201f548329d790c83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af436a596fdce5d201f548329d790c83f">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a851891f473660953ab91fbf2bb18ac12" name="a851891f473660953ab91fbf2bb18ac12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851891f473660953ab91fbf2bb18ac12">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec5036e7d5d0303d26bbfd5b6f534004" name="aec5036e7d5d0303d26bbfd5b6f534004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec5036e7d5d0303d26bbfd5b6f534004">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5a2531359c2e43f793e8665493f5411" name="ae5a2531359c2e43f793e8665493f5411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a2531359c2e43f793e8665493f5411">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66744e90a3be9f18cf5bcdb0932d027e" name="a66744e90a3be9f18cf5bcdb0932d027e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66744e90a3be9f18cf5bcdb0932d027e">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bbcf305e66ff861207f4a8d1d8e7a00" name="a9bbcf305e66ff861207f4a8d1d8e7a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbcf305e66ff861207f4a8d1d8e7a00">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fc8a78d90c5e58eb1177a534cb98796" name="a5fc8a78d90c5e58eb1177a534cb98796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc8a78d90c5e58eb1177a534cb98796">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac49fcdc1abaea08bd29578040e7bebae" name="ac49fcdc1abaea08bd29578040e7bebae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49fcdc1abaea08bd29578040e7bebae">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20e22a8d0cce9cdf44529b6a55f5fe16" name="a20e22a8d0cce9cdf44529b6a55f5fe16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e22a8d0cce9cdf44529b6a55f5fe16">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b1d00f5389f31acf7897038abd555e" name="aa4b1d00f5389f31acf7897038abd555e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b1d00f5389f31acf7897038abd555e">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a922c38e42b316816da2e2b96d71bccea" name="a922c38e42b316816da2e2b96d71bccea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922c38e42b316816da2e2b96d71bccea">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6622a0d0294f651d961cd5267249995a" name="a6622a0d0294f651d961cd5267249995a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6622a0d0294f651d961cd5267249995a">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a015f89413eeef62e94924fdd2588f0a3" name="a015f89413eeef62e94924fdd2588f0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015f89413eeef62e94924fdd2588f0a3">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ae71f746aa85ed2026a6f1cbf83e9b3" name="a5ae71f746aa85ed2026a6f1cbf83e9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae71f746aa85ed2026a6f1cbf83e9b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af940f3f363b76b1b6560dff620f2e621" name="af940f3f363b76b1b6560dff620f2e621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af940f3f363b76b1b6560dff620f2e621">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a407c4947148a8688728894066e6c0c84" name="a407c4947148a8688728894066e6c0c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407c4947148a8688728894066e6c0c84">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3506b8e83cfbf902822595427f55c21" name="af3506b8e83cfbf902822595427f55c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3506b8e83cfbf902822595427f55c21">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b0c64a6ccdf501b2e631ebba847ff7b" name="a8b0c64a6ccdf501b2e631ebba847ff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b0c64a6ccdf501b2e631ebba847ff7b">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f603d1b8f09ef4e20622b1f0877820d" name="a0f603d1b8f09ef4e20622b1f0877820d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f603d1b8f09ef4e20622b1f0877820d">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a526ceb7d4f1cd85e57f3585329cf2269" name="a526ceb7d4f1cd85e57f3585329cf2269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526ceb7d4f1cd85e57f3585329cf2269">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0f6cbe621fcbd2272076c845c41a91" name="a8a0f6cbe621fcbd2272076c845c41a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0f6cbe621fcbd2272076c845c41a91">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec01dc4661be7f1dbc965837a3fd64da" name="aec01dc4661be7f1dbc965837a3fd64da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec01dc4661be7f1dbc965837a3fd64da">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b7ecd9a3bda8447687d9ef641e2f08" name="a22b7ecd9a3bda8447687d9ef641e2f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b7ecd9a3bda8447687d9ef641e2f08">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa86bb4c206205a78ac8d85963aa55dcb" name="aa86bb4c206205a78ac8d85963aa55dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86bb4c206205a78ac8d85963aa55dcb">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072a724ffac4e625a59710343f81bfe8" name="a072a724ffac4e625a59710343f81bfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072a724ffac4e625a59710343f81bfe8">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb675a169a5aca42f358de3ce07fbba7" name="aeb675a169a5aca42f358de3ce07fbba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb675a169a5aca42f358de3ce07fbba7">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9287cb9dd52bf11282f773a82398f0cc" name="a9287cb9dd52bf11282f773a82398f0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9287cb9dd52bf11282f773a82398f0cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a087ccc17d75db2ddf792c77352d9f540" name="a087ccc17d75db2ddf792c77352d9f540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087ccc17d75db2ddf792c77352d9f540">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a21b3cee10c3987c6d8c2d47ac78afb" name="a1a21b3cee10c3987c6d8c2d47ac78afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a21b3cee10c3987c6d8c2d47ac78afb">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46c3bbdb58d135dc16f835ec4b421a79" name="a46c3bbdb58d135dc16f835ec4b421a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c3bbdb58d135dc16f835ec4b421a79">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aece9c47d568825c82f17dde9ad005386" name="aece9c47d568825c82f17dde9ad005386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece9c47d568825c82f17dde9ad005386">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5f251ffa3fffe15c4466369830e5057" name="ad5f251ffa3fffe15c4466369830e5057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f251ffa3fffe15c4466369830e5057">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29454d4a0c838d15ea174cb40ff8b099" name="a29454d4a0c838d15ea174cb40ff8b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29454d4a0c838d15ea174cb40ff8b099">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8100bdd2d4e39f2fc38dc20fc0428626" name="a8100bdd2d4e39f2fc38dc20fc0428626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8100bdd2d4e39f2fc38dc20fc0428626">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a449dacc3c31309548c74d8f8b13e2246" name="a449dacc3c31309548c74d8f8b13e2246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449dacc3c31309548c74d8f8b13e2246">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a928e38b8574c262fb6778f142bda5d8b" name="a928e38b8574c262fb6778f142bda5d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928e38b8574c262fb6778f142bda5d8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19abbe6c749b664073c053d85925c512" name="a19abbe6c749b664073c053d85925c512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19abbe6c749b664073c053d85925c512">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd3cdb6c4fc2bee7ad7ed12ee8990e6b" name="acd3cdb6c4fc2bee7ad7ed12ee8990e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3cdb6c4fc2bee7ad7ed12ee8990e6b">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619aeb831b9eb6607113de3e077e0cf8" name="a619aeb831b9eb6607113de3e077e0cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619aeb831b9eb6607113de3e077e0cf8">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c66a427205653e68a33df6e1485524" name="a67c66a427205653e68a33df6e1485524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c66a427205653e68a33df6e1485524">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d7f610cac2c8510d33b10db7c3580a" name="a97d7f610cac2c8510d33b10db7c3580a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d7f610cac2c8510d33b10db7c3580a">&#9670;&#160;</a></span>PADS_BANK0_GPIO38_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO38_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab229a1aee78c5e597a87f4c3c9986a18" name="ab229a1aee78c5e597a87f4c3c9986a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab229a1aee78c5e597a87f4c3c9986a18">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a235dcea6938d52b5597455ec9fd3d962" name="a235dcea6938d52b5597455ec9fd3d962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235dcea6938d52b5597455ec9fd3d962">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb4b4ba3d19a20e4c7af5a553bb32c60" name="afb4b4ba3d19a20e4c7af5a553bb32c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4b4ba3d19a20e4c7af5a553bb32c60">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b46ce96583c7b8e0bb203918d1275b3" name="a8b46ce96583c7b8e0bb203918d1275b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b46ce96583c7b8e0bb203918d1275b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adea0634520fb1cbd8e1edf2793ae2ad2" name="adea0634520fb1cbd8e1edf2793ae2ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea0634520fb1cbd8e1edf2793ae2ad2">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad155ba1c812c3bd1301a9f7b7fa0b7ba" name="ad155ba1c812c3bd1301a9f7b7fa0b7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad155ba1c812c3bd1301a9f7b7fa0b7ba">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ab2e1402a7bf4a4e65e630cbd0f6b2d" name="a4ab2e1402a7bf4a4e65e630cbd0f6b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab2e1402a7bf4a4e65e630cbd0f6b2d">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a653efa8ffeca914a0612e82740d87a79" name="a653efa8ffeca914a0612e82740d87a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a653efa8ffeca914a0612e82740d87a79">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5984a903199502cc5bbeac226f6719e" name="ac5984a903199502cc5bbeac226f6719e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5984a903199502cc5bbeac226f6719e">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcaee58ece64b3c5bd0448759b6633a7" name="afcaee58ece64b3c5bd0448759b6633a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcaee58ece64b3c5bd0448759b6633a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44778a37f8c29f1ba35e989b10fc3060" name="a44778a37f8c29f1ba35e989b10fc3060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44778a37f8c29f1ba35e989b10fc3060">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a606d681d17337058213bb0029711430d" name="a606d681d17337058213bb0029711430d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606d681d17337058213bb0029711430d">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e9682630921ef921517b507ee314a08" name="a9e9682630921ef921517b507ee314a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9682630921ef921517b507ee314a08">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6483e866a491ad016d46dfb75b7d8a" name="abb6483e866a491ad016d46dfb75b7d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6483e866a491ad016d46dfb75b7d8a">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cdc84ff92707e7c14d3c43ae6e5318e" name="a2cdc84ff92707e7c14d3c43ae6e5318e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdc84ff92707e7c14d3c43ae6e5318e">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6b2efd6989ea10ee8bd872ea0cd5263" name="ac6b2efd6989ea10ee8bd872ea0cd5263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b2efd6989ea10ee8bd872ea0cd5263">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa57518b7b9468bb7e6d0de309232f0ab" name="aa57518b7b9468bb7e6d0de309232f0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57518b7b9468bb7e6d0de309232f0ab">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af63900041d036e6fdd88cceeb7fb464b" name="af63900041d036e6fdd88cceeb7fb464b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63900041d036e6fdd88cceeb7fb464b">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca685ea32891300a3a798ce0396b5a95" name="aca685ea32891300a3a798ce0396b5a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca685ea32891300a3a798ce0396b5a95">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8564b3b474e57b1c7a39f17af071025b" name="a8564b3b474e57b1c7a39f17af071025b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8564b3b474e57b1c7a39f17af071025b">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ef1a62b7422930f7ae378c51d22eab6" name="a0ef1a62b7422930f7ae378c51d22eab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef1a62b7422930f7ae378c51d22eab6">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad495112d5c83c30dbf2e121d093d1a8" name="aad495112d5c83c30dbf2e121d093d1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad495112d5c83c30dbf2e121d093d1a8">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98ec13dce612f3ef19996886b77b3ae4" name="a98ec13dce612f3ef19996886b77b3ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ec13dce612f3ef19996886b77b3ae4">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9071497c6f958c0f2e88c9b32e34da7" name="af9071497c6f958c0f2e88c9b32e34da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9071497c6f958c0f2e88c9b32e34da7">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addab875925799506f9d1cc2821ce186a" name="addab875925799506f9d1cc2821ce186a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addab875925799506f9d1cc2821ce186a">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc8bde19455d8c3450663b910e089009" name="afc8bde19455d8c3450663b910e089009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8bde19455d8c3450663b910e089009">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b8e5667f36d16a6df67c3b7b4f07862" name="a2b8e5667f36d16a6df67c3b7b4f07862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8e5667f36d16a6df67c3b7b4f07862">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5003ae20ab275d15a1419ca8c130939a" name="a5003ae20ab275d15a1419ca8c130939a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5003ae20ab275d15a1419ca8c130939a">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac66d91fd187e48937978d3abdb2cd1c7" name="ac66d91fd187e48937978d3abdb2cd1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66d91fd187e48937978d3abdb2cd1c7">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e1c23bb61c862266815edbf019367d" name="aa6e1c23bb61c862266815edbf019367d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e1c23bb61c862266815edbf019367d">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4166f7202cd996b2e994a03d2481e839" name="a4166f7202cd996b2e994a03d2481e839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4166f7202cd996b2e994a03d2481e839">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a07e4487da051e2dc725c291e7f8cb3" name="a3a07e4487da051e2dc725c291e7f8cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a07e4487da051e2dc725c291e7f8cb3">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa01757a6e8d98cdb25f913cfc598ab3d" name="aa01757a6e8d98cdb25f913cfc598ab3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01757a6e8d98cdb25f913cfc598ab3d">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190b0e167673dae4e8409ac91bf1e79f" name="a190b0e167673dae4e8409ac91bf1e79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190b0e167673dae4e8409ac91bf1e79f">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb62f1e76789e89b7e6baa8ee65b2867" name="afb62f1e76789e89b7e6baa8ee65b2867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb62f1e76789e89b7e6baa8ee65b2867">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53a4ac12ccf7800611e3f9b8a6933863" name="a53a4ac12ccf7800611e3f9b8a6933863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a4ac12ccf7800611e3f9b8a6933863">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68b21ee8a82c795c1903e856645cddfd" name="a68b21ee8a82c795c1903e856645cddfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b21ee8a82c795c1903e856645cddfd">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb670fa28f6023edc607141fc6ffc8d0" name="acb670fa28f6023edc607141fc6ffc8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb670fa28f6023edc607141fc6ffc8d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32159f5bc9dd5f7d42f2fe85b8a68cd6" name="a32159f5bc9dd5f7d42f2fe85b8a68cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32159f5bc9dd5f7d42f2fe85b8a68cd6">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a597278463fd58b967cb62888cbe0037f" name="a597278463fd58b967cb62888cbe0037f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597278463fd58b967cb62888cbe0037f">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1961679870a25715cc7787da2c5120b6" name="a1961679870a25715cc7787da2c5120b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1961679870a25715cc7787da2c5120b6">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c98f796f1f9f7b57fb444e61eb3d18a" name="a7c98f796f1f9f7b57fb444e61eb3d18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c98f796f1f9f7b57fb444e61eb3d18a">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32504cb1b04ef48879f4ee6f716b19e2" name="a32504cb1b04ef48879f4ee6f716b19e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32504cb1b04ef48879f4ee6f716b19e2">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44ed95a15a2a8e1a9f022d23a05d5375" name="a44ed95a15a2a8e1a9f022d23a05d5375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ed95a15a2a8e1a9f022d23a05d5375">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aba27663822f938ad421fa9aa59bbc1" name="a0aba27663822f938ad421fa9aa59bbc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aba27663822f938ad421fa9aa59bbc1">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabd2b47301dd1d11ec6dce9934e845a4" name="aabd2b47301dd1d11ec6dce9934e845a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd2b47301dd1d11ec6dce9934e845a4">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11253fd46077ad959de4e732d911f28b" name="a11253fd46077ad959de4e732d911f28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11253fd46077ad959de4e732d911f28b">&#9670;&#160;</a></span>PADS_BANK0_GPIO39_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO39_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd5e9e26dd9c8c596cb82594c3312715" name="acd5e9e26dd9c8c596cb82594c3312715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5e9e26dd9c8c596cb82594c3312715">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e20e3c5d07e3c1bb3c5b6b9a82881e7" name="a8e20e3c5d07e3c1bb3c5b6b9a82881e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e20e3c5d07e3c1bb3c5b6b9a82881e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a425a5cb7f01f137ef38df6827cf1270c" name="a425a5cb7f01f137ef38df6827cf1270c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425a5cb7f01f137ef38df6827cf1270c">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8726511f151456159d439e31932e1920" name="a8726511f151456159d439e31932e1920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8726511f151456159d439e31932e1920">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06fb9247a062b871b47669cecc90d2af" name="a06fb9247a062b871b47669cecc90d2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fb9247a062b871b47669cecc90d2af">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41ede95edcb60a4899ac43d3d4c4e8b3" name="a41ede95edcb60a4899ac43d3d4c4e8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ede95edcb60a4899ac43d3d4c4e8b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad404e967cabad2b6e94d52c4ba17e4fc" name="ad404e967cabad2b6e94d52c4ba17e4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad404e967cabad2b6e94d52c4ba17e4fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1762055656883a86f1d486d8247892e9" name="a1762055656883a86f1d486d8247892e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1762055656883a86f1d486d8247892e9">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3f07d26872993b8f12f0ab7e687d029" name="aa3f07d26872993b8f12f0ab7e687d029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f07d26872993b8f12f0ab7e687d029">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc6695a06a45fce85d07195f3842e580" name="acc6695a06a45fce85d07195f3842e580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6695a06a45fce85d07195f3842e580">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6dd1778db15e689d21f1099a3411db" name="abb6dd1778db15e689d21f1099a3411db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6dd1778db15e689d21f1099a3411db">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0626ff0559e7bd1ae53437e1bff3662f" name="a0626ff0559e7bd1ae53437e1bff3662f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0626ff0559e7bd1ae53437e1bff3662f">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0406cb20f4dc9c98085a6ab54023e28" name="ae0406cb20f4dc9c98085a6ab54023e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0406cb20f4dc9c98085a6ab54023e28">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aade17d1abe13479cf8e15376ebc1703a" name="aade17d1abe13479cf8e15376ebc1703a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade17d1abe13479cf8e15376ebc1703a">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a544926d0df8ef94e9ab5fdb903568aa6" name="a544926d0df8ef94e9ab5fdb903568aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a544926d0df8ef94e9ab5fdb903568aa6">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6f8a0bd0e5818d77e4aaa92f454db3b" name="ab6f8a0bd0e5818d77e4aaa92f454db3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f8a0bd0e5818d77e4aaa92f454db3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65f8424624ae407d53212faffa4b2601" name="a65f8424624ae407d53212faffa4b2601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f8424624ae407d53212faffa4b2601">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5b90d3e264fcbfa71de5a478822566f" name="ab5b90d3e264fcbfa71de5a478822566f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b90d3e264fcbfa71de5a478822566f">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25a628a7c36ec16f9e13ba9e334b561b" name="a25a628a7c36ec16f9e13ba9e334b561b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a628a7c36ec16f9e13ba9e334b561b">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abea98cf80d94800c2cf1fd4ac8c81f8c" name="abea98cf80d94800c2cf1fd4ac8c81f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea98cf80d94800c2cf1fd4ac8c81f8c">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7545ee60c3d85a724ffe8f780cc12c19" name="a7545ee60c3d85a724ffe8f780cc12c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7545ee60c3d85a724ffe8f780cc12c19">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc401db8161fcef670a4c6bf6d09297b" name="adc401db8161fcef670a4c6bf6d09297b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc401db8161fcef670a4c6bf6d09297b">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a5e6fab4022db6df2d1ff78947ee4f2" name="a5a5e6fab4022db6df2d1ff78947ee4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5e6fab4022db6df2d1ff78947ee4f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4830fff4efa982c6ebe8c61aca4cb19" name="af4830fff4efa982c6ebe8c61aca4cb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4830fff4efa982c6ebe8c61aca4cb19">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d46eef46377488aeea5fcbdd3960b6b" name="a4d46eef46377488aeea5fcbdd3960b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d46eef46377488aeea5fcbdd3960b6b">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c912ea265d2497a723b3c3627914d5e" name="a2c912ea265d2497a723b3c3627914d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c912ea265d2497a723b3c3627914d5e">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3eba149006a59708cfc0aa62aa6a0e4" name="aa3eba149006a59708cfc0aa62aa6a0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3eba149006a59708cfc0aa62aa6a0e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb9a164bdcd68cec3cdb82019cd08665" name="adb9a164bdcd68cec3cdb82019cd08665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9a164bdcd68cec3cdb82019cd08665">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8156d3eed41a97d1b42719ad790da181" name="a8156d3eed41a97d1b42719ad790da181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8156d3eed41a97d1b42719ad790da181">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedfa4dd5ab3ba214f41df6efddbd1b11" name="aedfa4dd5ab3ba214f41df6efddbd1b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedfa4dd5ab3ba214f41df6efddbd1b11">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1403cac3b93c8af41d01dacc19b13c40" name="a1403cac3b93c8af41d01dacc19b13c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1403cac3b93c8af41d01dacc19b13c40">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4cbaff6886523229a623cec0210619" name="a8e4cbaff6886523229a623cec0210619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4cbaff6886523229a623cec0210619">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addfb97722c78f1282694477b479122cc" name="addfb97722c78f1282694477b479122cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfb97722c78f1282694477b479122cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcf57ba774016bd651319c79c50c539c" name="abcf57ba774016bd651319c79c50c539c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf57ba774016bd651319c79c50c539c">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a027bcac0eb9f638d9e5f2675e3ee5ea8" name="a027bcac0eb9f638d9e5f2675e3ee5ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027bcac0eb9f638d9e5f2675e3ee5ea8">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ad2303a7cef9f1f350b8e59b5eace7" name="a71ad2303a7cef9f1f350b8e59b5eace7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ad2303a7cef9f1f350b8e59b5eace7">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1561dd8b6dc0e2fe5588daf48c4e81c6" name="a1561dd8b6dc0e2fe5588daf48c4e81c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1561dd8b6dc0e2fe5588daf48c4e81c6">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af46344a9777f497416e5ce63f0ff3bb6" name="af46344a9777f497416e5ce63f0ff3bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46344a9777f497416e5ce63f0ff3bb6">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fac7558890796fb0de1802ddd7d047a" name="a5fac7558890796fb0de1802ddd7d047a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fac7558890796fb0de1802ddd7d047a">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ee0444aa04244e7ec63f70e9868718e" name="a5ee0444aa04244e7ec63f70e9868718e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee0444aa04244e7ec63f70e9868718e">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19db19c1fed6f80b9d13ccb64330f36b" name="a19db19c1fed6f80b9d13ccb64330f36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19db19c1fed6f80b9d13ccb64330f36b">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3c66aaa65a7cb7c1811be2718f08d70" name="aa3c66aaa65a7cb7c1811be2718f08d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c66aaa65a7cb7c1811be2718f08d70">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0d4f8cf02c43839da6a94eb79b136eb" name="ae0d4f8cf02c43839da6a94eb79b136eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0d4f8cf02c43839da6a94eb79b136eb">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7acbed735df31c28747c1816a315708" name="ae7acbed735df31c28747c1816a315708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7acbed735df31c28747c1816a315708">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e59a5ae33fa697ac645a6cd2b58b3e1" name="a2e59a5ae33fa697ac645a6cd2b58b3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e59a5ae33fa697ac645a6cd2b58b3e1">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07414d34926844937b8fb13b2e0b1ec5" name="a07414d34926844937b8fb13b2e0b1ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07414d34926844937b8fb13b2e0b1ec5">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a104ecb8f569714c061558934e92d41af" name="a104ecb8f569714c061558934e92d41af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104ecb8f569714c061558934e92d41af">&#9670;&#160;</a></span>PADS_BANK0_GPIO3_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO3_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae851eb4fa4f35becf351624bffc438e4" name="ae851eb4fa4f35becf351624bffc438e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae851eb4fa4f35becf351624bffc438e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2fb9c6dcceccfde7c5b40e683ca1cea" name="ae2fb9c6dcceccfde7c5b40e683ca1cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fb9c6dcceccfde7c5b40e683ca1cea">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a7323b15758165fc2f1a07edd65cbf6" name="a9a7323b15758165fc2f1a07edd65cbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7323b15758165fc2f1a07edd65cbf6">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae4debbf89c0397ab1a23b198df2b6d3" name="aae4debbf89c0397ab1a23b198df2b6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4debbf89c0397ab1a23b198df2b6d3">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad66bd95313bd3bf089ab97fd52a84ddd" name="ad66bd95313bd3bf089ab97fd52a84ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66bd95313bd3bf089ab97fd52a84ddd">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7acf66fcf2b1a2310ade43c47ed60b5" name="af7acf66fcf2b1a2310ade43c47ed60b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7acf66fcf2b1a2310ade43c47ed60b5">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7a53daa24500f0115e90b358032cb3b" name="af7a53daa24500f0115e90b358032cb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a53daa24500f0115e90b358032cb3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a364202bc81327ac7ac6a138d80971e63" name="a364202bc81327ac7ac6a138d80971e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364202bc81327ac7ac6a138d80971e63">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1421913887dd99bdb8e18d6e3699190" name="ae1421913887dd99bdb8e18d6e3699190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1421913887dd99bdb8e18d6e3699190">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5106138b15f8f2ba1e9c05a3765a77b7" name="a5106138b15f8f2ba1e9c05a3765a77b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5106138b15f8f2ba1e9c05a3765a77b7">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47ac8527505b5db22c7e6d5f620ceee5" name="a47ac8527505b5db22c7e6d5f620ceee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ac8527505b5db22c7e6d5f620ceee5">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a563ae55068378e73b19dd3753e867b34" name="a563ae55068378e73b19dd3753e867b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563ae55068378e73b19dd3753e867b34">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf640b03c8f6012ab20630057143d598" name="adf640b03c8f6012ab20630057143d598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf640b03c8f6012ab20630057143d598">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930f7e7ef1dc933181c8bc225c572ece" name="a930f7e7ef1dc933181c8bc225c572ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930f7e7ef1dc933181c8bc225c572ece">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f17dec995ba7f44cafd909cb56ddd86" name="a1f17dec995ba7f44cafd909cb56ddd86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f17dec995ba7f44cafd909cb56ddd86">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bccf0f14a9507a56df37b8da5ba7be3" name="a8bccf0f14a9507a56df37b8da5ba7be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bccf0f14a9507a56df37b8da5ba7be3">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3ea84b1a2030aa0aa307faec5aeb98e" name="ae3ea84b1a2030aa0aa307faec5aeb98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ea84b1a2030aa0aa307faec5aeb98e">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26abbb941242ae2ef950f4627220a950" name="a26abbb941242ae2ef950f4627220a950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26abbb941242ae2ef950f4627220a950">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c39fde06a5884bd1f7e67351750264d" name="a1c39fde06a5884bd1f7e67351750264d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c39fde06a5884bd1f7e67351750264d">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a071983ed0d8e408d0d41d85cedff35fd" name="a071983ed0d8e408d0d41d85cedff35fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071983ed0d8e408d0d41d85cedff35fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46447f91ce50b22e3867c6e973b5fa91" name="a46447f91ce50b22e3867c6e973b5fa91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46447f91ce50b22e3867c6e973b5fa91">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a545f918b1f246100f38de1f82a96b231" name="a545f918b1f246100f38de1f82a96b231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545f918b1f246100f38de1f82a96b231">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbec01b917daa99e31578dd73eebde84" name="abbec01b917daa99e31578dd73eebde84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbec01b917daa99e31578dd73eebde84">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb9aff7e7c9301d45652824307f0a9b5" name="adb9aff7e7c9301d45652824307f0a9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9aff7e7c9301d45652824307f0a9b5">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a244bf25b90449efba569e581f521959f" name="a244bf25b90449efba569e581f521959f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244bf25b90449efba569e581f521959f">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afce770110030a3bb4e03d598cd217e9a" name="afce770110030a3bb4e03d598cd217e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce770110030a3bb4e03d598cd217e9a">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac464c1a9c447a7d5a9570abbeed7cc86" name="ac464c1a9c447a7d5a9570abbeed7cc86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac464c1a9c447a7d5a9570abbeed7cc86">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ce72438fc571aa7e98ac6a61f1a056" name="a49ce72438fc571aa7e98ac6a61f1a056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ce72438fc571aa7e98ac6a61f1a056">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff04f9562c20448003656d701b4e91d2" name="aff04f9562c20448003656d701b4e91d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff04f9562c20448003656d701b4e91d2">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8327d1513e39f0855ea5e52df948f15a" name="a8327d1513e39f0855ea5e52df948f15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8327d1513e39f0855ea5e52df948f15a">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a125dd7afae929f48c05795bf95b84e3d" name="a125dd7afae929f48c05795bf95b84e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125dd7afae929f48c05795bf95b84e3d">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addf6fbada13047b5cfe34e9245b143c0" name="addf6fbada13047b5cfe34e9245b143c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf6fbada13047b5cfe34e9245b143c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab232d9d563d74d3fb9ce48be2d6ec048" name="ab232d9d563d74d3fb9ce48be2d6ec048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab232d9d563d74d3fb9ce48be2d6ec048">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb69da0208a252550254181a0eb84830" name="adb69da0208a252550254181a0eb84830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb69da0208a252550254181a0eb84830">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab06a0854679a5caaea5f5f60b9439e" name="a8ab06a0854679a5caaea5f5f60b9439e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab06a0854679a5caaea5f5f60b9439e">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d298576ca17ddf1a8bc00e424fab579" name="a3d298576ca17ddf1a8bc00e424fab579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d298576ca17ddf1a8bc00e424fab579">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af791b4245fcdd353ec9035fea224d644" name="af791b4245fcdd353ec9035fea224d644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af791b4245fcdd353ec9035fea224d644">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76dcc5bbe34987968e067d2ff1fe351" name="ab76dcc5bbe34987968e067d2ff1fe351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76dcc5bbe34987968e067d2ff1fe351">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15cfcb13c8dc166dcb3a752527e5b44a" name="a15cfcb13c8dc166dcb3a752527e5b44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15cfcb13c8dc166dcb3a752527e5b44a">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f3a1e6b5240481a7eab98dd709abc99" name="a5f3a1e6b5240481a7eab98dd709abc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3a1e6b5240481a7eab98dd709abc99">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3d5f593e27a2f15a4b1a97d710f28be" name="ad3d5f593e27a2f15a4b1a97d710f28be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d5f593e27a2f15a4b1a97d710f28be">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e3f79a75a5d3846e193589147360af" name="aa6e3f79a75a5d3846e193589147360af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e3f79a75a5d3846e193589147360af">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af61aa46d65664ec73c2477eb032ac5c0" name="af61aa46d65664ec73c2477eb032ac5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61aa46d65664ec73c2477eb032ac5c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4057cb2654bfa43888aa8ee8e16c53aa" name="a4057cb2654bfa43888aa8ee8e16c53aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4057cb2654bfa43888aa8ee8e16c53aa">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef9d4c3f779111afb3f52fa0af44926" name="adef9d4c3f779111afb3f52fa0af44926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef9d4c3f779111afb3f52fa0af44926">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4937e59b3fd3133dfb2366f3a3541389" name="a4937e59b3fd3133dfb2366f3a3541389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4937e59b3fd3133dfb2366f3a3541389">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a4fdb71cd600675e436f35b76497387" name="a9a4fdb71cd600675e436f35b76497387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4fdb71cd600675e436f35b76497387">&#9670;&#160;</a></span>PADS_BANK0_GPIO40_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO40_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeaaa37300b31c70f0b34bc18647c5e6" name="adeaaa37300b31c70f0b34bc18647c5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeaaa37300b31c70f0b34bc18647c5e6">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d27a5d84f28886ec49f357292eb8245" name="a8d27a5d84f28886ec49f357292eb8245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d27a5d84f28886ec49f357292eb8245">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39be405588ad03ac68f40ec7fd174252" name="a39be405588ad03ac68f40ec7fd174252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39be405588ad03ac68f40ec7fd174252">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32139beeb4f53f00c361e1dfb2390a8b" name="a32139beeb4f53f00c361e1dfb2390a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32139beeb4f53f00c361e1dfb2390a8b">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c3b7bee51296ee4dbb63af0183fe371" name="a7c3b7bee51296ee4dbb63af0183fe371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3b7bee51296ee4dbb63af0183fe371">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89d6d39ef9bc0c5fe488d7c773597c3a" name="a89d6d39ef9bc0c5fe488d7c773597c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d6d39ef9bc0c5fe488d7c773597c3a">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeab8755d5cbad2605394f93a6f3b962" name="afeab8755d5cbad2605394f93a6f3b962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeab8755d5cbad2605394f93a6f3b962">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b70259889c998c4696bbdeb371666ba" name="a1b70259889c998c4696bbdeb371666ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b70259889c998c4696bbdeb371666ba">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b8b73e3e00f2b88b8652d80ddc0d7f6" name="a0b8b73e3e00f2b88b8652d80ddc0d7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8b73e3e00f2b88b8652d80ddc0d7f6">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb544dee26dede56b73a79bb49a6acd" name="a4cb544dee26dede56b73a79bb49a6acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb544dee26dede56b73a79bb49a6acd">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cc6c18eaac68ca853461a0bf48d36a7" name="a8cc6c18eaac68ca853461a0bf48d36a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc6c18eaac68ca853461a0bf48d36a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99662d02c2dab44cffe1a0eeaa0a89d6" name="a99662d02c2dab44cffe1a0eeaa0a89d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99662d02c2dab44cffe1a0eeaa0a89d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab42aef5451812a0a59cf3504025430af" name="ab42aef5451812a0a59cf3504025430af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42aef5451812a0a59cf3504025430af">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae72291bc8533256bb77adbcb10cca3e7" name="ae72291bc8533256bb77adbcb10cca3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72291bc8533256bb77adbcb10cca3e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d12c23ed36829ce736c31668be42b28" name="a7d12c23ed36829ce736c31668be42b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d12c23ed36829ce736c31668be42b28">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af1e52a5def042f75043663aa7b1527" name="a3af1e52a5def042f75043663aa7b1527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af1e52a5def042f75043663aa7b1527">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1306bed2b27529243d2bfeb5f414b73e" name="a1306bed2b27529243d2bfeb5f414b73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1306bed2b27529243d2bfeb5f414b73e">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1332a8b43d8fd6fc0dc1d8adbf20b8bb" name="a1332a8b43d8fd6fc0dc1d8adbf20b8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1332a8b43d8fd6fc0dc1d8adbf20b8bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40a1984ff5290db39ab7d95dc32d5bb6" name="a40a1984ff5290db39ab7d95dc32d5bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a1984ff5290db39ab7d95dc32d5bb6">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c84fea9a625523a6bdf434c1b86516" name="a61c84fea9a625523a6bdf434c1b86516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c84fea9a625523a6bdf434c1b86516">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d35924efda630646c9b6953dba2fbe" name="ab0d35924efda630646c9b6953dba2fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d35924efda630646c9b6953dba2fbe">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bfe3723837fe62c2c9aa0542b18ef27" name="a5bfe3723837fe62c2c9aa0542b18ef27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bfe3723837fe62c2c9aa0542b18ef27">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38df7b5dc11f1fe183b3517a8bbfc3f6" name="a38df7b5dc11f1fe183b3517a8bbfc3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38df7b5dc11f1fe183b3517a8bbfc3f6">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98404a46ccdd90c86f9633633db79450" name="a98404a46ccdd90c86f9633633db79450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98404a46ccdd90c86f9633633db79450">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae67156e35008275e46951d8dd8d2772" name="aae67156e35008275e46951d8dd8d2772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae67156e35008275e46951d8dd8d2772">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f1a5ee31de00474d84060d09326e68" name="a93f1a5ee31de00474d84060d09326e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f1a5ee31de00474d84060d09326e68">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd3ce2dbd5d8398818acb5ee92d4c5fc" name="acd3ce2dbd5d8398818acb5ee92d4c5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3ce2dbd5d8398818acb5ee92d4c5fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9be1858979e6b04dfe15881e8bb48d96" name="a9be1858979e6b04dfe15881e8bb48d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be1858979e6b04dfe15881e8bb48d96">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab39d7163db2cc04e9063f9c35e1017f0" name="ab39d7163db2cc04e9063f9c35e1017f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39d7163db2cc04e9063f9c35e1017f0">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7cd995bb2c86ee417832cc9840864c7" name="aa7cd995bb2c86ee417832cc9840864c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cd995bb2c86ee417832cc9840864c7">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a709f0aba3adcada49e287b269ffbf84f" name="a709f0aba3adcada49e287b269ffbf84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709f0aba3adcada49e287b269ffbf84f">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab73c6a6f5c7e5046c2e37cfd0ff46d" name="a9ab73c6a6f5c7e5046c2e37cfd0ff46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab73c6a6f5c7e5046c2e37cfd0ff46d">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe30a14ecd6a449efcab917b4fab8a1b" name="abe30a14ecd6a449efcab917b4fab8a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe30a14ecd6a449efcab917b4fab8a1b">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9204959bd941bbccb4236b5780df0ba7" name="a9204959bd941bbccb4236b5780df0ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9204959bd941bbccb4236b5780df0ba7">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c1d3aa81a3c7ce914e1d4f2f81076d" name="a49c1d3aa81a3c7ce914e1d4f2f81076d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c1d3aa81a3c7ce914e1d4f2f81076d">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa10a90474c13a71f12fdb778c517f47b" name="aa10a90474c13a71f12fdb778c517f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10a90474c13a71f12fdb778c517f47b">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac57ac0cfda47b494fcbc0cb252f825c0" name="ac57ac0cfda47b494fcbc0cb252f825c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57ac0cfda47b494fcbc0cb252f825c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a818555937fb7056915cffba2e4d966e7" name="a818555937fb7056915cffba2e4d966e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818555937fb7056915cffba2e4d966e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0248444e6abb22cfd8a899006fb8f281" name="a0248444e6abb22cfd8a899006fb8f281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0248444e6abb22cfd8a899006fb8f281">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47fff4bc8fd2a85851bc44d73c16f563" name="a47fff4bc8fd2a85851bc44d73c16f563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fff4bc8fd2a85851bc44d73c16f563">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9490dd74e50c825e255393fd59c38a88" name="a9490dd74e50c825e255393fd59c38a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9490dd74e50c825e255393fd59c38a88">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a826ce6e2cd4374c872bb93152ec6d932" name="a826ce6e2cd4374c872bb93152ec6d932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826ce6e2cd4374c872bb93152ec6d932">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74e6a0e71dd12f50f65a1e1574e2db62" name="a74e6a0e71dd12f50f65a1e1574e2db62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e6a0e71dd12f50f65a1e1574e2db62">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a699d15082beb99a261c498819348c28b" name="a699d15082beb99a261c498819348c28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699d15082beb99a261c498819348c28b">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cb7bf29e6afea9ac9a637c7f235d96e" name="a8cb7bf29e6afea9ac9a637c7f235d96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb7bf29e6afea9ac9a637c7f235d96e">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac58741e64db0c9030456fb90e5008c79" name="ac58741e64db0c9030456fb90e5008c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac58741e64db0c9030456fb90e5008c79">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49056f612a7d237f0bc8033a50dea5d0" name="a49056f612a7d237f0bc8033a50dea5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49056f612a7d237f0bc8033a50dea5d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO41_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO41_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e423957c65cef0a22d5bf1895578071" name="a0e423957c65cef0a22d5bf1895578071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e423957c65cef0a22d5bf1895578071">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d602cef5e599beaa18932ec24759bbc" name="a1d602cef5e599beaa18932ec24759bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d602cef5e599beaa18932ec24759bbc">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a6e7cc9e66a203f8a7d0ce07c3a40ee" name="a6a6e7cc9e66a203f8a7d0ce07c3a40ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6e7cc9e66a203f8a7d0ce07c3a40ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737300c3e154aff650a3d47541d5385a" name="a737300c3e154aff650a3d47541d5385a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737300c3e154aff650a3d47541d5385a">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c76cf81f939e0cc00ef5b2294686238" name="a7c76cf81f939e0cc00ef5b2294686238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c76cf81f939e0cc00ef5b2294686238">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8c2e5c5f76480b5bb3c2914e100a4e1" name="ae8c2e5c5f76480b5bb3c2914e100a4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c2e5c5f76480b5bb3c2914e100a4e1">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a826531a24a4eb9e360e2f6ed629fed2d" name="a826531a24a4eb9e360e2f6ed629fed2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826531a24a4eb9e360e2f6ed629fed2d">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88294f8f404ed967277326711ce2bf21" name="a88294f8f404ed967277326711ce2bf21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88294f8f404ed967277326711ce2bf21">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93aee84ff6a69b00127d4ec823d7e0ef" name="a93aee84ff6a69b00127d4ec823d7e0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93aee84ff6a69b00127d4ec823d7e0ef">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1cb0cfdc49cc13b0a44866285c66d7c" name="ad1cb0cfdc49cc13b0a44866285c66d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cb0cfdc49cc13b0a44866285c66d7c">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9823a2955f5ea6f1b9a3b4ec4feb8f44" name="a9823a2955f5ea6f1b9a3b4ec4feb8f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9823a2955f5ea6f1b9a3b4ec4feb8f44">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87e321d7c8571e46cdbf012da536a43" name="ae87e321d7c8571e46cdbf012da536a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87e321d7c8571e46cdbf012da536a43">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee18f88f8df100cbb9079174bafabd7" name="a6ee18f88f8df100cbb9079174bafabd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee18f88f8df100cbb9079174bafabd7">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6f9b19c00398432434ba61f751547c3" name="ab6f9b19c00398432434ba61f751547c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f9b19c00398432434ba61f751547c3">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa691d3354e7f1e3148fe2e05d67e6c90" name="aa691d3354e7f1e3148fe2e05d67e6c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa691d3354e7f1e3148fe2e05d67e6c90">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a017e908ebb05f85f0bc405f3d8f5e04e" name="a017e908ebb05f85f0bc405f3d8f5e04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017e908ebb05f85f0bc405f3d8f5e04e">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae42543e2c8076b88874d8d4c0836b791" name="ae42543e2c8076b88874d8d4c0836b791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42543e2c8076b88874d8d4c0836b791">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff2f1d4b6f781c2cc7d22558a68f0e77" name="aff2f1d4b6f781c2cc7d22558a68f0e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2f1d4b6f781c2cc7d22558a68f0e77">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e88031dc9f7d150a53a6a7d606b624" name="a33e88031dc9f7d150a53a6a7d606b624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e88031dc9f7d150a53a6a7d606b624">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3faddce6bab59a675df8df924650cbe" name="ae3faddce6bab59a675df8df924650cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3faddce6bab59a675df8df924650cbe">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d17bdf181766eb457cdc922592ff7cd" name="a1d17bdf181766eb457cdc922592ff7cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d17bdf181766eb457cdc922592ff7cd">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a931e5eeb6334c1ba3e421f2151fa42" name="a3a931e5eeb6334c1ba3e421f2151fa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a931e5eeb6334c1ba3e421f2151fa42">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefc6c642f83cc507f15c54d18d4c5b43" name="aefc6c642f83cc507f15c54d18d4c5b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc6c642f83cc507f15c54d18d4c5b43">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e24b6dc13fc632e4e113d66d2e26d23" name="a7e24b6dc13fc632e4e113d66d2e26d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e24b6dc13fc632e4e113d66d2e26d23">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cac509531aa2b9b53c55e6b9bded97e" name="a1cac509531aa2b9b53c55e6b9bded97e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cac509531aa2b9b53c55e6b9bded97e">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c91e819afceee38eeb7313703c567e4" name="a0c91e819afceee38eeb7313703c567e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c91e819afceee38eeb7313703c567e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e662b1f31286b4793b8fa7c4f6cd8c2" name="a2e662b1f31286b4793b8fa7c4f6cd8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e662b1f31286b4793b8fa7c4f6cd8c2">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a607982a52039cc3892f8b422bab5b32a" name="a607982a52039cc3892f8b422bab5b32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607982a52039cc3892f8b422bab5b32a">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40ea42e2724f6a432954ef30f45518ee" name="a40ea42e2724f6a432954ef30f45518ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ea42e2724f6a432954ef30f45518ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a308f327aeca3da5b5acfdf805d4af62e" name="a308f327aeca3da5b5acfdf805d4af62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308f327aeca3da5b5acfdf805d4af62e">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf8380dbe46ec54f21b5ce9f431c49cb" name="acf8380dbe46ec54f21b5ce9f431c49cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8380dbe46ec54f21b5ce9f431c49cb">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeab4ce72d416869c804fe1fd51572d36" name="aeab4ce72d416869c804fe1fd51572d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab4ce72d416869c804fe1fd51572d36">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7791974030680d4b45a76ee1bea39226" name="a7791974030680d4b45a76ee1bea39226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7791974030680d4b45a76ee1bea39226">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade5ff3a3925430cec6fba34c78dfaab3" name="ade5ff3a3925430cec6fba34c78dfaab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5ff3a3925430cec6fba34c78dfaab3">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82451c483dc1a0a5964a2e394174061f" name="a82451c483dc1a0a5964a2e394174061f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82451c483dc1a0a5964a2e394174061f">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16d5ed8275a981db7c55e7dd3c312c27" name="a16d5ed8275a981db7c55e7dd3c312c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d5ed8275a981db7c55e7dd3c312c27">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3ff6f66bf5877cd6e859b4daa269b83" name="ab3ff6f66bf5877cd6e859b4daa269b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ff6f66bf5877cd6e859b4daa269b83">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6b529be4e0d9add6e07d5fdbad3a919" name="af6b529be4e0d9add6e07d5fdbad3a919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b529be4e0d9add6e07d5fdbad3a919">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abce0212efac7f412572ea8e1ab523b11" name="abce0212efac7f412572ea8e1ab523b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce0212efac7f412572ea8e1ab523b11">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae45fcb20e3c58a1c5db33d927e82821f" name="ae45fcb20e3c58a1c5db33d927e82821f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45fcb20e3c58a1c5db33d927e82821f">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a560e2fba3e1a6f605924e3ac9912e831" name="a560e2fba3e1a6f605924e3ac9912e831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560e2fba3e1a6f605924e3ac9912e831">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adede12c21b883b396e61f542a7aa6348" name="adede12c21b883b396e61f542a7aa6348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adede12c21b883b396e61f542a7aa6348">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abab3662b62758500152355eb7678822b" name="abab3662b62758500152355eb7678822b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abab3662b62758500152355eb7678822b">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a32a4c5943d14cfd1f057dab098b41" name="a96a32a4c5943d14cfd1f057dab098b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a32a4c5943d14cfd1f057dab098b41">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee3409372c0d72de0e15b5014f17466" name="a6ee3409372c0d72de0e15b5014f17466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee3409372c0d72de0e15b5014f17466">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c4040ea1ce089b2024b2a510e8ed771" name="a5c4040ea1ce089b2024b2a510e8ed771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4040ea1ce089b2024b2a510e8ed771">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d6428b41831bcc68d6cd3e306fb26d7" name="a8d6428b41831bcc68d6cd3e306fb26d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6428b41831bcc68d6cd3e306fb26d7">&#9670;&#160;</a></span>PADS_BANK0_GPIO42_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO42_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd8d094b0feea95264719084284c4e18" name="acd8d094b0feea95264719084284c4e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8d094b0feea95264719084284c4e18">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38b4e04681624e3d26da4f9a5664da3c" name="a38b4e04681624e3d26da4f9a5664da3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b4e04681624e3d26da4f9a5664da3c">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b38170afcdea014b96189994edb87c4" name="a5b38170afcdea014b96189994edb87c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b38170afcdea014b96189994edb87c4">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30739b4196e21647ccfea2fd969cc368" name="a30739b4196e21647ccfea2fd969cc368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30739b4196e21647ccfea2fd969cc368">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27923d728582bf23b66dd77f007107bb" name="a27923d728582bf23b66dd77f007107bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27923d728582bf23b66dd77f007107bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3b3c997b9d6479d868dc2a9af5e0c5e" name="ac3b3c997b9d6479d868dc2a9af5e0c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b3c997b9d6479d868dc2a9af5e0c5e">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac702c65c7067b39066663f3f4e00d4a1" name="ac702c65c7067b39066663f3f4e00d4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac702c65c7067b39066663f3f4e00d4a1">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ddca3e6e24050649ea450c7b467214" name="a96ddca3e6e24050649ea450c7b467214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ddca3e6e24050649ea450c7b467214">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b5dae7e483f82656a0382dd57e1125" name="a70b5dae7e483f82656a0382dd57e1125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b5dae7e483f82656a0382dd57e1125">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6ea920448874e30cec6ec6709ba206a" name="aa6ea920448874e30cec6ec6709ba206a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ea920448874e30cec6ec6709ba206a">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad907d8255118fd569744ba5fa2b0f5cf" name="ad907d8255118fd569744ba5fa2b0f5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad907d8255118fd569744ba5fa2b0f5cf">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c11ee27c3afb1b2721b16629b8b4d4" name="ab9c11ee27c3afb1b2721b16629b8b4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c11ee27c3afb1b2721b16629b8b4d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a328784cc8393c2eb4e1bfe0857228b1e" name="a328784cc8393c2eb4e1bfe0857228b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328784cc8393c2eb4e1bfe0857228b1e">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29bd50fdad8bff1ffe1619014c74a5a9" name="a29bd50fdad8bff1ffe1619014c74a5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29bd50fdad8bff1ffe1619014c74a5a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebe42bc1ef658b57012f86e4a96126a2" name="aebe42bc1ef658b57012f86e4a96126a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe42bc1ef658b57012f86e4a96126a2">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb1514c40938ab9c0ea6b5e28129c922" name="acb1514c40938ab9c0ea6b5e28129c922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1514c40938ab9c0ea6b5e28129c922">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9da2c1cd0e62b035f3cb19bad320dc21" name="a9da2c1cd0e62b035f3cb19bad320dc21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9da2c1cd0e62b035f3cb19bad320dc21">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f9f975e9c6bca66642e60666715c14" name="a81f9f975e9c6bca66642e60666715c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f9f975e9c6bca66642e60666715c14">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69ad298278685e1ec8bd1347dae1028d" name="a69ad298278685e1ec8bd1347dae1028d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ad298278685e1ec8bd1347dae1028d">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcfb4d49a9c79f9b2b263fed9b8bddfe" name="adcfb4d49a9c79f9b2b263fed9b8bddfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfb4d49a9c79f9b2b263fed9b8bddfe">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a139000c17b36c1cb32738fb29897d6b4" name="a139000c17b36c1cb32738fb29897d6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139000c17b36c1cb32738fb29897d6b4">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac31c2dbe6828803a9b157f21ac4b6dea" name="ac31c2dbe6828803a9b157f21ac4b6dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31c2dbe6828803a9b157f21ac4b6dea">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fbe7b8315ce7355e40eb91e8a6dd9a5" name="a9fbe7b8315ce7355e40eb91e8a6dd9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fbe7b8315ce7355e40eb91e8a6dd9a5">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac26fbe52540aba80dd408daa1a565e5c" name="ac26fbe52540aba80dd408daa1a565e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26fbe52540aba80dd408daa1a565e5c">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af373b6cf7e9e53c6a59fe8be788189" name="a3af373b6cf7e9e53c6a59fe8be788189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af373b6cf7e9e53c6a59fe8be788189">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab265698288e98098caf86d442c2442c6" name="ab265698288e98098caf86d442c2442c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab265698288e98098caf86d442c2442c6">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20cbb79cd7c95de1a41cd1835ea7440d" name="a20cbb79cd7c95de1a41cd1835ea7440d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20cbb79cd7c95de1a41cd1835ea7440d">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7983a282ef6f7e71b360b742b162b0b" name="ad7983a282ef6f7e71b360b742b162b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7983a282ef6f7e71b360b742b162b0b">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adafb331c8a7e9a62dd7d2cec5ece40bb" name="adafb331c8a7e9a62dd7d2cec5ece40bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafb331c8a7e9a62dd7d2cec5ece40bb">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a2b9b974ab5602fced1dd86f0f13b1" name="a77a2b9b974ab5602fced1dd86f0f13b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a2b9b974ab5602fced1dd86f0f13b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa50723c23bc310412dae118107c93a8" name="afa50723c23bc310412dae118107c93a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa50723c23bc310412dae118107c93a8">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b6f6b7bdd7fdd54cf209368cda75947" name="a2b6f6b7bdd7fdd54cf209368cda75947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6f6b7bdd7fdd54cf209368cda75947">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd12be0859184ba545883ed51ff9d13a" name="afd12be0859184ba545883ed51ff9d13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd12be0859184ba545883ed51ff9d13a">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8cf9736de228f6d24f869d80d3e9fc7" name="ad8cf9736de228f6d24f869d80d3e9fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8cf9736de228f6d24f869d80d3e9fc7">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf01c788ec83b6605ddd4db3e39f3cd5" name="aaf01c788ec83b6605ddd4db3e39f3cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf01c788ec83b6605ddd4db3e39f3cd5">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88365d2599c1fb75a398950f1d519de5" name="a88365d2599c1fb75a398950f1d519de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88365d2599c1fb75a398950f1d519de5">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3293215af6d3bc4e346f438b1d56b89c" name="a3293215af6d3bc4e346f438b1d56b89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3293215af6d3bc4e346f438b1d56b89c">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab28311c738801384c362b761462421" name="a0ab28311c738801384c362b761462421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab28311c738801384c362b761462421">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20af154aebfbf6d6752742cc56009074" name="a20af154aebfbf6d6752742cc56009074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20af154aebfbf6d6752742cc56009074">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fee95f771de93cb695723c63c26e1f3" name="a9fee95f771de93cb695723c63c26e1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fee95f771de93cb695723c63c26e1f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6222331669b87c50cc658798328a1663" name="a6222331669b87c50cc658798328a1663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6222331669b87c50cc658798328a1663">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18d23add4f286e1fd2d2df1b4ffce5db" name="a18d23add4f286e1fd2d2df1b4ffce5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d23add4f286e1fd2d2df1b4ffce5db">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c9e3c57034a77f2c541c8eb5b6e450" name="ad7c9e3c57034a77f2c541c8eb5b6e450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c9e3c57034a77f2c541c8eb5b6e450">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a948cb82ce1ee6cdcff8d749e9a4ab5e6" name="a948cb82ce1ee6cdcff8d749e9a4ab5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948cb82ce1ee6cdcff8d749e9a4ab5e6">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86d091f6afe32352d34f74cec1c3fdab" name="a86d091f6afe32352d34f74cec1c3fdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d091f6afe32352d34f74cec1c3fdab">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac52887e50eee9348f2537e3de3e609b5" name="ac52887e50eee9348f2537e3de3e609b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52887e50eee9348f2537e3de3e609b5">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7d3307ba078bc667a652829e18838f8" name="af7d3307ba078bc667a652829e18838f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d3307ba078bc667a652829e18838f8">&#9670;&#160;</a></span>PADS_BANK0_GPIO43_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO43_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91123149f0ee42627a3b558b94d5910f" name="a91123149f0ee42627a3b558b94d5910f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91123149f0ee42627a3b558b94d5910f">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2dfc77ab0965c9e3cfb6c771a94d94c" name="af2dfc77ab0965c9e3cfb6c771a94d94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2dfc77ab0965c9e3cfb6c771a94d94c">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03996345e57ee023614a18648bdc66a2" name="a03996345e57ee023614a18648bdc66a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03996345e57ee023614a18648bdc66a2">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a9b2288884656fd60aa20822012e3a6" name="a3a9b2288884656fd60aa20822012e3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9b2288884656fd60aa20822012e3a6">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e78a19402963907f18f709e44b06ee" name="af0e78a19402963907f18f709e44b06ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e78a19402963907f18f709e44b06ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3476cdb11044ae47d40e9f0cb50998b5" name="a3476cdb11044ae47d40e9f0cb50998b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3476cdb11044ae47d40e9f0cb50998b5">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87da4c0262efda7b1098146b46f7389c" name="a87da4c0262efda7b1098146b46f7389c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87da4c0262efda7b1098146b46f7389c">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d36d393555cdc62a916087b3dd9094" name="a60d36d393555cdc62a916087b3dd9094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d36d393555cdc62a916087b3dd9094">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a115399fb4cabb6912e21312daaafe9d8" name="a115399fb4cabb6912e21312daaafe9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115399fb4cabb6912e21312daaafe9d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c1070a48c13078d52bafaebc29d7ed" name="af1c1070a48c13078d52bafaebc29d7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c1070a48c13078d52bafaebc29d7ed">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a138eabf44890a541219c4224b3e0c19e" name="a138eabf44890a541219c4224b3e0c19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138eabf44890a541219c4224b3e0c19e">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46b289c1191d07ef96cf72daf1c7266" name="ac46b289c1191d07ef96cf72daf1c7266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46b289c1191d07ef96cf72daf1c7266">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abad130a006b2f4d78fcf7236ffab4853" name="abad130a006b2f4d78fcf7236ffab4853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad130a006b2f4d78fcf7236ffab4853">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d64d50c0fe64e0b255d973e2bd6ac2d" name="a6d64d50c0fe64e0b255d973e2bd6ac2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d64d50c0fe64e0b255d973e2bd6ac2d">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c02951a3a26285d9da00b09238d3771" name="a2c02951a3a26285d9da00b09238d3771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c02951a3a26285d9da00b09238d3771">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8013d5032ce78b2ddbab2d08e374d36" name="ac8013d5032ce78b2ddbab2d08e374d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8013d5032ce78b2ddbab2d08e374d36">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47ff3e3c016735b2f08ddf715ffc9574" name="a47ff3e3c016735b2f08ddf715ffc9574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ff3e3c016735b2f08ddf715ffc9574">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73363d68840ca10ea1cbd107f5abe438" name="a73363d68840ca10ea1cbd107f5abe438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73363d68840ca10ea1cbd107f5abe438">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9c5320742582285f6625d976a38e437" name="ae9c5320742582285f6625d976a38e437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c5320742582285f6625d976a38e437">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4afb4106c082137d4ae612b8a873a68c" name="a4afb4106c082137d4ae612b8a873a68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4afb4106c082137d4ae612b8a873a68c">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fe4ff27d246e99366df72cf2575358b" name="a9fe4ff27d246e99366df72cf2575358b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe4ff27d246e99366df72cf2575358b">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af57d932c1b201b71203b526905853f24" name="af57d932c1b201b71203b526905853f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57d932c1b201b71203b526905853f24">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d99ae1bc6cbfaff962833a125853f2f" name="a9d99ae1bc6cbfaff962833a125853f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d99ae1bc6cbfaff962833a125853f2f">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c2febe127434faea17ecacdc832041e" name="a9c2febe127434faea17ecacdc832041e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c2febe127434faea17ecacdc832041e">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7c3292e68f392c1a5f76c18d151a2ff" name="af7c3292e68f392c1a5f76c18d151a2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c3292e68f392c1a5f76c18d151a2ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10604aa0fd278c160680845782e2e690" name="a10604aa0fd278c160680845782e2e690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10604aa0fd278c160680845782e2e690">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9dae95372b0f45d91cb5fcffaeedcef" name="af9dae95372b0f45d91cb5fcffaeedcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9dae95372b0f45d91cb5fcffaeedcef">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea90a704c21324f4a29fff5412b469b9" name="aea90a704c21324f4a29fff5412b469b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea90a704c21324f4a29fff5412b469b9">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dd79f519bff9a8ca5b85dc654d00906" name="a2dd79f519bff9a8ca5b85dc654d00906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd79f519bff9a8ca5b85dc654d00906">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1005f0839b7fbae89eb375d1e514f24a" name="a1005f0839b7fbae89eb375d1e514f24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1005f0839b7fbae89eb375d1e514f24a">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad15b1e37a5db006c37841652d9d27cc4" name="ad15b1e37a5db006c37841652d9d27cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15b1e37a5db006c37841652d9d27cc4">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f91b5c1c93dbf7398c59747dae0f473" name="a5f91b5c1c93dbf7398c59747dae0f473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f91b5c1c93dbf7398c59747dae0f473">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae149c0680eb1514f6e7e29fff86f61ea" name="ae149c0680eb1514f6e7e29fff86f61ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae149c0680eb1514f6e7e29fff86f61ea">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a363f430b1fbd05222343f52fd4426d1f" name="a363f430b1fbd05222343f52fd4426d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363f430b1fbd05222343f52fd4426d1f">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b292ca0096cd233b4061928fc51b23" name="af5b292ca0096cd233b4061928fc51b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b292ca0096cd233b4061928fc51b23">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6510993cda6600347e3fc319855fb28f" name="a6510993cda6600347e3fc319855fb28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6510993cda6600347e3fc319855fb28f">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e1551e3dd2b886a610edc2c70942fd4" name="a3e1551e3dd2b886a610edc2c70942fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1551e3dd2b886a610edc2c70942fd4">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adac92bd8b61712c2e705086fa2133642" name="adac92bd8b61712c2e705086fa2133642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac92bd8b61712c2e705086fa2133642">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa990abb66b382229151897c5e339251b" name="aa990abb66b382229151897c5e339251b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa990abb66b382229151897c5e339251b">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94581417a00173b18a3b586749759ea7" name="a94581417a00173b18a3b586749759ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94581417a00173b18a3b586749759ea7">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2318d9357ce28b0cd727324973f2345b" name="a2318d9357ce28b0cd727324973f2345b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2318d9357ce28b0cd727324973f2345b">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca145efe7dae5fc1a070a488a14f1a50" name="aca145efe7dae5fc1a070a488a14f1a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca145efe7dae5fc1a070a488a14f1a50">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3953f0cbbcbb35ff3b350832a7d1b8d" name="ab3953f0cbbcbb35ff3b350832a7d1b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3953f0cbbcbb35ff3b350832a7d1b8d">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7741a50255d49e6f3e06725065c64c1" name="ab7741a50255d49e6f3e06725065c64c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7741a50255d49e6f3e06725065c64c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af565982fee86c592144ef3dd3b3c2361" name="af565982fee86c592144ef3dd3b3c2361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af565982fee86c592144ef3dd3b3c2361">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c2e15607019f1913b375cad56d99085" name="a3c2e15607019f1913b375cad56d99085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2e15607019f1913b375cad56d99085">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4159986cdc3798bb6245295b53d5ff" name="aea4159986cdc3798bb6245295b53d5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4159986cdc3798bb6245295b53d5ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO44_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO44_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8459a3fad5e7fee38d78ec4c6f9568c2" name="a8459a3fad5e7fee38d78ec4c6f9568c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8459a3fad5e7fee38d78ec4c6f9568c2">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ac656c741f7723f6319f6081395ccdf" name="a9ac656c741f7723f6319f6081395ccdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac656c741f7723f6319f6081395ccdf">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afed893c57a7be8971c90ad54a854a974" name="afed893c57a7be8971c90ad54a854a974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed893c57a7be8971c90ad54a854a974">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68e578b56b92cd117522c237fff76d4d" name="a68e578b56b92cd117522c237fff76d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e578b56b92cd117522c237fff76d4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737660381622456bfe11b71645c3296c" name="a737660381622456bfe11b71645c3296c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737660381622456bfe11b71645c3296c">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47807a1f84f769f49114ee7c5f6b41cb" name="a47807a1f84f769f49114ee7c5f6b41cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47807a1f84f769f49114ee7c5f6b41cb">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4055fc8c50fcfb6b8dd37d934c5d6b35" name="a4055fc8c50fcfb6b8dd37d934c5d6b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4055fc8c50fcfb6b8dd37d934c5d6b35">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebae1ee8578720b81ab03563f23fd6e7" name="aebae1ee8578720b81ab03563f23fd6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebae1ee8578720b81ab03563f23fd6e7">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a169cd84282c22a4befbfd0047c9a1363" name="a169cd84282c22a4befbfd0047c9a1363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169cd84282c22a4befbfd0047c9a1363">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe5627568df7f9ba65894966cdf97707" name="abe5627568df7f9ba65894966cdf97707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5627568df7f9ba65894966cdf97707">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ea4f8f5f144abb588656b24ad75a23" name="a96ea4f8f5f144abb588656b24ad75a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ea4f8f5f144abb588656b24ad75a23">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1d0fda7a3625acb34b73aec79cbd6b9" name="ae1d0fda7a3625acb34b73aec79cbd6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d0fda7a3625acb34b73aec79cbd6b9">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c1c32219d178f289b1447123eb59534" name="a8c1c32219d178f289b1447123eb59534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1c32219d178f289b1447123eb59534">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4027654a070ea7d79778b7fafca8faf5" name="a4027654a070ea7d79778b7fafca8faf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4027654a070ea7d79778b7fafca8faf5">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c71b72d39222c0fcdffce775304325" name="a53c71b72d39222c0fcdffce775304325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c71b72d39222c0fcdffce775304325">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a490de1df381c8bbb8b92777e588c4ce1" name="a490de1df381c8bbb8b92777e588c4ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490de1df381c8bbb8b92777e588c4ce1">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cea3256a54fb1ccc8aeba524366d0e5" name="a9cea3256a54fb1ccc8aeba524366d0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cea3256a54fb1ccc8aeba524366d0e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f11194a7455595020e932f212a4e7c2" name="a1f11194a7455595020e932f212a4e7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f11194a7455595020e932f212a4e7c2">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec3f1d96e724a7cbe484166482942b6" name="a4ec3f1d96e724a7cbe484166482942b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec3f1d96e724a7cbe484166482942b6">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c2c0346a61c56c120e3b787565de89d" name="a5c2c0346a61c56c120e3b787565de89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2c0346a61c56c120e3b787565de89d">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec7b7b182a1a2292d146a6289936a0a" name="a3ec7b7b182a1a2292d146a6289936a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec7b7b182a1a2292d146a6289936a0a">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3438cc395dd03c5be198010719b1c16f" name="a3438cc395dd03c5be198010719b1c16f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3438cc395dd03c5be198010719b1c16f">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d2bbaf141f5cbde44df02394a58f4cc" name="a6d2bbaf141f5cbde44df02394a58f4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d2bbaf141f5cbde44df02394a58f4cc">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a705abee97e676d23fc6c87668fee61" name="a3a705abee97e676d23fc6c87668fee61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a705abee97e676d23fc6c87668fee61">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a400fbd4c51b15ad526577b609e32da6b" name="a400fbd4c51b15ad526577b609e32da6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400fbd4c51b15ad526577b609e32da6b">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5781565c0c823f054c7360f36a6824f2" name="a5781565c0c823f054c7360f36a6824f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5781565c0c823f054c7360f36a6824f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac19271b3ee1270a5d047d29f19e7f5e" name="aac19271b3ee1270a5d047d29f19e7f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac19271b3ee1270a5d047d29f19e7f5e">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac178a49cdfad5d3a7b0177265b4bc117" name="ac178a49cdfad5d3a7b0177265b4bc117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac178a49cdfad5d3a7b0177265b4bc117">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada6819de1a9da32644c8d7562058b10d" name="ada6819de1a9da32644c8d7562058b10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6819de1a9da32644c8d7562058b10d">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935ea104dd3c45da4defaa7ba3a54323" name="a935ea104dd3c45da4defaa7ba3a54323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935ea104dd3c45da4defaa7ba3a54323">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab701ccc4728e71f71741e4806d0e6d05" name="ab701ccc4728e71f71741e4806d0e6d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab701ccc4728e71f71741e4806d0e6d05">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51e338650a0dc940fa2376432cd0170d" name="a51e338650a0dc940fa2376432cd0170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e338650a0dc940fa2376432cd0170d">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8634d90392858f113446afcbb5dc7ac2" name="a8634d90392858f113446afcbb5dc7ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8634d90392858f113446afcbb5dc7ac2">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6879d9e77110b548a7f13981fcd70f4d" name="a6879d9e77110b548a7f13981fcd70f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6879d9e77110b548a7f13981fcd70f4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafbc5fd0eecc2832d9fb0f2f02f937c5" name="aafbc5fd0eecc2832d9fb0f2f02f937c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafbc5fd0eecc2832d9fb0f2f02f937c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0f8b0937675c4dcb67feca5eb301216" name="aa0f8b0937675c4dcb67feca5eb301216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f8b0937675c4dcb67feca5eb301216">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1aecd6183cc6e4e1c2e72d2b05d1330" name="af1aecd6183cc6e4e1c2e72d2b05d1330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1aecd6183cc6e4e1c2e72d2b05d1330">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e1dc8353f4022fa4cbeaf4671bd209" name="a71e1dc8353f4022fa4cbeaf4671bd209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e1dc8353f4022fa4cbeaf4671bd209">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dca5a42598c2ede7cca0d7ae2d69c3c" name="a4dca5a42598c2ede7cca0d7ae2d69c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dca5a42598c2ede7cca0d7ae2d69c3c">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fa090d21bdd89dd3e6b90aac3e3d5f3" name="a1fa090d21bdd89dd3e6b90aac3e3d5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa090d21bdd89dd3e6b90aac3e3d5f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fcefbe7720ba9b4bcb5a2b5956cd440" name="a5fcefbe7720ba9b4bcb5a2b5956cd440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fcefbe7720ba9b4bcb5a2b5956cd440">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b089798c2dbaf53828e5e139658a424" name="a8b089798c2dbaf53828e5e139658a424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b089798c2dbaf53828e5e139658a424">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96428315ac8807b00acc49213356e436" name="a96428315ac8807b00acc49213356e436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96428315ac8807b00acc49213356e436">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdd6439a97b20fc40efabe2585360658" name="abdd6439a97b20fc40efabe2585360658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd6439a97b20fc40efabe2585360658">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e76a4a5408168144235777ba1cb8dce" name="a3e76a4a5408168144235777ba1cb8dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e76a4a5408168144235777ba1cb8dce">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c9dce0181e8f2458eba933d9d1267cf" name="a2c9dce0181e8f2458eba933d9d1267cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9dce0181e8f2458eba933d9d1267cf">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7509f64fee26b853d21b1bf31147ad28" name="a7509f64fee26b853d21b1bf31147ad28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7509f64fee26b853d21b1bf31147ad28">&#9670;&#160;</a></span>PADS_BANK0_GPIO45_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO45_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af947a611dd8114a080ce69342f3f786c" name="af947a611dd8114a080ce69342f3f786c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af947a611dd8114a080ce69342f3f786c">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ba48aaa30a6dcc92466541e35aa4ec8" name="a2ba48aaa30a6dcc92466541e35aa4ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba48aaa30a6dcc92466541e35aa4ec8">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56b1886e38165f2f4b7980fd4bba9492" name="a56b1886e38165f2f4b7980fd4bba9492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b1886e38165f2f4b7980fd4bba9492">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b1340e2d26412d130c80c796414949d" name="a0b1340e2d26412d130c80c796414949d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1340e2d26412d130c80c796414949d">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af922180d7d6a8cc9b0d6c8edee9f26c5" name="af922180d7d6a8cc9b0d6c8edee9f26c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af922180d7d6a8cc9b0d6c8edee9f26c5">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a010463e435edfcec870ac979dbb46e7b" name="a010463e435edfcec870ac979dbb46e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010463e435edfcec870ac979dbb46e7b">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06134cd47d321f129c344bbb35ce7318" name="a06134cd47d321f129c344bbb35ce7318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06134cd47d321f129c344bbb35ce7318">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66844e515fb6610e2b625a0a56a6d5a5" name="a66844e515fb6610e2b625a0a56a6d5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66844e515fb6610e2b625a0a56a6d5a5">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a47149bfae387aae86ccbd36aa2403d" name="a1a47149bfae387aae86ccbd36aa2403d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a47149bfae387aae86ccbd36aa2403d">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3929f70cfc60211811b08e28fea5e65" name="af3929f70cfc60211811b08e28fea5e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3929f70cfc60211811b08e28fea5e65">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66a6cd4282c35e97543522f144e4643c" name="a66a6cd4282c35e97543522f144e4643c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a6cd4282c35e97543522f144e4643c">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa52a8092d63f32f882f671e80a4e0ca" name="afa52a8092d63f32f882f671e80a4e0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa52a8092d63f32f882f671e80a4e0ca">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a178a8d128bbe526860d1cc6b294bdc98" name="a178a8d128bbe526860d1cc6b294bdc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178a8d128bbe526860d1cc6b294bdc98">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed1a61f596b5c6f785f63ea4c16fa852" name="aed1a61f596b5c6f785f63ea4c16fa852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed1a61f596b5c6f785f63ea4c16fa852">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7af65325d13fce11b79e1f8ae93c6af9" name="a7af65325d13fce11b79e1f8ae93c6af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af65325d13fce11b79e1f8ae93c6af9">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7fdf27493e39c83ef36861cbfbd0c70" name="ac7fdf27493e39c83ef36861cbfbd0c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7fdf27493e39c83ef36861cbfbd0c70">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86edd8a2b731626fcb8e9995436ce960" name="a86edd8a2b731626fcb8e9995436ce960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86edd8a2b731626fcb8e9995436ce960">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39af735a0669712a896584530ab5e30e" name="a39af735a0669712a896584530ab5e30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39af735a0669712a896584530ab5e30e">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0371bac58a375b76e97e842b596a7a77" name="a0371bac58a375b76e97e842b596a7a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0371bac58a375b76e97e842b596a7a77">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71526bd7b2aa824029666d011414316e" name="a71526bd7b2aa824029666d011414316e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71526bd7b2aa824029666d011414316e">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd911ecdcb46b53563b52559bc7fd23b" name="afd911ecdcb46b53563b52559bc7fd23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd911ecdcb46b53563b52559bc7fd23b">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bb9f79af7e1783bb3cd92d919c057df" name="a2bb9f79af7e1783bb3cd92d919c057df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb9f79af7e1783bb3cd92d919c057df">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757d38a419936fc7c3a3975db70c75b3" name="a757d38a419936fc7c3a3975db70c75b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757d38a419936fc7c3a3975db70c75b3">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cf2ddf4e3a61bc9624f57d445541f3a" name="a3cf2ddf4e3a61bc9624f57d445541f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf2ddf4e3a61bc9624f57d445541f3a">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31db720786d5b034ee5b482599c4b922" name="a31db720786d5b034ee5b482599c4b922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31db720786d5b034ee5b482599c4b922">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4221f008d5e8b1487571d43a01f2c3a2" name="a4221f008d5e8b1487571d43a01f2c3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4221f008d5e8b1487571d43a01f2c3a2">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad16faf55023d7fea4f6990ad4784bcb" name="aad16faf55023d7fea4f6990ad4784bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad16faf55023d7fea4f6990ad4784bcb">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7e06a9543b7a65c22401a1eddb91a02" name="ad7e06a9543b7a65c22401a1eddb91a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e06a9543b7a65c22401a1eddb91a02">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34ae97a7bfac4759f8ae714386260392" name="a34ae97a7bfac4759f8ae714386260392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34ae97a7bfac4759f8ae714386260392">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c0c389d598a4f86277199aea4cadd5" name="aa2c0c389d598a4f86277199aea4cadd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c0c389d598a4f86277199aea4cadd5">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff9b24b7ac2a46b24aa94ab7a0429d10" name="aff9b24b7ac2a46b24aa94ab7a0429d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff9b24b7ac2a46b24aa94ab7a0429d10">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afecb4ae63ae505b7e2fbd008e42db3c1" name="afecb4ae63ae505b7e2fbd008e42db3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afecb4ae63ae505b7e2fbd008e42db3c1">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa30054f893dc04289dc0abdb4d7f3bcb" name="aa30054f893dc04289dc0abdb4d7f3bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30054f893dc04289dc0abdb4d7f3bcb">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe6e812fda667e844b8c320cb539dec" name="a1fe6e812fda667e844b8c320cb539dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe6e812fda667e844b8c320cb539dec">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9e05d6e3c19c83e660944a3aea8979a" name="aa9e05d6e3c19c83e660944a3aea8979a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e05d6e3c19c83e660944a3aea8979a">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85173c32f9ad80c06a73839d09293c23" name="a85173c32f9ad80c06a73839d09293c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85173c32f9ad80c06a73839d09293c23">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49d38bba7afd9acba19cc7eff1d7892d" name="a49d38bba7afd9acba19cc7eff1d7892d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d38bba7afd9acba19cc7eff1d7892d">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79b0b759e247894cb2656021c7f1a64a" name="a79b0b759e247894cb2656021c7f1a64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b0b759e247894cb2656021c7f1a64a">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7378a00cc227cf69cf9dd5943f922df2" name="a7378a00cc227cf69cf9dd5943f922df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7378a00cc227cf69cf9dd5943f922df2">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a570a968044e1d2536f7335f38ce09f1f" name="a570a968044e1d2536f7335f38ce09f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570a968044e1d2536f7335f38ce09f1f">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a245fc444e9de6a0d708706a58fb3be1d" name="a245fc444e9de6a0d708706a58fb3be1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245fc444e9de6a0d708706a58fb3be1d">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53fcd41f58314df09568a3960f76f545" name="a53fcd41f58314df09568a3960f76f545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fcd41f58314df09568a3960f76f545">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b8343119cc215fd62cf10af7dcfafc" name="af0b8343119cc215fd62cf10af7dcfafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b8343119cc215fd62cf10af7dcfafc">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fd801bed4466ddbe6fac6ab824ebdce" name="a9fd801bed4466ddbe6fac6ab824ebdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd801bed4466ddbe6fac6ab824ebdce">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c246ce59c761c326bcb5e80e152904c" name="a0c246ce59c761c326bcb5e80e152904c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c246ce59c761c326bcb5e80e152904c">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5848c0e955d2b1ac40ad83e3e14b0660" name="a5848c0e955d2b1ac40ad83e3e14b0660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5848c0e955d2b1ac40ad83e3e14b0660">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a307a81583f5f9f23628ed3a855a2c83d" name="a307a81583f5f9f23628ed3a855a2c83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307a81583f5f9f23628ed3a855a2c83d">&#9670;&#160;</a></span>PADS_BANK0_GPIO46_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO46_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ac0527ec99884049efa0c5d8d30304c" name="a7ac0527ec99884049efa0c5d8d30304c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac0527ec99884049efa0c5d8d30304c">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb98ad517271631a61a7d119e8ece07" name="aabb98ad517271631a61a7d119e8ece07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb98ad517271631a61a7d119e8ece07">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04131590ef82211ba554b3a41ef57074" name="a04131590ef82211ba554b3a41ef57074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04131590ef82211ba554b3a41ef57074">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac67a3093dda77811b665cf487cac9aca" name="ac67a3093dda77811b665cf487cac9aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67a3093dda77811b665cf487cac9aca">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72e69cc5d84ea0a7a019cd16f0556614" name="a72e69cc5d84ea0a7a019cd16f0556614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e69cc5d84ea0a7a019cd16f0556614">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c114c863e50f8a0a557848ccaffe3f7" name="a9c114c863e50f8a0a557848ccaffe3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c114c863e50f8a0a557848ccaffe3f7">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2011a44445811bd844257da12e5cbb41" name="a2011a44445811bd844257da12e5cbb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2011a44445811bd844257da12e5cbb41">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5165ca639955d2fbe8e703462f947ac0" name="a5165ca639955d2fbe8e703462f947ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5165ca639955d2fbe8e703462f947ac0">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace18dc4a5d0caafeebfcc0bcf284a690" name="ace18dc4a5d0caafeebfcc0bcf284a690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace18dc4a5d0caafeebfcc0bcf284a690">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81ef47d525e0c985037320ec0f86189d" name="a81ef47d525e0c985037320ec0f86189d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ef47d525e0c985037320ec0f86189d">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86be32bd0007f8ef4d540509fbe6ddd6" name="a86be32bd0007f8ef4d540509fbe6ddd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86be32bd0007f8ef4d540509fbe6ddd6">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e49f6b597c57116918d99382881bbcc" name="a9e49f6b597c57116918d99382881bbcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e49f6b597c57116918d99382881bbcc">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdca99ad07f3b2feacfff9124a7d037c" name="afdca99ad07f3b2feacfff9124a7d037c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdca99ad07f3b2feacfff9124a7d037c">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6cab00573ce099a40400d27fc39492b" name="ae6cab00573ce099a40400d27fc39492b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6cab00573ce099a40400d27fc39492b">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8e950fd34c64dc32bbb604cad925a97" name="af8e950fd34c64dc32bbb604cad925a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e950fd34c64dc32bbb604cad925a97">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9f5b5a5ae6430951c9825581f88eb2" name="a9c9f5b5a5ae6430951c9825581f88eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9f5b5a5ae6430951c9825581f88eb2">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4575644befe101739124115d67442f" name="a3c4575644befe101739124115d67442f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4575644befe101739124115d67442f">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a970edec7a26a274a0870965c3e86f343" name="a970edec7a26a274a0870965c3e86f343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970edec7a26a274a0870965c3e86f343">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace51d1a265b76c3f2ed0f289215b659b" name="ace51d1a265b76c3f2ed0f289215b659b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace51d1a265b76c3f2ed0f289215b659b">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a400e93d054af8fd1b7649f4a75ff3d84" name="a400e93d054af8fd1b7649f4a75ff3d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400e93d054af8fd1b7649f4a75ff3d84">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648fa5b3346ec409675109ec013b57c0" name="a648fa5b3346ec409675109ec013b57c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648fa5b3346ec409675109ec013b57c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afab1eec489606a06718c6faba6725163" name="afab1eec489606a06718c6faba6725163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab1eec489606a06718c6faba6725163">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43d1daa0020acb7c3fd6184d84d75341" name="a43d1daa0020acb7c3fd6184d84d75341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d1daa0020acb7c3fd6184d84d75341">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf52ff43461ffa01680a8cc991590640" name="aaf52ff43461ffa01680a8cc991590640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf52ff43461ffa01680a8cc991590640">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a847f69c6f65639248b8985f9c30dd790" name="a847f69c6f65639248b8985f9c30dd790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847f69c6f65639248b8985f9c30dd790">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf2a51dce84691025a2be8c00735bcc" name="a4cf2a51dce84691025a2be8c00735bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf2a51dce84691025a2be8c00735bcc">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef46306871c06a33570afb1d5c96d643" name="aef46306871c06a33570afb1d5c96d643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef46306871c06a33570afb1d5c96d643">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81bd4cd5c94c59565c9026e15b5e218e" name="a81bd4cd5c94c59565c9026e15b5e218e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bd4cd5c94c59565c9026e15b5e218e">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bca264b24cb565e1ca2f0eb2d469704" name="a1bca264b24cb565e1ca2f0eb2d469704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bca264b24cb565e1ca2f0eb2d469704">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a825fb30663c6265790461a701f24bb43" name="a825fb30663c6265790461a701f24bb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825fb30663c6265790461a701f24bb43">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cc7e602bfbeded530bbb6cdda2c2cff" name="a6cc7e602bfbeded530bbb6cdda2c2cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc7e602bfbeded530bbb6cdda2c2cff">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e7430a8d879e1c6e44003742790598a" name="a7e7430a8d879e1c6e44003742790598a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e7430a8d879e1c6e44003742790598a">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00b1ce0689fd97bf6f6371b625887a90" name="a00b1ce0689fd97bf6f6371b625887a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b1ce0689fd97bf6f6371b625887a90">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e531e612b4898d90cd1acdc9301db9d" name="a9e531e612b4898d90cd1acdc9301db9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e531e612b4898d90cd1acdc9301db9d">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8df257b632386e75527255f87f05bec7" name="a8df257b632386e75527255f87f05bec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df257b632386e75527255f87f05bec7">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49df4008096045daf7ef4f6d45b88ad5" name="a49df4008096045daf7ef4f6d45b88ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49df4008096045daf7ef4f6d45b88ad5">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98972ce1a03fffe49f6fac65d4ce23cb" name="a98972ce1a03fffe49f6fac65d4ce23cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98972ce1a03fffe49f6fac65d4ce23cb">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4510e03991d4d7e333525d9c1217989" name="af4510e03991d4d7e333525d9c1217989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4510e03991d4d7e333525d9c1217989">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05dbe222fff7df9bec3cfb5daf26faf9" name="a05dbe222fff7df9bec3cfb5daf26faf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05dbe222fff7df9bec3cfb5daf26faf9">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20062118507b2d8de1173eb23d760b65" name="a20062118507b2d8de1173eb23d760b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20062118507b2d8de1173eb23d760b65">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f8cecb46ae94f066c915b28d92a216f" name="a4f8cecb46ae94f066c915b28d92a216f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8cecb46ae94f066c915b28d92a216f">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e24815bb6832e1bc4bebe922b89af6" name="ae2e24815bb6832e1bc4bebe922b89af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e24815bb6832e1bc4bebe922b89af6">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85595a30288db50fc677ce9633242cbd" name="a85595a30288db50fc677ce9633242cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85595a30288db50fc677ce9633242cbd">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4104955e6a042d4fd8eab68e3f55166c" name="a4104955e6a042d4fd8eab68e3f55166c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4104955e6a042d4fd8eab68e3f55166c">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a525cb05bd1920eb10f039fd0b341df14" name="a525cb05bd1920eb10f039fd0b341df14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525cb05bd1920eb10f039fd0b341df14">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9c647498118baaf22d4fc02da480e3b" name="ad9c647498118baaf22d4fc02da480e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c647498118baaf22d4fc02da480e3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1407967d900b7b4cb265804b346ad0e" name="ac1407967d900b7b4cb265804b346ad0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1407967d900b7b4cb265804b346ad0e">&#9670;&#160;</a></span>PADS_BANK0_GPIO47_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO47_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ddfc405fde0350c48be3169f7a3f24" name="a49ddfc405fde0350c48be3169f7a3f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ddfc405fde0350c48be3169f7a3f24">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c2d366b864d155005544da673e01c18" name="a5c2d366b864d155005544da673e01c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2d366b864d155005544da673e01c18">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9714d2ceba4ebb925aa2ef7c6958af34" name="a9714d2ceba4ebb925aa2ef7c6958af34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9714d2ceba4ebb925aa2ef7c6958af34">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff302d8592c46a0d4f4030a053f22392" name="aff302d8592c46a0d4f4030a053f22392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff302d8592c46a0d4f4030a053f22392">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85826ef413ba0125d698a166ef03457e" name="a85826ef413ba0125d698a166ef03457e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85826ef413ba0125d698a166ef03457e">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda39272b1f37bfebb33e0e55787812f" name="afda39272b1f37bfebb33e0e55787812f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda39272b1f37bfebb33e0e55787812f">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d0be94a766ba708b22e2a4a2d69b064" name="a5d0be94a766ba708b22e2a4a2d69b064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0be94a766ba708b22e2a4a2d69b064">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4590314cb9330fff334d46d5aaaa75" name="a8f4590314cb9330fff334d46d5aaaa75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4590314cb9330fff334d46d5aaaa75">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f8839d189db99c4faf25940fd9b7e84" name="a1f8839d189db99c4faf25940fd9b7e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8839d189db99c4faf25940fd9b7e84">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafdc3351374adf35eff1c46d754313f1" name="aafdc3351374adf35eff1c46d754313f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdc3351374adf35eff1c46d754313f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091416b3cf0f16b2f6f7cf99e14c8eae" name="a091416b3cf0f16b2f6f7cf99e14c8eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091416b3cf0f16b2f6f7cf99e14c8eae">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0169e43c25ff8a230bfad08ce79dd10b" name="a0169e43c25ff8a230bfad08ce79dd10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0169e43c25ff8a230bfad08ce79dd10b">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae312a4edb09dc9967817573b9a6098ea" name="ae312a4edb09dc9967817573b9a6098ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae312a4edb09dc9967817573b9a6098ea">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5265ac5b84db3884685413054fdbea4" name="ae5265ac5b84db3884685413054fdbea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5265ac5b84db3884685413054fdbea4">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd06e6f71b26b8491f6d90d4a9d38676" name="acd06e6f71b26b8491f6d90d4a9d38676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd06e6f71b26b8491f6d90d4a9d38676">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4a0360da85c222d22a7d664ece212ec" name="ae4a0360da85c222d22a7d664ece212ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a0360da85c222d22a7d664ece212ec">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a709549e9b4a019b1242e87831306a2" name="a4a709549e9b4a019b1242e87831306a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a709549e9b4a019b1242e87831306a2">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9260168a31091c6a8c37ab0e026a6b58" name="a9260168a31091c6a8c37ab0e026a6b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9260168a31091c6a8c37ab0e026a6b58">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b9384eb5436961fa8ee7e669a4c0e5" name="a22b9384eb5436961fa8ee7e669a4c0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b9384eb5436961fa8ee7e669a4c0e5">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358e55e931d3136b0a74fedcac2568ef" name="a358e55e931d3136b0a74fedcac2568ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358e55e931d3136b0a74fedcac2568ef">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21bdde93b912568da16aead9f127b41e" name="a21bdde93b912568da16aead9f127b41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21bdde93b912568da16aead9f127b41e">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a610f3b390bf3889f26162e16d0c7bc52" name="a610f3b390bf3889f26162e16d0c7bc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610f3b390bf3889f26162e16d0c7bc52">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c747a34a6ad271b7620561feecc72a7" name="a6c747a34a6ad271b7620561feecc72a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c747a34a6ad271b7620561feecc72a7">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af458d1b05806985c14dcda7ab1f815bc" name="af458d1b05806985c14dcda7ab1f815bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af458d1b05806985c14dcda7ab1f815bc">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21e02b6f0ea05647b8899b8786c7eab8" name="a21e02b6f0ea05647b8899b8786c7eab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e02b6f0ea05647b8899b8786c7eab8">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a065eb575b582cc2af1c5f3859b8dffda" name="a065eb575b582cc2af1c5f3859b8dffda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a065eb575b582cc2af1c5f3859b8dffda">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79210c3606e0d670c4ac949eee61f96e" name="a79210c3606e0d670c4ac949eee61f96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79210c3606e0d670c4ac949eee61f96e">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a416ee75e4cce9829c74f9da955fcf33a" name="a416ee75e4cce9829c74f9da955fcf33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416ee75e4cce9829c74f9da955fcf33a">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f5724193b6dd91fa13376980b4ff718" name="a7f5724193b6dd91fa13376980b4ff718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5724193b6dd91fa13376980b4ff718">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1ca3b84a30508c2fbf8450535b70d4a" name="ac1ca3b84a30508c2fbf8450535b70d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ca3b84a30508c2fbf8450535b70d4a">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa590df41203d5f1562b8f47db40bb6" name="a7aa590df41203d5f1562b8f47db40bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa590df41203d5f1562b8f47db40bb6">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa143f204715328537aac1be8f1e4c1e2" name="aa143f204715328537aac1be8f1e4c1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa143f204715328537aac1be8f1e4c1e2">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a686748728887e2800ff8e30688520a4b" name="a686748728887e2800ff8e30688520a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686748728887e2800ff8e30688520a4b">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f7a923f2d8fdcd79876fe5cc3128525" name="a9f7a923f2d8fdcd79876fe5cc3128525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7a923f2d8fdcd79876fe5cc3128525">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a266b0544b79e1bfc7ae3a6a841f6793e" name="a266b0544b79e1bfc7ae3a6a841f6793e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266b0544b79e1bfc7ae3a6a841f6793e">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2deabe9888c3127329f02984eb3ff512" name="a2deabe9888c3127329f02984eb3ff512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2deabe9888c3127329f02984eb3ff512">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a123b21802603ef45fe37adc5aca90f55" name="a123b21802603ef45fe37adc5aca90f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123b21802603ef45fe37adc5aca90f55">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad25de768a25b619538dfaa5b862c7a14" name="ad25de768a25b619538dfaa5b862c7a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25de768a25b619538dfaa5b862c7a14">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a209dfdb1c42fe1fa2fe75f9e98542a26" name="a209dfdb1c42fe1fa2fe75f9e98542a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209dfdb1c42fe1fa2fe75f9e98542a26">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3525a406267955f15d420e506e363525" name="a3525a406267955f15d420e506e363525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3525a406267955f15d420e506e363525">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3fb5d7173feda5dbbf547f2af101b8d" name="af3fb5d7173feda5dbbf547f2af101b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fb5d7173feda5dbbf547f2af101b8d">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b03cc5db114cd9b51c678911c832f3e" name="a2b03cc5db114cd9b51c678911c832f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b03cc5db114cd9b51c678911c832f3e">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a200ad31396f65d8c665bae58751e0d18" name="a200ad31396f65d8c665bae58751e0d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200ad31396f65d8c665bae58751e0d18">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46e06dfeefb5c607003bbb14aa97a729" name="a46e06dfeefb5c607003bbb14aa97a729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e06dfeefb5c607003bbb14aa97a729">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfc616b337e982196fbaabd54bf7da9f" name="abfc616b337e982196fbaabd54bf7da9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc616b337e982196fbaabd54bf7da9f">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fbbd68c3670f365f52b32757ed52375" name="a6fbbd68c3670f365f52b32757ed52375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fbbd68c3670f365f52b32757ed52375">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f6b77f0b67391b0af06b22f8d815c18" name="a8f6b77f0b67391b0af06b22f8d815c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6b77f0b67391b0af06b22f8d815c18">&#9670;&#160;</a></span>PADS_BANK0_GPIO4_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO4_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76f77d288ea452b78ed3a3cbbcb9c1bf" name="a76f77d288ea452b78ed3a3cbbcb9c1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f77d288ea452b78ed3a3cbbcb9c1bf">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2b1b09411dc2f4bd39d8471db5a34c" name="abc2b1b09411dc2f4bd39d8471db5a34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2b1b09411dc2f4bd39d8471db5a34c">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1a70cc3132da8ca3ef4b4b7ea1b63d9" name="ad1a70cc3132da8ca3ef4b4b7ea1b63d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a70cc3132da8ca3ef4b4b7ea1b63d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ba4a7844ce26378085e4ba9c0ace91c" name="a4ba4a7844ce26378085e4ba9c0ace91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ba4a7844ce26378085e4ba9c0ace91c">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6b0d678b7aa1526bdf512acceccc6d6" name="aa6b0d678b7aa1526bdf512acceccc6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b0d678b7aa1526bdf512acceccc6d6">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0c017ce5644d87d3a7b9135230e11b" name="abf0c017ce5644d87d3a7b9135230e11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0c017ce5644d87d3a7b9135230e11b">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8558df44ef4003e15d091a49e0ebef7" name="ab8558df44ef4003e15d091a49e0ebef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8558df44ef4003e15d091a49e0ebef7">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83920e24d9fccf1debb3801641176c04" name="a83920e24d9fccf1debb3801641176c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83920e24d9fccf1debb3801641176c04">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8a0238d49dabfb6f4e7f89cb055e646" name="ac8a0238d49dabfb6f4e7f89cb055e646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a0238d49dabfb6f4e7f89cb055e646">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b7da7141a2324c23264f87979365316" name="a6b7da7141a2324c23264f87979365316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b7da7141a2324c23264f87979365316">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa12ae83dca72e8475e95ac84e98d1e2" name="afa12ae83dca72e8475e95ac84e98d1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa12ae83dca72e8475e95ac84e98d1e2">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d78babe4b9244579a5e2543cf470143" name="a9d78babe4b9244579a5e2543cf470143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d78babe4b9244579a5e2543cf470143">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3a70b7da5b54135cd4b5b2da85fa295" name="ab3a70b7da5b54135cd4b5b2da85fa295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a70b7da5b54135cd4b5b2da85fa295">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36a6a205a4a2bbba5b36a45c64752218" name="a36a6a205a4a2bbba5b36a45c64752218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a6a205a4a2bbba5b36a45c64752218">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dc883e077d55e608dec91bef6ad1d33" name="a0dc883e077d55e608dec91bef6ad1d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc883e077d55e608dec91bef6ad1d33">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a97759a0ad806eae611f6c5f5f63c3d" name="a9a97759a0ad806eae611f6c5f5f63c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a97759a0ad806eae611f6c5f5f63c3d">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab339f8a096c8027c03bddc286b27fc97" name="ab339f8a096c8027c03bddc286b27fc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab339f8a096c8027c03bddc286b27fc97">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5246367ec1077232ef70d503e491a89e" name="a5246367ec1077232ef70d503e491a89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5246367ec1077232ef70d503e491a89e">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae084c8846da56d4382ace5cc0796f70e" name="ae084c8846da56d4382ace5cc0796f70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae084c8846da56d4382ace5cc0796f70e">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3992a8d11034eb2d4384bcd62ad598b2" name="a3992a8d11034eb2d4384bcd62ad598b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3992a8d11034eb2d4384bcd62ad598b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6b14bee7bb3a07dbfd286cb32684c7" name="adf6b14bee7bb3a07dbfd286cb32684c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6b14bee7bb3a07dbfd286cb32684c7">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e37b520e693ad4b3ae3bb08b4e0051e" name="a6e37b520e693ad4b3ae3bb08b4e0051e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e37b520e693ad4b3ae3bb08b4e0051e">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1bcf09a17c9f95dccc98745f8a79992" name="ae1bcf09a17c9f95dccc98745f8a79992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bcf09a17c9f95dccc98745f8a79992">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93b8b3f15f0a46c43805e02a970a339d" name="a93b8b3f15f0a46c43805e02a970a339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b8b3f15f0a46c43805e02a970a339d">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a333043a4831b9e26eceadf08cebc52" name="a3a333043a4831b9e26eceadf08cebc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a333043a4831b9e26eceadf08cebc52">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2044f6608bcdaea5b3d40af32758086b" name="a2044f6608bcdaea5b3d40af32758086b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f6608bcdaea5b3d40af32758086b">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bdd193f420a018edd99543cf264b1d4" name="a6bdd193f420a018edd99543cf264b1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bdd193f420a018edd99543cf264b1d4">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c6bcfdab5797def186bd06196cad09" name="ab3c6bcfdab5797def186bd06196cad09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c6bcfdab5797def186bd06196cad09">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc25c2bccfc9abd79fd7283dffed4d9f" name="abc25c2bccfc9abd79fd7283dffed4d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc25c2bccfc9abd79fd7283dffed4d9f">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae1b0c0f627a8d0d6b78d48f78fa7522" name="aae1b0c0f627a8d0d6b78d48f78fa7522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1b0c0f627a8d0d6b78d48f78fa7522">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3c1fa472c9f6c68e8b987e8c18a46d0" name="ae3c1fa472c9f6c68e8b987e8c18a46d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c1fa472c9f6c68e8b987e8c18a46d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bd247c211962177ae02fd7a471f1c51" name="a3bd247c211962177ae02fd7a471f1c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd247c211962177ae02fd7a471f1c51">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d4c25bede731431127aa909da546334" name="a5d4c25bede731431127aa909da546334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4c25bede731431127aa909da546334">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac950eb26fa0897c06d92e7f73757c544" name="ac950eb26fa0897c06d92e7f73757c544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac950eb26fa0897c06d92e7f73757c544">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ece2c34bb78000f9e0e958365943569" name="a0ece2c34bb78000f9e0e958365943569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ece2c34bb78000f9e0e958365943569">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af85993a8ed1edacbcc41d77c8cfb768a" name="af85993a8ed1edacbcc41d77c8cfb768a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85993a8ed1edacbcc41d77c8cfb768a">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c450b6059d82a1d40e6d7347f17f93" name="ae0c450b6059d82a1d40e6d7347f17f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c450b6059d82a1d40e6d7347f17f93">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb25de3a85b591ddf44c3747d2b8b25" name="a3fb25de3a85b591ddf44c3747d2b8b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb25de3a85b591ddf44c3747d2b8b25">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a017af6feedf1bc2028437d689827f2" name="a6a017af6feedf1bc2028437d689827f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a017af6feedf1bc2028437d689827f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba17216de17d8120dddf5358c9daa1f1" name="aba17216de17d8120dddf5358c9daa1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba17216de17d8120dddf5358c9daa1f1">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34638c5ed90d8f4032e4e72389db5bac" name="a34638c5ed90d8f4032e4e72389db5bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34638c5ed90d8f4032e4e72389db5bac">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aef0b5bdcb13dc215fb3c5496d554ff" name="a3aef0b5bdcb13dc215fb3c5496d554ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aef0b5bdcb13dc215fb3c5496d554ff">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4deb2f15757a854d540826d3bec5dc0f" name="a4deb2f15757a854d540826d3bec5dc0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deb2f15757a854d540826d3bec5dc0f">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac204c5a8ac396292702682d77ff67bf5" name="ac204c5a8ac396292702682d77ff67bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac204c5a8ac396292702682d77ff67bf5">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed96c9bad42c676e5ada337fea3c2584" name="aed96c9bad42c676e5ada337fea3c2584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed96c9bad42c676e5ada337fea3c2584">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f5707d5fc88a75a738c261008f15ea" name="a28f5707d5fc88a75a738c261008f15ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f5707d5fc88a75a738c261008f15ea">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ed93283580797719bba1dcb564df3a" name="a49ed93283580797719bba1dcb564df3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ed93283580797719bba1dcb564df3a">&#9670;&#160;</a></span>PADS_BANK0_GPIO5_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO5_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e7ec2512551eef1b3e236247b16053" name="a19e7ec2512551eef1b3e236247b16053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e7ec2512551eef1b3e236247b16053">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc1db171b00536721516f81668bda6e" name="a6fc1db171b00536721516f81668bda6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc1db171b00536721516f81668bda6e">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef5689fd4d013397d47bdbf9a079994b" name="aef5689fd4d013397d47bdbf9a079994b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5689fd4d013397d47bdbf9a079994b">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec02f7dab5af3b66276b1a1578e50b2" name="a0ec02f7dab5af3b66276b1a1578e50b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec02f7dab5af3b66276b1a1578e50b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab761003f93015f49541087255e8a5101" name="ab761003f93015f49541087255e8a5101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab761003f93015f49541087255e8a5101">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad742d0ccf9df92d83da326d807438cca" name="ad742d0ccf9df92d83da326d807438cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad742d0ccf9df92d83da326d807438cca">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af01f292166ee4f97abd9b83be38cc0b2" name="af01f292166ee4f97abd9b83be38cc0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01f292166ee4f97abd9b83be38cc0b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ff76cdb10f9153b1a94b1592a52fe5" name="ac6ff76cdb10f9153b1a94b1592a52fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ff76cdb10f9153b1a94b1592a52fe5">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d21b270b79f18945c1ffae3e6c97325" name="a1d21b270b79f18945c1ffae3e6c97325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d21b270b79f18945c1ffae3e6c97325">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adea59ad9175631e7ec4010db1708ff25" name="adea59ad9175631e7ec4010db1708ff25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea59ad9175631e7ec4010db1708ff25">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e8fbb1d10d1b194514cb0a9241ca29f" name="a8e8fbb1d10d1b194514cb0a9241ca29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8fbb1d10d1b194514cb0a9241ca29f">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97aa09c7dd69a716c2906d99e11a1a31" name="a97aa09c7dd69a716c2906d99e11a1a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97aa09c7dd69a716c2906d99e11a1a31">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad363242df4c2c90da2cdb926903eb74f" name="ad363242df4c2c90da2cdb926903eb74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad363242df4c2c90da2cdb926903eb74f">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a589ffe25cb7d01ca0a9aef0dfeec81d2" name="a589ffe25cb7d01ca0a9aef0dfeec81d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589ffe25cb7d01ca0a9aef0dfeec81d2">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e4824f4c3d2344051d7a0a6312761f2" name="a9e4824f4c3d2344051d7a0a6312761f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4824f4c3d2344051d7a0a6312761f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9ec2beff0ffc1ebc597d898f835e7d2" name="aa9ec2beff0ffc1ebc597d898f835e7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ec2beff0ffc1ebc597d898f835e7d2">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a835a137d5e7043432426c6c7a2646a4c" name="a835a137d5e7043432426c6c7a2646a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835a137d5e7043432426c6c7a2646a4c">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c70bdd363e96fb76550b64c6d23b66e" name="a4c70bdd363e96fb76550b64c6d23b66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c70bdd363e96fb76550b64c6d23b66e">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d84a41f05e41320ed3cba58e490d269" name="a2d84a41f05e41320ed3cba58e490d269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d84a41f05e41320ed3cba58e490d269">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e2bf3ff265766415125b9b6d12a70f" name="af0e2bf3ff265766415125b9b6d12a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e2bf3ff265766415125b9b6d12a70f">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfa768553596db7e742991e3cb8699fc" name="adfa768553596db7e742991e3cb8699fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa768553596db7e742991e3cb8699fc">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8b4dee185ad40381f23b336fca68252" name="ad8b4dee185ad40381f23b336fca68252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b4dee185ad40381f23b336fca68252">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66047a02c50f1fdb3c254a3d0d048214" name="a66047a02c50f1fdb3c254a3d0d048214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66047a02c50f1fdb3c254a3d0d048214">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a895beb90f93c8afe913d8c315140f365" name="a895beb90f93c8afe913d8c315140f365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895beb90f93c8afe913d8c315140f365">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd4aa82f3c5e09932f4a7475722e6fd8" name="afd4aa82f3c5e09932f4a7475722e6fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4aa82f3c5e09932f4a7475722e6fd8">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acee7a96635e9ab90d56d1882306e3c3b" name="acee7a96635e9ab90d56d1882306e3c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee7a96635e9ab90d56d1882306e3c3b">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a241731755720c32fe99f4ab04d31cefd" name="a241731755720c32fe99f4ab04d31cefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241731755720c32fe99f4ab04d31cefd">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15416e290bb976717adea155c196de8f" name="a15416e290bb976717adea155c196de8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15416e290bb976717adea155c196de8f">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f7fef41c94c7fd325bbe3c90770fea6" name="a8f7fef41c94c7fd325bbe3c90770fea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7fef41c94c7fd325bbe3c90770fea6">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2f7bbf4e9bcbd4763d957a676413d44" name="ab2f7bbf4e9bcbd4763d957a676413d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f7bbf4e9bcbd4763d957a676413d44">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ecef6c7fe088550441a80c657b4203" name="a92ecef6c7fe088550441a80c657b4203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ecef6c7fe088550441a80c657b4203">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec031bba65a7eea514621b34b2224621" name="aec031bba65a7eea514621b34b2224621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec031bba65a7eea514621b34b2224621">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d183fa540a925ad06a61ee47de47063" name="a5d183fa540a925ad06a61ee47de47063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d183fa540a925ad06a61ee47de47063">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a342fb3ef6dae12bf8256e6df2e6645c0" name="a342fb3ef6dae12bf8256e6df2e6645c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342fb3ef6dae12bf8256e6df2e6645c0">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e3475281dece8daa7f6cf6ffe562ae" name="af2e3475281dece8daa7f6cf6ffe562ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e3475281dece8daa7f6cf6ffe562ae">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45f61e479ffbab5fda466054752cbd3f" name="a45f61e479ffbab5fda466054752cbd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f61e479ffbab5fda466054752cbd3f">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ec08aaca1db5dfd847596046e5f1c2b" name="a7ec08aaca1db5dfd847596046e5f1c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec08aaca1db5dfd847596046e5f1c2b">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae763d67586a5d072b2d2805afef0c3b1" name="ae763d67586a5d072b2d2805afef0c3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae763d67586a5d072b2d2805afef0c3b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d32b979d58e7b764f72a567c54fcad3" name="a0d32b979d58e7b764f72a567c54fcad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d32b979d58e7b764f72a567c54fcad3">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22c84f58793dec84d1e9030c3e0cfdb6" name="a22c84f58793dec84d1e9030c3e0cfdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c84f58793dec84d1e9030c3e0cfdb6">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab30ee800d767ee9d2f1f6fa900f80ff5" name="ab30ee800d767ee9d2f1f6fa900f80ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30ee800d767ee9d2f1f6fa900f80ff5">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84b34d86d864f096988d122416af3b2e" name="a84b34d86d864f096988d122416af3b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b34d86d864f096988d122416af3b2e">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1577fab8b227882edcf9cefcb0521902" name="a1577fab8b227882edcf9cefcb0521902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1577fab8b227882edcf9cefcb0521902">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42384f6b375c70bf025475eb29f63fd8" name="a42384f6b375c70bf025475eb29f63fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42384f6b375c70bf025475eb29f63fd8">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2fd96d7d2f365a56c64a4906d3430de" name="ab2fd96d7d2f365a56c64a4906d3430de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2fd96d7d2f365a56c64a4906d3430de">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d4fba95f27db762d7229b937e7958c8" name="a5d4fba95f27db762d7229b937e7958c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4fba95f27db762d7229b937e7958c8">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7600a4d921ab3567e3f49914da41454f" name="a7600a4d921ab3567e3f49914da41454f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7600a4d921ab3567e3f49914da41454f">&#9670;&#160;</a></span>PADS_BANK0_GPIO6_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO6_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33fc0daa777904dacc5670a18e7e96d" name="aa33fc0daa777904dacc5670a18e7e96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33fc0daa777904dacc5670a18e7e96d">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5e0a9c4532ba0f16bb78f832a954e01" name="ae5e0a9c4532ba0f16bb78f832a954e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e0a9c4532ba0f16bb78f832a954e01">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf8682c7e5bc4480e8e600e122e0eae3" name="acf8682c7e5bc4480e8e600e122e0eae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8682c7e5bc4480e8e600e122e0eae3">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a026bcd6d0329b6c826eca67ee9c66113" name="a026bcd6d0329b6c826eca67ee9c66113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026bcd6d0329b6c826eca67ee9c66113">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50fe9f3ea819ac7fd620fdf530b6261a" name="a50fe9f3ea819ac7fd620fdf530b6261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fe9f3ea819ac7fd620fdf530b6261a">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85db80ebef5e3abbdac5ec72f329ed72" name="a85db80ebef5e3abbdac5ec72f329ed72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85db80ebef5e3abbdac5ec72f329ed72">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a45cd76ac06f09b6e1718e63117075" name="ac3a45cd76ac06f09b6e1718e63117075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a45cd76ac06f09b6e1718e63117075">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73dd8705b4e82619e45ef3e6fbee9055" name="a73dd8705b4e82619e45ef3e6fbee9055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73dd8705b4e82619e45ef3e6fbee9055">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5c97481da5081161e40cb95011bc05b" name="ae5c97481da5081161e40cb95011bc05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c97481da5081161e40cb95011bc05b">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac06d5bd5f0ba017ed3f4d08f029dc20c" name="ac06d5bd5f0ba017ed3f4d08f029dc20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06d5bd5f0ba017ed3f4d08f029dc20c">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a115ef41429a611a4487baabdae16f217" name="a115ef41429a611a4487baabdae16f217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115ef41429a611a4487baabdae16f217">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d17335ac0142c90f9be14e4ec14dd4d" name="a1d17335ac0142c90f9be14e4ec14dd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d17335ac0142c90f9be14e4ec14dd4d">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1f9c9bda46730013a25eed825ae3897" name="ab1f9c9bda46730013a25eed825ae3897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f9c9bda46730013a25eed825ae3897">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1f2c4f2dba0d9acb5a12eaca4e86af" name="a5a1f2c4f2dba0d9acb5a12eaca4e86af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1f2c4f2dba0d9acb5a12eaca4e86af">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f890d0daf16c75980429aa2eb79b1ab" name="a0f890d0daf16c75980429aa2eb79b1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f890d0daf16c75980429aa2eb79b1ab">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960524c67f0d0931c2e37b0cf37ec6f2" name="a960524c67f0d0931c2e37b0cf37ec6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960524c67f0d0931c2e37b0cf37ec6f2">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada27c4853079267f6ee7d00cd5a857b2" name="ada27c4853079267f6ee7d00cd5a857b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada27c4853079267f6ee7d00cd5a857b2">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbfffcf6731e354208b1d4cff9d0f7c4" name="adbfffcf6731e354208b1d4cff9d0f7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbfffcf6731e354208b1d4cff9d0f7c4">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e766cfc66251fa988c3f4659dda7f85" name="a9e766cfc66251fa988c3f4659dda7f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e766cfc66251fa988c3f4659dda7f85">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa6a22959033d55bdb4745007e924e35" name="afa6a22959033d55bdb4745007e924e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6a22959033d55bdb4745007e924e35">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108368f019a30f98f986c42f51f8dbd2" name="a108368f019a30f98f986c42f51f8dbd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108368f019a30f98f986c42f51f8dbd2">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f537bc4b8465d5ebdbc258eeb9ba850" name="a8f537bc4b8465d5ebdbc258eeb9ba850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f537bc4b8465d5ebdbc258eeb9ba850">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f23eea2a0f9261f7ae144325c3f85f" name="ab0f23eea2a0f9261f7ae144325c3f85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f23eea2a0f9261f7ae144325c3f85f">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe7d627fd75e23e808dd51d8e78bc366" name="afe7d627fd75e23e808dd51d8e78bc366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7d627fd75e23e808dd51d8e78bc366">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad199b07fadd25c54519e18a18e210f05" name="ad199b07fadd25c54519e18a18e210f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad199b07fadd25c54519e18a18e210f05">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a355b9b6e0c5248b360c6aea9dbcc2d89" name="a355b9b6e0c5248b360c6aea9dbcc2d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355b9b6e0c5248b360c6aea9dbcc2d89">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35bbbf7ca7af14b685102286e3426d3e" name="a35bbbf7ca7af14b685102286e3426d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35bbbf7ca7af14b685102286e3426d3e">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef573bfea218fc57489714ce6db4c77d" name="aef573bfea218fc57489714ce6db4c77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef573bfea218fc57489714ce6db4c77d">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaadd71b2c550b0894080627464d34765" name="aaadd71b2c550b0894080627464d34765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaadd71b2c550b0894080627464d34765">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a553b3c7f4ca2bf0c8555bc831da4dda8" name="a553b3c7f4ca2bf0c8555bc831da4dda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a553b3c7f4ca2bf0c8555bc831da4dda8">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc0b231cabc04a5f9986333649631bbc" name="afc0b231cabc04a5f9986333649631bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0b231cabc04a5f9986333649631bbc">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a223aa7ff339ae5d98d60a52f4c47221c" name="a223aa7ff339ae5d98d60a52f4c47221c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a223aa7ff339ae5d98d60a52f4c47221c">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e5bbbc84d288b27f4194867821e29a" name="a03e5bbbc84d288b27f4194867821e29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e5bbbc84d288b27f4194867821e29a">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27ce61501cee6bbaa0a5166811051a85" name="a27ce61501cee6bbaa0a5166811051a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ce61501cee6bbaa0a5166811051a85">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78f90fa1e1a2ec78781b6aa315d34f8a" name="a78f90fa1e1a2ec78781b6aa315d34f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f90fa1e1a2ec78781b6aa315d34f8a">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e6615cad286043a6a1369f008b10e2d" name="a4e6615cad286043a6a1369f008b10e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6615cad286043a6a1369f008b10e2d">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7731636d378923adb268d4c8a3bc77b" name="aa7731636d378923adb268d4c8a3bc77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7731636d378923adb268d4c8a3bc77b">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef2e2386690a18ee0fb0dcb9dcc1580" name="adef2e2386690a18ee0fb0dcb9dcc1580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef2e2386690a18ee0fb0dcb9dcc1580">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29d4761db66d5c31c5f6bbd1e790337b" name="a29d4761db66d5c31c5f6bbd1e790337b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d4761db66d5c31c5f6bbd1e790337b">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dad9f50b0f0ea609451cf94f73b8d4a" name="a6dad9f50b0f0ea609451cf94f73b8d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dad9f50b0f0ea609451cf94f73b8d4a">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f5ce522a4dce4fe831be0f42cd299e" name="a53f5ce522a4dce4fe831be0f42cd299e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f5ce522a4dce4fe831be0f42cd299e">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd4fb3021203d5a0b654f7cb99d04681" name="abd4fb3021203d5a0b654f7cb99d04681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4fb3021203d5a0b654f7cb99d04681">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e7713855fd48d17211773d2de2f11e6" name="a5e7713855fd48d17211773d2de2f11e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7713855fd48d17211773d2de2f11e6">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78dca340489d467c13b63cc8f3f1fbc6" name="a78dca340489d467c13b63cc8f3f1fbc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78dca340489d467c13b63cc8f3f1fbc6">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e9594fde45dcecf6d63c19adeda2fe" name="a63e9594fde45dcecf6d63c19adeda2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e9594fde45dcecf6d63c19adeda2fe">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ec563355908289f6574d092b73a625" name="ab7ec563355908289f6574d092b73a625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ec563355908289f6574d092b73a625">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cf4a7cfcffd675aa29092f1e5a89cfe" name="a5cf4a7cfcffd675aa29092f1e5a89cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf4a7cfcffd675aa29092f1e5a89cfe">&#9670;&#160;</a></span>PADS_BANK0_GPIO7_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO7_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbcd4f916929bbe1ab0ed7542a156243" name="acbcd4f916929bbe1ab0ed7542a156243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbcd4f916929bbe1ab0ed7542a156243">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6980c92a78cf001ffd1b837004579bc4" name="a6980c92a78cf001ffd1b837004579bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6980c92a78cf001ffd1b837004579bc4">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1372ee6dd7c49c939a61c253409b9d8" name="aa1372ee6dd7c49c939a61c253409b9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1372ee6dd7c49c939a61c253409b9d8">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a253b5334dda0156729230b9360706e76" name="a253b5334dda0156729230b9360706e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253b5334dda0156729230b9360706e76">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0248d6a7cd768aee697c0c74e23e27" name="a5a0248d6a7cd768aee697c0c74e23e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0248d6a7cd768aee697c0c74e23e27">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d94e6cf164457a67ed434dd9e68d42b" name="a1d94e6cf164457a67ed434dd9e68d42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d94e6cf164457a67ed434dd9e68d42b">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75a457201304c5f43e4bef9c2e2ef16d" name="a75a457201304c5f43e4bef9c2e2ef16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a457201304c5f43e4bef9c2e2ef16d">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdfab9de45a18e27a06088f7f832e6a4" name="afdfab9de45a18e27a06088f7f832e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfab9de45a18e27a06088f7f832e6a4">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c0658e5f9c61bf799966321faad2adb" name="a3c0658e5f9c61bf799966321faad2adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0658e5f9c61bf799966321faad2adb">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2442eca53cf6334cd44ef49985316580" name="a2442eca53cf6334cd44ef49985316580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2442eca53cf6334cd44ef49985316580">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3aa02ee9b727ea75c7947ed1d39fa71" name="ad3aa02ee9b727ea75c7947ed1d39fa71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3aa02ee9b727ea75c7947ed1d39fa71">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ddf1c82b1940ea209e628b707b67b7" name="a84ddf1c82b1940ea209e628b707b67b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ddf1c82b1940ea209e628b707b67b7">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae329a851205cddd6c8d0cdb09ef8510e" name="ae329a851205cddd6c8d0cdb09ef8510e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae329a851205cddd6c8d0cdb09ef8510e">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815816cfb2c27abf976b49370c0f347c" name="a815816cfb2c27abf976b49370c0f347c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815816cfb2c27abf976b49370c0f347c">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93441cd4af4f3653eb2791ea0b580276" name="a93441cd4af4f3653eb2791ea0b580276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93441cd4af4f3653eb2791ea0b580276">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c2d5863aed4af4ba5fb8d684d4d5a4" name="a73c2d5863aed4af4ba5fb8d684d4d5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c2d5863aed4af4ba5fb8d684d4d5a4">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1939b9667c6b0b545f2c6868476f807" name="ae1939b9667c6b0b545f2c6868476f807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1939b9667c6b0b545f2c6868476f807">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa11d4ad6449a2b6bb1426005c542df" name="a5fa11d4ad6449a2b6bb1426005c542df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa11d4ad6449a2b6bb1426005c542df">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6626b4349cfffdea0077a5fb7769fb53" name="a6626b4349cfffdea0077a5fb7769fb53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6626b4349cfffdea0077a5fb7769fb53">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48281556177eccf9b964a92543f9d1a6" name="a48281556177eccf9b964a92543f9d1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48281556177eccf9b964a92543f9d1a6">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6db6e54ca93f2fe7c433046e21f6cc24" name="a6db6e54ca93f2fe7c433046e21f6cc24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db6e54ca93f2fe7c433046e21f6cc24">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa35d189a2858835d473236fcb512a6d0" name="aa35d189a2858835d473236fcb512a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa35d189a2858835d473236fcb512a6d0">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ba7181086e2756469a0ba663b457c73" name="a6ba7181086e2756469a0ba663b457c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba7181086e2756469a0ba663b457c73">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96037995142c6ea6cf82e111501cf41c" name="a96037995142c6ea6cf82e111501cf41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96037995142c6ea6cf82e111501cf41c">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52f26094174723aecf7fb4d7b184016a" name="a52f26094174723aecf7fb4d7b184016a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f26094174723aecf7fb4d7b184016a">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaafa1d4dfea210d2c1d8643be0d0c16e" name="aaafa1d4dfea210d2c1d8643be0d0c16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafa1d4dfea210d2c1d8643be0d0c16e">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91c76420322c55eda625e1606f505bea" name="a91c76420322c55eda625e1606f505bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c76420322c55eda625e1606f505bea">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab205f32541147eadbc6f2fad1ef28b1" name="aab205f32541147eadbc6f2fad1ef28b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab205f32541147eadbc6f2fad1ef28b1">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ba60d9602be7a25b45498c2c41fa119" name="a1ba60d9602be7a25b45498c2c41fa119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba60d9602be7a25b45498c2c41fa119">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd1704501d46839efa9467a880d18d7b" name="abd1704501d46839efa9467a880d18d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1704501d46839efa9467a880d18d7b">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d8b6badbb65f4f553c595f3e8af3e2" name="ad5d8b6badbb65f4f553c595f3e8af3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d8b6badbb65f4f553c595f3e8af3e2">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5aacc0a96dbfe849cece184eb5c2d200" name="a5aacc0a96dbfe849cece184eb5c2d200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aacc0a96dbfe849cece184eb5c2d200">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960b0e4975c8ca5817caa3d47ddc7858" name="a960b0e4975c8ca5817caa3d47ddc7858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960b0e4975c8ca5817caa3d47ddc7858">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50ae50f0a4b9192b78a906df77ac8b4" name="aa50ae50f0a4b9192b78a906df77ac8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50ae50f0a4b9192b78a906df77ac8b4">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f0eb572583cd79af308eb72743b523a" name="a9f0eb572583cd79af308eb72743b523a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0eb572583cd79af308eb72743b523a">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab16dcc793b6c55fc8ae4d177bba6b142" name="ab16dcc793b6c55fc8ae4d177bba6b142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16dcc793b6c55fc8ae4d177bba6b142">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd7914f400db3acff80a8b150ebc4cad" name="acd7914f400db3acff80a8b150ebc4cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7914f400db3acff80a8b150ebc4cad">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a3f3b2b25ff26deab24d002a384ebfc" name="a1a3f3b2b25ff26deab24d002a384ebfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3f3b2b25ff26deab24d002a384ebfc">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02bbfba2858fc27be03d829b61e9f31d" name="a02bbfba2858fc27be03d829b61e9f31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02bbfba2858fc27be03d829b61e9f31d">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35ddfee83441eb948f9e4696cbe51c4a" name="a35ddfee83441eb948f9e4696cbe51c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ddfee83441eb948f9e4696cbe51c4a">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fb436cffc80681a7c04eeda0a27d1f0" name="a5fb436cffc80681a7c04eeda0a27d1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb436cffc80681a7c04eeda0a27d1f0">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaabd1368724f69be7ed05c910f94f1e" name="afaabd1368724f69be7ed05c910f94f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaabd1368724f69be7ed05c910f94f1e">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae52dfa3f74548614e7e6909ee9e46b65" name="ae52dfa3f74548614e7e6909ee9e46b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae52dfa3f74548614e7e6909ee9e46b65">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfc7f6f8a9a198f37dbd6af1b535a4f3" name="acfc7f6f8a9a198f37dbd6af1b535a4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc7f6f8a9a198f37dbd6af1b535a4f3">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5f2b312845a13cbf6aa7e8874bedb46" name="ad5f2b312845a13cbf6aa7e8874bedb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f2b312845a13cbf6aa7e8874bedb46">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f5be416a065f14e41e11861e00269f" name="ab3f5be416a065f14e41e11861e00269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f5be416a065f14e41e11861e00269f">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea52e3214f3e0e4fe09078fbe380c50a" name="aea52e3214f3e0e4fe09078fbe380c50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea52e3214f3e0e4fe09078fbe380c50a">&#9670;&#160;</a></span>PADS_BANK0_GPIO8_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO8_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8f14756931b29d7f3bfe8e14df36bfc" name="ac8f14756931b29d7f3bfe8e14df36bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f14756931b29d7f3bfe8e14df36bfc">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84495f90d24433bcaef0010698b19d96" name="a84495f90d24433bcaef0010698b19d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84495f90d24433bcaef0010698b19d96">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98e518b9db62f89e769af2528561344f" name="a98e518b9db62f89e769af2528561344f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e518b9db62f89e769af2528561344f">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f7c196696203d07ced44fc977c10deb" name="a8f7c196696203d07ced44fc977c10deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7c196696203d07ced44fc977c10deb">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a140af57de71e3f4731f9902a783b4065" name="a140af57de71e3f4731f9902a783b4065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140af57de71e3f4731f9902a783b4065">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa73913f826899430945c9c660741d28f" name="aa73913f826899430945c9c660741d28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73913f826899430945c9c660741d28f">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14f39a6735602ba770f043cd1b600d64" name="a14f39a6735602ba770f043cd1b600d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f39a6735602ba770f043cd1b600d64">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6d31258cbb365f4caedbfda165248e4" name="ac6d31258cbb365f4caedbfda165248e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d31258cbb365f4caedbfda165248e4">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7999c04942509f7a19f1e0c016cba456" name="a7999c04942509f7a19f1e0c016cba456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7999c04942509f7a19f1e0c016cba456">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1455c79276a1fab8dcb4a6dc48387df" name="aa1455c79276a1fab8dcb4a6dc48387df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1455c79276a1fab8dcb4a6dc48387df">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27b614b1aea70793ee813b683fd0fd9c" name="a27b614b1aea70793ee813b683fd0fd9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b614b1aea70793ee813b683fd0fd9c">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a012504a49d76d2ca8db121672bdcdeb1" name="a012504a49d76d2ca8db121672bdcdeb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012504a49d76d2ca8db121672bdcdeb1">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafccfaa385f906f334001eb1b6aaac7a" name="aafccfaa385f906f334001eb1b6aaac7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafccfaa385f906f334001eb1b6aaac7a">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac22edc0d29d976f5ab236f06dd01158" name="aac22edc0d29d976f5ab236f06dd01158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac22edc0d29d976f5ab236f06dd01158">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2813041a6b45418dd137e4ce4d49810d" name="a2813041a6b45418dd137e4ce4d49810d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2813041a6b45418dd137e4ce4d49810d">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fdb57053a59125cc9fb06a2bef16ac3" name="a0fdb57053a59125cc9fb06a2bef16ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdb57053a59125cc9fb06a2bef16ac3">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14a7dd21e4b90969496c9bbcb63ba4be" name="a14a7dd21e4b90969496c9bbcb63ba4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a7dd21e4b90969496c9bbcb63ba4be">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa4dcf70d79befc6fc96e46523f44b4" name="a5fa4dcf70d79befc6fc96e46523f44b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa4dcf70d79befc6fc96e46523f44b4">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa645d41fb1f89c3a95e2c3d1ab4a9c24" name="aa645d41fb1f89c3a95e2c3d1ab4a9c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa645d41fb1f89c3a95e2c3d1ab4a9c24">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3431e7d020b117c0f8ba8494af0f681f" name="a3431e7d020b117c0f8ba8494af0f681f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3431e7d020b117c0f8ba8494af0f681f">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba67538d6aafc33123836099011743d9" name="aba67538d6aafc33123836099011743d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba67538d6aafc33123836099011743d9">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbe5bd09aaef1cb26685a82dae16aeb0" name="abbe5bd09aaef1cb26685a82dae16aeb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe5bd09aaef1cb26685a82dae16aeb0">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff8402ebd3662429f1674d78eb22f1ab" name="aff8402ebd3662429f1674d78eb22f1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8402ebd3662429f1674d78eb22f1ab">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a9bd930cf058c124777e3a7f2c7ab41" name="a6a9bd930cf058c124777e3a7f2c7ab41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9bd930cf058c124777e3a7f2c7ab41">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa513ce45ab9c5d67277f773b648b7c84" name="aa513ce45ab9c5d67277f773b648b7c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa513ce45ab9c5d67277f773b648b7c84">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1831a31767bfbbec4c8c103ec438a226" name="a1831a31767bfbbec4c8c103ec438a226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1831a31767bfbbec4c8c103ec438a226">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a23084159acd3c73b92dd9d57332221" name="a6a23084159acd3c73b92dd9d57332221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a23084159acd3c73b92dd9d57332221">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed04910390c56ac6f5bcbd6f24f49f0f" name="aed04910390c56ac6f5bcbd6f24f49f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed04910390c56ac6f5bcbd6f24f49f0f">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b7f1535ec91ff6147bee6bc685260f" name="af8b7f1535ec91ff6147bee6bc685260f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b7f1535ec91ff6147bee6bc685260f">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a616b79e66ffc49f75bb9886feaf90cba" name="a616b79e66ffc49f75bb9886feaf90cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616b79e66ffc49f75bb9886feaf90cba">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa80b6673f23bd15ff2406547887e149d" name="aa80b6673f23bd15ff2406547887e149d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80b6673f23bd15ff2406547887e149d">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a806ac5abdb0f81f39b09f0cd82879c8f" name="a806ac5abdb0f81f39b09f0cd82879c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806ac5abdb0f81f39b09f0cd82879c8f">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a982247fddd15be73bd49bb343ab809d7" name="a982247fddd15be73bd49bb343ab809d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982247fddd15be73bd49bb343ab809d7">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eea57cd78dd9cfa9670b97367bdb96d" name="a1eea57cd78dd9cfa9670b97367bdb96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eea57cd78dd9cfa9670b97367bdb96d">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a429187e3fbce06813dd62226c647241e" name="a429187e3fbce06813dd62226c647241e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429187e3fbce06813dd62226c647241e">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a952943463540b8305e2623c8e0863c5a" name="a952943463540b8305e2623c8e0863c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952943463540b8305e2623c8e0863c5a">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af57de7049302f8c4f276a987cbb648f0" name="af57de7049302f8c4f276a987cbb648f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57de7049302f8c4f276a987cbb648f0">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000116)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb8fd67f2fca9004d8e654f0c93ca127" name="aeb8fd67f2fca9004d8e654f0c93ca127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8fd67f2fca9004d8e654f0c93ca127">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaabd20beb508b12835a627a12778b6a9" name="aaabd20beb508b12835a627a12778b6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabd20beb508b12835a627a12778b6a9">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f2a7e2b1f09a8d2c79b70127aef1235" name="a6f2a7e2b1f09a8d2c79b70127aef1235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2a7e2b1f09a8d2c79b70127aef1235">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57c23bf6db93cf4fc1faaa8ed47ec390" name="a57c23bf6db93cf4fc1faaa8ed47ec390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c23bf6db93cf4fc1faaa8ed47ec390">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a419b73fa2510d7685d95387dfbda9a72" name="a419b73fa2510d7685d95387dfbda9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419b73fa2510d7685d95387dfbda9a72">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc50259a78ee3debb3242bce8a8c3dee" name="acc50259a78ee3debb3242bce8a8c3dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc50259a78ee3debb3242bce8a8c3dee">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cdb4c66637af1bdbbe1b9e2246bd5ee" name="a7cdb4c66637af1bdbbe1b9e2246bd5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cdb4c66637af1bdbbe1b9e2246bd5ee">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a291d2519a891624b0cc07be480489c52" name="a291d2519a891624b0cc07be480489c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291d2519a891624b0cc07be480489c52">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a875e3876298f0f83cf73e8f200e2b0fd" name="a875e3876298f0f83cf73e8f200e2b0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875e3876298f0f83cf73e8f200e2b0fd">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a182ac589a9ae70141a6a076f0bf8b876" name="a182ac589a9ae70141a6a076f0bf8b876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182ac589a9ae70141a6a076f0bf8b876">&#9670;&#160;</a></span>PADS_BANK0_GPIO9_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_GPIO9_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5c96eb3fbdcb51c9fccbce437db088d" name="aa5c96eb3fbdcb51c9fccbce437db088d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c96eb3fbdcb51c9fccbce437db088d">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afca77ab4d18fcfeeff4695db5f956004" name="afca77ab4d18fcfeeff4695db5f956004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca77ab4d18fcfeeff4695db5f956004">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c14aac5fa98371c015ee5dbd56361f" name="ac1c14aac5fa98371c015ee5dbd56361f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c14aac5fa98371c015ee5dbd56361f">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02870562ea89a7666814d4b49822519b" name="a02870562ea89a7666814d4b49822519b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02870562ea89a7666814d4b49822519b">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cd6e770ef65fbe9939590d5994c624f" name="a6cd6e770ef65fbe9939590d5994c624f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd6e770ef65fbe9939590d5994c624f">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a780fcb6bf65ef9e61d564c40467a73bd" name="a780fcb6bf65ef9e61d564c40467a73bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780fcb6bf65ef9e61d564c40467a73bd">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06310d6018b3fe47eb9aa864a103c1d7" name="a06310d6018b3fe47eb9aa864a103c1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06310d6018b3fe47eb9aa864a103c1d7">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2cf7fd96742f9d4c77ccb71ccf4d229" name="ab2cf7fd96742f9d4c77ccb71ccf4d229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2cf7fd96742f9d4c77ccb71ccf4d229">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39fb3bdd8b948a9463a04853a3c4601c" name="a39fb3bdd8b948a9463a04853a3c4601c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fb3bdd8b948a9463a04853a3c4601c">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dceec5788c99e8e958c096077a705b6" name="a6dceec5788c99e8e958c096077a705b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dceec5788c99e8e958c096077a705b6">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab08c767c89c7ba92d30ccb12be4aa021" name="ab08c767c89c7ba92d30ccb12be4aa021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08c767c89c7ba92d30ccb12be4aa021">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab311f4a72e37dd4c2720306ffb327aa5" name="ab311f4a72e37dd4c2720306ffb327aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab311f4a72e37dd4c2720306ffb327aa5">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82e7108c794b0111fcba020d3347f59d" name="a82e7108c794b0111fcba020d3347f59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e7108c794b0111fcba020d3347f59d">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1289a03a1aa8a7fb8c22cca093529313" name="a1289a03a1aa8a7fb8c22cca093529313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1289a03a1aa8a7fb8c22cca093529313">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4a45d8e32959f72fe34d35f7604f743" name="ab4a45d8e32959f72fe34d35f7604f743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a45d8e32959f72fe34d35f7604f743">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fe7b28933138301d9567dcfd8d66e63" name="a2fe7b28933138301d9567dcfd8d66e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe7b28933138301d9567dcfd8d66e63">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0c69edb5a9f989cf96a43d6c43e847" name="a5a0c69edb5a9f989cf96a43d6c43e847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0c69edb5a9f989cf96a43d6c43e847">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97f3ced16b2f4dca8dfbfed97eaaff76" name="a97f3ced16b2f4dca8dfbfed97eaaff76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f3ced16b2f4dca8dfbfed97eaaff76">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59db5cbe56201cf64df4492aef07407c" name="a59db5cbe56201cf64df4492aef07407c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59db5cbe56201cf64df4492aef07407c">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a703405a3d8b63073e48d0a2cab963a17" name="a703405a3d8b63073e48d0a2cab963a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703405a3d8b63073e48d0a2cab963a17">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec87f7fad34cdb52aeaadff99867737" name="aeec87f7fad34cdb52aeaadff99867737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec87f7fad34cdb52aeaadff99867737">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf078e7d2e0d58dfe8c5936046927419" name="adf078e7d2e0d58dfe8c5936046927419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf078e7d2e0d58dfe8c5936046927419">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b1c0c34ee2e9832170447a9e16a684a" name="a6b1c0c34ee2e9832170447a9e16a684a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1c0c34ee2e9832170447a9e16a684a">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e7404aeecec21262a1a84433f73fa1" name="a63e7404aeecec21262a1a84433f73fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e7404aeecec21262a1a84433f73fa1">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c3fbb88d55dd7af5252fd6e2bec0d1" name="ac8c3fbb88d55dd7af5252fd6e2bec0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c3fbb88d55dd7af5252fd6e2bec0d1">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a88b22989b6162a5ef8a9386350ebc2" name="a2a88b22989b6162a5ef8a9386350ebc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a88b22989b6162a5ef8a9386350ebc2">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2ff443794f709a9860dc635e0882167" name="aa2ff443794f709a9860dc635e0882167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ff443794f709a9860dc635e0882167">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef8663efde46032df46813b08db21c3" name="aeef8663efde46032df46813b08db21c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef8663efde46032df46813b08db21c3">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc6d88deefaabdb36d616024b40ea1b6" name="afc6d88deefaabdb36d616024b40ea1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6d88deefaabdb36d616024b40ea1b6">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a938a492f62accbd91a510db7835ac86d" name="a938a492f62accbd91a510db7835ac86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938a492f62accbd91a510db7835ac86d">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5858f7da542d9d2808d7f7a513edf524" name="a5858f7da542d9d2808d7f7a513edf524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5858f7da542d9d2808d7f7a513edf524">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd79e1ad55365acc00e855bcb18450a" name="a9bd79e1ad55365acc00e855bcb18450a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd79e1ad55365acc00e855bcb18450a">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada7f5701ecc81ccaf41035e7d09db953" name="ada7f5701ecc81ccaf41035e7d09db953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7f5701ecc81ccaf41035e7d09db953">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1160263a2e9d1fde184fb14dc2559caa" name="a1160263a2e9d1fde184fb14dc2559caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1160263a2e9d1fde184fb14dc2559caa">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae30655630fb05145624813b2f17b75b5" name="ae30655630fb05145624813b2f17b75b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30655630fb05145624813b2f17b75b5">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565fda7ecf0ec814adf5fdcc982cdaa3" name="a565fda7ecf0ec814adf5fdcc982cdaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565fda7ecf0ec814adf5fdcc982cdaa3">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fd48138895638206326cd1950113698" name="a4fd48138895638206326cd1950113698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd48138895638206326cd1950113698">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe4495d9ee02e0167aa9c9867b195c0" name="afbe4495d9ee02e0167aa9c9867b195c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe4495d9ee02e0167aa9c9867b195c0">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ac0438220e88c64456afb08dbfd4e0" name="a43ac0438220e88c64456afb08dbfd4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ac0438220e88c64456afb08dbfd4e0">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b10518451069b6197b20e206c68f7c2" name="a3b10518451069b6197b20e206c68f7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b10518451069b6197b20e206c68f7c2">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8823d64955f7f20504d36798c07a955f" name="a8823d64955f7f20504d36798c07a955f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8823d64955f7f20504d36798c07a955f">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f9a5b4b67cf04e375c881c5414f4310" name="a6f9a5b4b67cf04e375c881c5414f4310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9a5b4b67cf04e375c881c5414f4310">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57058fcfcc97870df82fa1674c2cbdf4" name="a57058fcfcc97870df82fa1674c2cbdf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57058fcfcc97870df82fa1674c2cbdf4">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9615c94023cc4fa960d02c7adb745863" name="a9615c94023cc4fa960d02c7adb745863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9615c94023cc4fa960d02c7adb745863">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c9eb0069d9b47bcaffada21bb359234" name="a8c9eb0069d9b47bcaffada21bb359234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9eb0069d9b47bcaffada21bb359234">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7adbe5ada3aa8860bfa08fce745550d6" name="a7adbe5ada3aa8860bfa08fce745550d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7adbe5ada3aa8860bfa08fce745550d6">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c888d95dec80e413f7e6a3a967b9168" name="a3c888d95dec80e413f7e6a3a967b9168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c888d95dec80e413f7e6a3a967b9168">&#9670;&#160;</a></span>PADS_BANK0_SWCLK_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWCLK_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87246b5cb5ef7476c8607d4149789ce0" name="a87246b5cb5ef7476c8607d4149789ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87246b5cb5ef7476c8607d4149789ce0">&#9670;&#160;</a></span>PADS_BANK0_SWD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acef24ce0b140c1981fc312e1de73c552" name="acef24ce0b140c1981fc312e1de73c552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef24ce0b140c1981fc312e1de73c552">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af37ac470c180ce3be9352272f1196d12" name="af37ac470c180ce3be9352272f1196d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37ac470c180ce3be9352272f1196d12">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac21f924675d991d686b095eddefe2126" name="ac21f924675d991d686b095eddefe2126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21f924675d991d686b095eddefe2126">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6fcbac101b167c95b57e4c603dbdb2e" name="ac6fcbac101b167c95b57e4c603dbdb2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fcbac101b167c95b57e4c603dbdb2e">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17bd14615cb03629de834dde6af46871" name="a17bd14615cb03629de834dde6af46871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17bd14615cb03629de834dde6af46871">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa166098a56a49abf4e3f9416ec3563a1" name="aa166098a56a49abf4e3f9416ec3563a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa166098a56a49abf4e3f9416ec3563a1">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d2b50cf693635c01fb319616b4f80ba" name="a8d2b50cf693635c01fb319616b4f80ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2b50cf693635c01fb319616b4f80ba">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad695c06f22b439e756bb9553e3e0151d" name="ad695c06f22b439e756bb9553e3e0151d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad695c06f22b439e756bb9553e3e0151d">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7519bed3743d00c7434b367c3e34ee9a" name="a7519bed3743d00c7434b367c3e34ee9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7519bed3743d00c7434b367c3e34ee9a">&#9670;&#160;</a></span>PADS_BANK0_SWD_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd5aba455f1edfcc3b6464fa1310182d" name="afd5aba455f1edfcc3b6464fa1310182d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5aba455f1edfcc3b6464fa1310182d">&#9670;&#160;</a></span>PADS_BANK0_SWD_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ce0326ebbe0e4e2f196f4ec4f74295" name="a71ce0326ebbe0e4e2f196f4ec4f74295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ce0326ebbe0e4e2f196f4ec4f74295">&#9670;&#160;</a></span>PADS_BANK0_SWD_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17c2fbbbe738889ecea40f95f6f9e62d" name="a17c2fbbbe738889ecea40f95f6f9e62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c2fbbbe738889ecea40f95f6f9e62d">&#9670;&#160;</a></span>PADS_BANK0_SWD_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa9e6f1ea2c8296e617813d0171e1927" name="aaa9e6f1ea2c8296e617813d0171e1927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9e6f1ea2c8296e617813d0171e1927">&#9670;&#160;</a></span>PADS_BANK0_SWD_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a378e8cf83d98938a0b47dd9ecea7346c" name="a378e8cf83d98938a0b47dd9ecea7346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378e8cf83d98938a0b47dd9ecea7346c">&#9670;&#160;</a></span>PADS_BANK0_SWD_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c41a30dcfea10abf1f17c13c05a9c11" name="a7c41a30dcfea10abf1f17c13c05a9c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c41a30dcfea10abf1f17c13c05a9c11">&#9670;&#160;</a></span>PADS_BANK0_SWD_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab641a15264d0636481958590675fb9e6" name="ab641a15264d0636481958590675fb9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab641a15264d0636481958590675fb9e6">&#9670;&#160;</a></span>PADS_BANK0_SWD_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aede4bb6398781775ecd667992b6fd93e" name="aede4bb6398781775ecd667992b6fd93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede4bb6398781775ecd667992b6fd93e">&#9670;&#160;</a></span>PADS_BANK0_SWD_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05aee39a35091a00136bb0931e0a9323" name="a05aee39a35091a00136bb0931e0a9323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05aee39a35091a00136bb0931e0a9323">&#9670;&#160;</a></span>PADS_BANK0_SWD_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66a2283175103caca12c59e2b1e58e7e" name="a66a2283175103caca12c59e2b1e58e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a2283175103caca12c59e2b1e58e7e">&#9670;&#160;</a></span>PADS_BANK0_SWD_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ef4cdfc1cebbf6dc62bdc2ec632ec8b" name="a7ef4cdfc1cebbf6dc62bdc2ec632ec8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ef4cdfc1cebbf6dc62bdc2ec632ec8b">&#9670;&#160;</a></span>PADS_BANK0_SWD_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e8c5214dc94abfb9f8fdf411496c00c" name="a4e8c5214dc94abfb9f8fdf411496c00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8c5214dc94abfb9f8fdf411496c00c">&#9670;&#160;</a></span>PADS_BANK0_SWD_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1409099b86f6aa04f6658824e6d62ff8" name="a1409099b86f6aa04f6658824e6d62ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1409099b86f6aa04f6658824e6d62ff8">&#9670;&#160;</a></span>PADS_BANK0_SWD_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a937fdb98614ac6851d094039e1f43a9f" name="a937fdb98614ac6851d094039e1f43a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937fdb98614ac6851d094039e1f43a9f">&#9670;&#160;</a></span>PADS_BANK0_SWD_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9f5e5746d6045f6cc3a5a665399243" name="acc9f5e5746d6045f6cc3a5a665399243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9f5e5746d6045f6cc3a5a665399243">&#9670;&#160;</a></span>PADS_BANK0_SWD_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc34eed699391b4a5dd861dd989a6a87" name="acc34eed699391b4a5dd861dd989a6a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc34eed699391b4a5dd861dd989a6a87">&#9670;&#160;</a></span>PADS_BANK0_SWD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab855423925d7b849d775dc124b220666" name="ab855423925d7b849d775dc124b220666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab855423925d7b849d775dc124b220666">&#9670;&#160;</a></span>PADS_BANK0_SWD_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f54708326ba48958c2bb886c5612f33" name="a4f54708326ba48958c2bb886c5612f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f54708326ba48958c2bb886c5612f33">&#9670;&#160;</a></span>PADS_BANK0_SWD_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90b23024792a57e192d993ed65004b1" name="aa90b23024792a57e192d993ed65004b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90b23024792a57e192d993ed65004b1">&#9670;&#160;</a></span>PADS_BANK0_SWD_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0a61265366f441471766611763e4a2d" name="ae0a61265366f441471766611763e4a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a61265366f441471766611763e4a2d">&#9670;&#160;</a></span>PADS_BANK0_SWD_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae41d33dc5bb23768a4867502abe93b49" name="ae41d33dc5bb23768a4867502abe93b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41d33dc5bb23768a4867502abe93b49">&#9670;&#160;</a></span>PADS_BANK0_SWD_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58cf9edc953bc222b7fc12e803d85881" name="a58cf9edc953bc222b7fc12e803d85881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58cf9edc953bc222b7fc12e803d85881">&#9670;&#160;</a></span>PADS_BANK0_SWD_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c562282d85037f44e3ba918f360fcc" name="a63c562282d85037f44e3ba918f360fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c562282d85037f44e3ba918f360fcc">&#9670;&#160;</a></span>PADS_BANK0_SWD_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6604bcce6c5d6596bbe513cdb54c846" name="ab6604bcce6c5d6596bbe513cdb54c846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6604bcce6c5d6596bbe513cdb54c846">&#9670;&#160;</a></span>PADS_BANK0_SWD_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc4fcedd4d1d5a521f92b0b37026470" name="a3dc4fcedd4d1d5a521f92b0b37026470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc4fcedd4d1d5a521f92b0b37026470">&#9670;&#160;</a></span>PADS_BANK0_SWD_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf38d10132ffbf3d27858d1a4d73d407" name="adf38d10132ffbf3d27858d1a4d73d407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf38d10132ffbf3d27858d1a4d73d407">&#9670;&#160;</a></span>PADS_BANK0_SWD_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ec83d41afb03ccf8e1e45bf9e5690af" name="a8ec83d41afb03ccf8e1e45bf9e5690af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec83d41afb03ccf8e1e45bf9e5690af">&#9670;&#160;</a></span>PADS_BANK0_SWD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fcc231b677a0ed20ea511f6032758b4" name="a4fcc231b677a0ed20ea511f6032758b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcc231b677a0ed20ea511f6032758b4">&#9670;&#160;</a></span>PADS_BANK0_SWD_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac95bae6c75f7161204ba3857d2232b17" name="ac95bae6c75f7161204ba3857d2232b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95bae6c75f7161204ba3857d2232b17">&#9670;&#160;</a></span>PADS_BANK0_SWD_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80b43df640cb6cf312d91fdbaf1e89f2" name="a80b43df640cb6cf312d91fdbaf1e89f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b43df640cb6cf312d91fdbaf1e89f2">&#9670;&#160;</a></span>PADS_BANK0_SWD_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abac64b255186c0a625be50735679fdc1" name="abac64b255186c0a625be50735679fdc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac64b255186c0a625be50735679fdc1">&#9670;&#160;</a></span>PADS_BANK0_SWD_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd8363ac0971a5f477cbd1ef5fbf1be" name="a8bd8363ac0971a5f477cbd1ef5fbf1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd8363ac0971a5f477cbd1ef5fbf1be">&#9670;&#160;</a></span>PADS_BANK0_SWD_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac091c5f4e2ea6e7994933ec30f7f214e" name="ac091c5f4e2ea6e7994933ec30f7f214e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac091c5f4e2ea6e7994933ec30f7f214e">&#9670;&#160;</a></span>PADS_BANK0_SWD_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e04cafcbcc7c3a114bc392c0043b1a4" name="a4e04cafcbcc7c3a114bc392c0043b1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e04cafcbcc7c3a114bc392c0043b1a4">&#9670;&#160;</a></span>PADS_BANK0_SWD_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a999ed4a7e569481dcdacc279c035b1eb" name="a999ed4a7e569481dcdacc279c035b1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999ed4a7e569481dcdacc279c035b1eb">&#9670;&#160;</a></span>PADS_BANK0_SWD_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82e0e3c73ecbc3ac63b135fda3d5947a" name="a82e0e3c73ecbc3ac63b135fda3d5947a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e0e3c73ecbc3ac63b135fda3d5947a">&#9670;&#160;</a></span>PADS_BANK0_SWD_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17587d87705e88644165b7fdb01507db" name="a17587d87705e88644165b7fdb01507db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17587d87705e88644165b7fdb01507db">&#9670;&#160;</a></span>PADS_BANK0_SWD_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_SWD_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d58ccb8a16cb406a90cfb7a989d173b" name="a2d58ccb8a16cb406a90cfb7a989d173b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d58ccb8a16cb406a90cfb7a989d173b">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61d110337866f5be7466a448375cb70" name="aa61d110337866f5be7466a448375cb70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61d110337866f5be7466a448375cb70">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae29ff6e4116e6ae011a9723205885ec0" name="ae29ff6e4116e6ae011a9723205885ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29ff6e4116e6ae011a9723205885ec0">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0175416ca3dafc0180b16ebf3a1571b5" name="a0175416ca3dafc0180b16ebf3a1571b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0175416ca3dafc0180b16ebf3a1571b5">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6fe293141855b5db1e62f6cf2089118" name="ac6fe293141855b5db1e62f6cf2089118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fe293141855b5db1e62f6cf2089118">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a3f7350759fc5e314354bb4f5afe67e06" name="a3f7350759fc5e314354bb4f5afe67e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7350759fc5e314354bb4f5afe67e06">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a729431ef80af265776bed36c4495d9" name="a1a729431ef80af265776bed36c4495d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a729431ef80af265776bed36c4495d9">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_VALUE_1V8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_VALUE_1V8&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eb52e2d192a38602e561f939cca6ded" name="a3eb52e2d192a38602e561f939cca6ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb52e2d192a38602e561f939cca6ded">&#9670;&#160;</a></span>PADS_BANK0_VOLTAGE_SELECT_VALUE_3V3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_BANK0_VOLTAGE_SELECT_VALUE_3V3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__bank0_8h.html">pads_bank0.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
