// Seed: 666483615
macromodule module_0 #(
    parameter id_6 = 32'd56
) (
    output tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    output tri0 id_3,
    input  wire id_4
);
  wire _id_6;
  wire id_7;
  assign id_2 = 1;
  logic [-1 : id_6] id_8;
  assign id_0 = 1 == !id_1;
endmodule
macromodule module_1 (
    input wand id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri1 id_5
);
  assign id_1 = 1'b0 - id_3;
  assign id_4 = -1;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  logic id_7;
  assign id_4 = id_3;
endmodule
