read -sv run_verilog_mid/adder_32b_7_86_ffa5574dd478b6ccfbc4490e69dce783.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_86_ffa5574dd478b6ccfbc4490e69dce783_yosys.v
