

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Sat Dec 28 18:44:01 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3933|  3933|  3933|  3933|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3931|  3931|        17|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      9|       -|      -|    -|
|Expression       |        -|      -|       0|    723|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2044|    484|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        0|      -|    1094|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    3138|   1489|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       2|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |network_mux_32_16_3_1_U6  |network_mux_32_16_3_1  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_U7  |network_mux_32_16_3_1  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_U8  |network_mux_32_16_3_1  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_U9  |network_mux_32_16_3_1  |        0|      0|  511|  121|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                     |                       |        0|      0| 2044|  484|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U10  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U11  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U12  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U13  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U14  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U15  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U16  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U17  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U18  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln22_3_fu_279_p2      |     +    |      0|  0|  14|           1|          10|
    |add_ln34_10_fu_857_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln34_11_fu_862_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln34_23_fu_401_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln34_3_fu_691_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln34_4_fu_696_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln34_5_fu_763_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln34_6_fu_768_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln34_7_fu_772_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln34_8_fu_776_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln34_9_fu_852_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln34_fu_683_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln40_1_fu_925_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln40_2_fu_957_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln40_3_fu_963_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln40_4_fu_994_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln40_5_fu_1031_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln40_6_fu_1036_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln40_7_fu_1041_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln40_8_fu_1045_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln40_fu_701_p2        |     +    |      0|  0|  13|          11|          11|
    |out_h_fu_442_p2           |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_630_p2           |     +    |      0|  0|  15|           1|           5|
    |tmp6_fu_261_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp6_mid1_fu_500_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_1_0_fu_249_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_1_0_mid1_fu_490_p2    |     +    |      0|  0|  15|           2|           5|
    |tmp_2_0_fu_255_p2         |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_mid1_fu_495_p2    |     +    |      0|  0|  15|           2|           5|
    |tmp5_0_0_fu_315_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp5_0_0_mid1_fu_484_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp5_1_0_fu_343_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp5_1_0_mid1_fu_572_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp5_2_0_fu_367_p2        |     -    |      0|  0|  14|          10|          10|
    |tmp5_2_0_mid1_fu_596_p2   |     -    |      0|  0|  14|          10|          10|
    |tmp7_fu_395_p2            |     -    |      0|  0|  13|          11|          11|
    |tmp7_mid167_fu_538_p2     |     -    |      0|  0|  15|           7|           7|
    |tmp7_mid1_fu_624_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_437_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_273_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln23_fu_414_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln34_fu_267_p2       |   icmp   |      0|  0|  13|          10|           9|
    |empty_54_fu_450_p2        |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_454_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln22_3_fu_635_p3   |  select  |      0|  0|  10|           1|           1|
    |select_ln22_fu_505_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln34_13_fu_420_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_14_fu_426_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_15_fu_713_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_16_fu_510_p3  |  select  |      0|  0|  11|           1|           1|
    |select_ln34_17_fu_641_p3  |  select  |      0|  0|  11|           1|           5|
    |select_ln34_18_fu_647_p3  |  select  |      0|  0|  10|           1|           6|
    |select_ln34_19_fu_656_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln34_fu_407_p3     |  select  |      0|  0|   5|           1|           1|
    |tmp5_0_0_mid2_fu_544_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp5_1_0_mid2_fu_662_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp5_2_0_mid2_fu_668_p3   |  select  |      0|  0|  10|           1|          10|
    |tmp7_mid2_fu_674_p3       |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |out_d_fu_285_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_432_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 723|         412|         485|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten71_phi_fu_180_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_204_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_192_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_215_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_227_p4           |   9|          2|    5|         10|
    |indvar_flatten71_reg_176                   |   9|          2|   10|         20|
    |indvar_flatten_reg_200                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_188                            |   9|          2|    1|          2|
    |out_h_0_reg_211                            |   9|          2|    5|         10|
    |out_w_0_reg_223                            |   9|          2|    5|         10|
    |reg_235                                    |   9|          2|   16|         32|
    |reg_240                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  124|        352|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln22_3_reg_1143       |  10|   0|   10|          0|
    |add_ln34_10_reg_1431      |  10|   0|   10|          0|
    |add_ln34_11_reg_1436      |  10|   0|   10|          0|
    |add_ln34_23_reg_1176      |  10|   0|   10|          0|
    |add_ln34_3_reg_1330       |  11|   0|   11|          0|
    |add_ln34_4_reg_1335       |   5|   0|    5|          0|
    |add_ln34_5_reg_1371       |  11|   0|   11|          0|
    |add_ln34_6_reg_1376       |  11|   0|   11|          0|
    |add_ln34_7_reg_1381       |  11|   0|   11|          0|
    |add_ln34_8_reg_1386       |  11|   0|   11|          0|
    |add_ln34_9_reg_1426       |  10|   0|   10|          0|
    |add_ln34_reg_1320         |  11|   0|   11|          0|
    |add_ln40_1_reg_1507       |  16|   0|   16|          0|
    |add_ln40_3_reg_1522       |  16|   0|   16|          0|
    |add_ln40_4_reg_1537       |  16|   0|   16|          0|
    |add_ln40_6_reg_1557       |  16|   0|   16|          0|
    |add_ln40_8_reg_1562       |  16|   0|   16|          0|
    |add_ln40_reg_1341         |  11|   0|   11|          0|
    |and_ln34_reg_1208         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |icmp_ln22_reg_1129        |   1|   0|    1|          0|
    |icmp_ln23_reg_1189        |   1|   0|    1|          0|
    |icmp_ln34_reg_1125        |   1|   0|    1|          0|
    |indvar_flatten71_reg_176  |  10|   0|   10|          0|
    |indvar_flatten_reg_200    |  10|   0|   10|          0|
    |mul_ln34_1_reg_1457       |  30|   0|   30|          0|
    |mul_ln34_2_reg_1487       |  30|   0|   30|          0|
    |mul_ln34_3_reg_1497       |  30|   0|   30|          0|
    |mul_ln34_4_reg_1512       |  30|   0|   30|          0|
    |mul_ln34_5_reg_1517       |  30|   0|   30|          0|
    |mul_ln34_6_reg_1527       |  30|   0|   30|          0|
    |mul_ln34_7_reg_1532       |  30|   0|   30|          0|
    |mul_ln34_8_reg_1552       |  30|   0|   30|          0|
    |mul_ln34_reg_1447         |  30|   0|   30|          0|
    |out_d_0_reg_188           |   1|   0|    1|          0|
    |out_d_reg_1148            |   1|   0|    1|          0|
    |out_h_0_reg_211           |   5|   0|    5|          0|
    |out_h_reg_1218            |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1226     |   5|   0|    5|          0|
    |out_w_0_reg_223           |   5|   0|    5|          0|
    |out_w_reg_1289            |   5|   0|    5|          0|
    |reg_235                   |  16|   0|   16|          0|
    |reg_240                   |  16|   0|   16|          0|
    |select_ln22_3_reg_1296    |  10|   0|   10|          0|
    |select_ln22_reg_1257      |   5|   0|    5|          0|
    |select_ln34_13_reg_1194   |   1|   0|    1|          0|
    |select_ln34_14_reg_1202   |   1|   0|    1|          0|
    |select_ln34_15_reg_1356   |   2|   0|    2|          0|
    |select_ln34_reg_1181      |   5|   0|    5|          0|
    |sext_ln34_12_reg_1492     |  30|   0|   30|          0|
    |sext_ln34_3_reg_1441      |  30|   0|   30|          0|
    |sext_ln34_6_reg_1452      |  30|   0|   30|          0|
    |sext_ln34_9_reg_1482      |  30|   0|   30|          0|
    |tmp5_0_0_mid1_reg_1234    |  10|   0|   11|          1|
    |tmp5_0_0_mid2_reg_1267    |  10|   0|   11|          1|
    |tmp5_0_0_reg_1156         |  10|   0|   11|          1|
    |tmp5_1_0_mid1_reg_1274    |  10|   0|   11|          1|
    |tmp5_1_0_mid2_reg_1301    |  10|   0|   11|          1|
    |tmp5_1_0_reg_1161         |  10|   0|   11|          1|
    |tmp5_2_0_mid1_reg_1279    |   9|   0|   10|          1|
    |tmp5_2_0_mid2_reg_1308    |   9|   0|   10|          1|
    |tmp5_2_0_reg_1166         |   9|   0|   10|          1|
    |tmp6_mid1_reg_1251        |   5|   0|    5|          0|
    |tmp6_reg_1119             |   5|   0|    5|          0|
    |tmp7_mid167_reg_1262      |   5|   0|    7|          2|
    |tmp7_mid1_reg_1284        |   9|   0|   11|          2|
    |tmp7_reg_1171             |   9|   0|   11|          2|
    |tmp_1_0_mid1_reg_1239     |   5|   0|    5|          0|
    |tmp_1_0_reg_1107          |   5|   0|    5|          0|
    |tmp_2_0_mid1_reg_1245     |   5|   0|    5|          0|
    |tmp_2_0_reg_1113          |   5|   0|    5|          0|
    |tmp_5_reg_1406            |  16|   0|   16|          0|
    |tmp_6_reg_1411            |  16|   0|   16|          0|
    |tmp_7_reg_1462            |  16|   0|   16|          0|
    |tmp_8_reg_1467            |  16|   0|   16|          0|
    |trunc_ln40_6_reg_1542     |  16|   0|   16|          0|
    |trunc_ln40_7_reg_1547     |  16|   0|   16|          0|
    |zext_ln34_15_reg_1315     |   5|   0|   11|          6|
    |zext_ln34_17_reg_1325     |   5|   0|   11|          6|
    |add_ln40_reg_1341         |  64|  32|   11|          0|
    |icmp_ln34_reg_1125        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1094|  64| 1005|         27|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 5, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 19 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten71 = phi i10 [ 0, %0 ], [ %add_ln34_23, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 21 'phi' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %select_ln34_13, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 22 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln22_3, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln22, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 24 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i1 %out_d_0 to i5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 25 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%tmp_1_0 = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 26 'add' 'tmp_1_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%tmp_2_0 = add i5 %out_h_0, 2" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 27 'add' 'tmp_2_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%tmp6 = add i5 %zext_ln40_1, %out_h_0" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 28 'add' 'tmp6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp eq i10 %indvar_flatten71, -240" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 29 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln22 = icmp eq i10 %indvar_flatten, -240" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln34)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln22_3 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 31 'add' 'add_ln22_3' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.73>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 32 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.97ns)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 33 'xor' 'out_d' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i10 %p_shl to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 35 'zext' 'p_shl10_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 36 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i6 %p_shl1 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 37 'zext' 'p_shl11_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%tmp5_0_0 = sub i11 %p_shl10_cast, %p_shl11_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 38 'sub' 'tmp5_0_0' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 39 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 40 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 41 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i6 %p_shl9 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 42 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%tmp5_1_0 = sub i11 %p_shl8_cast, %p_shl9_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 43 'sub' 'tmp5_1_0' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 44 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 45 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i10" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 46 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%tmp5_2_0 = sub i10 %p_shl6, %p_shl7_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 47 'sub' 'tmp5_2_0' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp6, i5 0)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 48 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 49 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp6, i2 0)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 50 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i7 %p_shl5 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 51 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%tmp7 = sub i11 %p_shl4_cast, %p_shl5_cast" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 52 'sub' 'tmp7' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln34_23 = add i10 %indvar_flatten71, 1" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 53 'add' 'add_ln34_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %1, label %hls_label_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.21ns)   --->   "%select_ln34 = select i1 %icmp_ln22, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 55 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 56 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln34_13 = select i1 %icmp_ln22, i1 %out_d, i1 %out_d_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 57 'select' 'select_ln34_13' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.99ns)   --->   "%select_ln34_14 = select i1 %icmp_ln22, i1 %out_d_0, i1 %out_d" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 58 'select' 'select_ln34_14' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln22, true" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 59 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln23, %xor_ln34" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 60 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln34" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 61 'add' 'out_h' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln34_33 = zext i1 %select_ln34_13 to i5" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 62 'zext' 'zext_ln34_33' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_54 = or i1 %and_ln34, %icmp_ln22" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 63 'or' 'empty_54' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_54, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 64 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl10_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 65 'bitconcatenate' 'p_shl10_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl10_cast_mid1 = zext i10 %p_shl10_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 66 'zext' 'p_shl10_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl11_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 67 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl11_cast_mid1 = zext i6 %p_shl11_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 68 'zext' 'p_shl11_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.73ns)   --->   "%tmp5_0_0_mid1 = sub i11 %p_shl10_cast_mid1, %p_shl11_cast_mid1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 69 'sub' 'tmp5_0_0_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.78ns)   --->   "%tmp_1_0_mid1 = add i5 2, %select_ln34" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 70 'add' 'tmp_1_0_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.78ns)   --->   "%tmp_2_0_mid1 = add i5 3, %select_ln34" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 71 'add' 'tmp_2_0_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%tmp6_mid1 = add i5 %out_h, %zext_ln34_33" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 72 'add' 'tmp6_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.21ns)   --->   "%select_ln22 = select i1 %and_ln34, i5 %out_h, i5 %select_ln34" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 73 'select' 'select_ln22' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp5_0_0_mid2)   --->   "%select_ln34_16 = select i1 %icmp_ln22, i11 0, i11 %tmp5_0_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 74 'select' 'select_ln34_16' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %out_d, i5 0)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 75 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln34 & icmp_ln22 & !and_ln34)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid161_ca = zext i6 %tmp_s to i7" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 76 'zext' 'p_shl4_cast_mid161_ca' <Predicate = (!icmp_ln34 & icmp_ln22 & !and_ln34)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %out_d, i2 0)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 77 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln34 & icmp_ln22 & !and_ln34)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid165_ca = zext i3 %tmp_9 to i7" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 78 'zext' 'p_shl5_cast_mid165_ca' <Predicate = (!icmp_ln34 & icmp_ln22 & !and_ln34)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.82ns)   --->   "%tmp7_mid167 = sub i7 %p_shl4_cast_mid161_ca, %p_shl5_cast_mid165_ca" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 79 'sub' 'tmp7_mid167' <Predicate = (!icmp_ln34 & icmp_ln22 & !and_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp5_0_0_mid2 = select i1 %and_ln34, i11 %tmp5_0_0_mid1, i11 %select_ln34_16" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 80 'select' 'tmp5_0_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 81 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1 = zext i10 %p_shl8_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 82 'zext' 'p_shl8_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl9_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 83 'bitconcatenate' 'p_shl9_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl9_cast_mid1 = zext i6 %p_shl9_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 84 'zext' 'p_shl9_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.73ns)   --->   "%tmp5_1_0_mid1 = sub i11 %p_shl8_cast_mid1, %p_shl9_cast_mid1" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 85 'sub' 'tmp5_1_0_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 86 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 87 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid1 = zext i6 %p_shl7_mid1 to i10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 88 'zext' 'p_shl7_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.73ns)   --->   "%tmp5_2_0_mid1 = sub i10 %p_shl6_mid1, %p_shl7_cast_mid1" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 89 'sub' 'tmp5_2_0_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp6_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 90 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i10 %p_shl4_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 91 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp6_mid1, i2 0)" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 92 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = zext i7 %p_shl5_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 93 'zext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.73ns)   --->   "%tmp7_mid1 = sub i11 %p_shl4_cast_mid1, %p_shl5_cast_mid1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 94 'sub' 'tmp7_mid1' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 95 'add' 'out_w' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.68ns)   --->   "%select_ln22_3 = select i1 %icmp_ln22, i10 1, i10 %add_ln22_3" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 96 'select' 'select_ln22_3' <Predicate = (!icmp_ln34)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.78>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp5_1_0_mid2)   --->   "%select_ln34_17 = select i1 %icmp_ln22, i11 30, i11 %tmp5_1_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 97 'select' 'select_ln34_17' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp5_2_0_mid2)   --->   "%select_ln34_18 = select i1 %icmp_ln22, i10 60, i10 %tmp5_2_0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 98 'select' 'select_ln34_18' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%tmp7_mid167_cast = sext i7 %tmp7_mid167 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 99 'sext' 'tmp7_mid167_cast' <Predicate = (!icmp_ln34 & icmp_ln22 & !and_ln34)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%select_ln34_19 = select i1 %icmp_ln22, i11 %tmp7_mid167_cast, i11 %tmp7" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 100 'select' 'select_ln34_19' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp5_1_0_mid2 = select i1 %and_ln34, i11 %tmp5_1_0_mid1, i11 %select_ln34_17" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 101 'select' 'tmp5_1_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.68ns) (out node of the LUT)   --->   "%tmp5_2_0_mid2 = select i1 %and_ln34, i10 %tmp5_2_0_mid1, i10 %select_ln34_18" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 102 'select' 'tmp5_2_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%tmp7_mid2 = select i1 %and_ln34, i11 %tmp7_mid1, i11 %select_ln34_19" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 103 'select' 'tmp7_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln34_15 = zext i5 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 104 'zext' 'zext_ln34_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.63ns)   --->   "%add_ln34 = add i11 %zext_ln34_15, %tmp5_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 105 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln34_17 = zext i5 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 106 'zext' 'zext_ln34_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.63ns)   --->   "%add_ln34_3 = add i11 %zext_ln34_17, %tmp5_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 107 'add' 'add_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.78ns)   --->   "%add_ln34_4 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 108 'add' 'add_ln34_4' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln40 = add i11 %zext_ln34_15, %tmp7_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 109 'add' 'add_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %select_ln34_13 to i2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 110 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln34_34 = zext i1 %select_ln34_14 to i2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 111 'zext' 'zext_ln34_34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.99ns)   --->   "%select_ln34_15 = select i1 %select_ln34_14, i2 -1, i2 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 112 'select' 'select_ln34_15' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i11 %add_ln34 to i32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 113 'sext' 'sext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i32 %sext_ln34_1 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 114 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_4" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 115 'getelementptr' 'input_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 116 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 116 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 117 [3/3] (1.57ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %zext_ln34)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 117 'mux' 'tmp_5' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i11 %add_ln34_3 to i32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 118 'sext' 'sext_ln34_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i32 %sext_ln34_4 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 119 'zext' 'zext_ln34_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_5" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 120 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 121 [3/3] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 121 'load' 'input_load_7' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 122 [3/3] (1.57ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %zext_ln34_34)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 122 'mux' 'tmp_6' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln34_19 = zext i5 %add_ln34_4 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 123 'zext' 'zext_ln34_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln34_5 = add i11 %zext_ln34_19, %tmp5_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 124 'add' 'add_ln34_5' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (1.63ns)   --->   "%add_ln34_6 = add i11 %zext_ln34_15, %tmp5_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 125 'add' 'add_ln34_6' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln34_7 = add i11 %zext_ln34_17, %tmp5_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 126 'add' 'add_ln34_7' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.63ns)   --->   "%add_ln34_8 = add i11 %zext_ln34_19, %tmp5_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 127 'add' 'add_ln34_8' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.68>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %select_ln34_13)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 128 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 129 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 129 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 130 [2/3] (1.57ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %zext_ln34)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 130 'mux' 'tmp_5' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [2/3] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 131 'load' 'input_load_7' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 132 [2/3] (1.57ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %zext_ln34_34)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 132 'mux' 'tmp_6' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln34_7 = sext i11 %add_ln34_5 to i32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 133 'sext' 'sext_ln34_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i32 %sext_ln34_7 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 134 'zext' 'zext_ln34_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_6" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 135 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 136 [3/3] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 136 'load' 'input_load_8' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 137 [3/3] (1.57ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %or_ln)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 137 'mux' 'tmp_7' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln34_10 = sext i11 %add_ln34_6 to i32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 138 'sext' 'sext_ln34_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i32 %sext_ln34_10 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 139 'zext' 'zext_ln34_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_7" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 140 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 141 [3/3] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 141 'load' 'input_load_9' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 142 [3/3] (1.57ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %select_ln34_15)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 142 'mux' 'tmp_8' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i5 %out_w_0_mid2 to i10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 143 'zext' 'zext_ln34_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 144 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 144 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 145 [1/3] (1.57ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %zext_ln34)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 145 'mux' 'tmp_5' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln34_16 = zext i5 %out_w to i10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 146 'zext' 'zext_ln34_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 147 [1/3] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 147 'load' 'input_load_7' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 148 [1/3] (1.57ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %zext_ln34_34)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 148 'mux' 'tmp_6' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln34_18 = zext i5 %add_ln34_4 to i10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 149 'zext' 'zext_ln34_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 150 [2/3] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 150 'load' 'input_load_8' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 151 [2/3] (1.57ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %or_ln)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 151 'mux' 'tmp_7' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [2/3] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 152 'load' 'input_load_9' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 153 [2/3] (1.57ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %select_ln34_15)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 153 'mux' 'tmp_8' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln34_13 = sext i11 %add_ln34_7 to i32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 154 'sext' 'sext_ln34_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i32 %sext_ln34_13 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 155 'zext' 'zext_ln34_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_8" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 156 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 157 [3/3] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 157 'load' 'input_load_10' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln34_15 = sext i11 %add_ln34_8 to i32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 158 'sext' 'sext_ln34_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i32 %sext_ln34_15 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 159 'zext' 'zext_ln34_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_9" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 160 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 161 [3/3] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 161 'load' 'input_load_11' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 162 [1/1] (1.73ns)   --->   "%add_ln34_9 = add i10 %zext_ln34_14, %tmp5_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 162 'add' 'add_ln34_9' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (1.73ns)   --->   "%add_ln34_10 = add i10 %zext_ln34_16, %tmp5_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 163 'add' 'add_ln34_10' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (1.73ns)   --->   "%add_ln34_11 = add i10 %zext_ln34_18, %tmp5_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 164 'add' 'add_ln34_11' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 165 'sext' 'sext_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %tmp_5 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 166 'sext' 'sext_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34 = mul i30 %sext_ln34_3, %sext_ln34_2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 167 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 168 'sext' 'sext_ln34_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln34_6 = sext i16 %tmp_6 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 169 'sext' 'sext_ln34_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_1 = mul i30 %sext_ln34_6, %sext_ln34_5" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 170 'mul' 'mul_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 171 [1/3] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 171 'load' 'input_load_8' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 172 [1/3] (1.57ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %or_ln)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 172 'mux' 'tmp_7' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/3] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 173 'load' 'input_load_9' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 174 [1/3] (1.57ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 -12554, i16 -12685, i16 1933, i2 %select_ln34_15)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 174 'mux' 'tmp_8' <Predicate = (!icmp_ln34)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [2/3] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 175 'load' 'input_load_10' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 176 [2/3] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 176 'load' 'input_load_11' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i10 %add_ln34_9 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 177 'zext' 'zext_ln34_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 178 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 179 [3/3] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 179 'load' 'input_load_12' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i10 %add_ln34_10 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 180 'zext' 'zext_ln34_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 181 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 182 [3/3] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 182 'load' 'input_load_13' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'partselect' 'trunc_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'partselect' 'trunc_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln34_8 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 185 'sext' 'sext_ln34_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln34_9 = sext i16 %tmp_7 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 186 'sext' 'sext_ln34_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_2 = mul i30 %sext_ln34_9, %sext_ln34_8" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 187 'mul' 'mul_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln34_11 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 188 'sext' 'sext_ln34_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln34_12 = sext i16 %tmp_8 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 189 'sext' 'sext_ln34_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_3 = mul i30 %sext_ln34_12, %sext_ln34_11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 190 'mul' 'mul_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/3] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 191 'load' 'input_load_10' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 192 [1/3] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 192 'load' 'input_load_11' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 193 [2/3] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 193 'load' 'input_load_12' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 194 [2/3] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 194 'load' 'input_load_13' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i10 %add_ln34_11 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 195 'zext' 'zext_ln34_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_12" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 196 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 197 [3/3] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 197 'load' 'input_load_14' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 198 [1/1] (2.07ns)   --->   "%add_ln40_1 = add i16 %trunc_ln40_1, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'add' 'add_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'partselect' 'trunc_ln40_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'partselect' 'trunc_ln40_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln34_14 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 201 'sext' 'sext_ln34_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_4 = mul i30 %sext_ln34_3, %sext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 202 'mul' 'mul_ln34_4' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln34_16 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 203 'sext' 'sext_ln34_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_5 = mul i30 %sext_ln34_6, %sext_ln34_16" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 204 'mul' 'mul_ln34_5' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 205 [1/3] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 205 'load' 'input_load_12' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 206 [1/3] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 206 'load' 'input_load_13' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 207 [2/3] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 207 'load' 'input_load_14' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_2 = add i16 %trunc_ln40_3, %trunc_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'add' 'add_ln40_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 209 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_3 = add i16 %add_ln40_1, %add_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'add' 'add_ln40_3' <Predicate = (!icmp_ln34)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln40_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'partselect' 'trunc_ln40_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln40_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'partselect' 'trunc_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln34_17 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 212 'sext' 'sext_ln34_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_6 = mul i30 %sext_ln34_9, %sext_ln34_17" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 213 'mul' 'mul_ln34_6' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln34_18 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 214 'sext' 'sext_ln34_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_7 = mul i30 %sext_ln34_12, %sext_ln34_18" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 215 'mul' 'mul_ln34_7' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 216 [1/3] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 216 'load' 'input_load_14' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln40_4 = add i16 %trunc_ln40_5, %trunc_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 217 'add' 'add_ln40_4' <Predicate = (!icmp_ln34)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln40_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 218 'partselect' 'trunc_ln40_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln40_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'partselect' 'trunc_ln40_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln34_19 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 220 'sext' 'sext_ln34_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_8 = mul i30 %sext_ln34_3, %sext_ln34_19" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 221 'mul' 'mul_ln34_8' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln40_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 222 'partselect' 'trunc_ln40_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_5 = add i16 %trunc_ln40_8, %trunc_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 223 'add' 'add_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 224 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_6 = add i16 %trunc_ln40_6, %add_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 224 'add' 'add_ln40_6' <Predicate = (!icmp_ln34)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_7 = add i16 %add_ln40_4, %add_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 225 'add' 'add_ln40_7' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 226 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_8 = add i16 %add_ln40_3, %add_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 226 'add' 'add_ln40_8' <Predicate = (!icmp_ln34)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.68>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 227 'speclooptripcount' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 228 'specregionbegin' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 229 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i11 %add_ln40 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 230 'sext' 'sext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %sext_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 231 'zext' 'zext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 232 'getelementptr' 'output_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (1.68ns)   --->   "store i16 %add_ln40_8, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 233 'store' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 234 'specregionend' 'empty_55' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 235 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 236 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln21               (br               ) [ 01111111111111111110]
indvar_flatten71      (phi              ) [ 00110000000000000000]
out_d_0               (phi              ) [ 00111000000000000000]
indvar_flatten        (phi              ) [ 00100000000000000000]
out_h_0               (phi              ) [ 00110000000000000000]
zext_ln40_1           (zext             ) [ 00000000000000000000]
tmp_1_0               (add              ) [ 00010000000000000000]
tmp_2_0               (add              ) [ 00010000000000000000]
tmp6                  (add              ) [ 00010000000000000000]
icmp_ln34             (icmp             ) [ 00111111111111111110]
icmp_ln22             (icmp             ) [ 00111111000000000000]
add_ln22_3            (add              ) [ 00011110000000000000]
out_w_0               (phi              ) [ 00111100000000000000]
out_d                 (xor              ) [ 00001110000000000000]
p_shl                 (bitconcatenate   ) [ 00000000000000000000]
p_shl10_cast          (zext             ) [ 00000000000000000000]
p_shl1                (bitconcatenate   ) [ 00000000000000000000]
p_shl11_cast          (zext             ) [ 00000000000000000000]
tmp5_0_0              (sub              ) [ 00001110000000000000]
p_shl8                (bitconcatenate   ) [ 00000000000000000000]
p_shl8_cast           (zext             ) [ 00000000000000000000]
p_shl9                (bitconcatenate   ) [ 00000000000000000000]
p_shl9_cast           (zext             ) [ 00000000000000000000]
tmp5_1_0              (sub              ) [ 00101111000000000000]
p_shl6                (bitconcatenate   ) [ 00000000000000000000]
p_shl7                (bitconcatenate   ) [ 00000000000000000000]
p_shl7_cast           (zext             ) [ 00000000000000000000]
tmp5_2_0              (sub              ) [ 00101111000000000000]
p_shl4                (bitconcatenate   ) [ 00000000000000000000]
p_shl4_cast           (zext             ) [ 00000000000000000000]
p_shl5                (bitconcatenate   ) [ 00000000000000000000]
p_shl5_cast           (zext             ) [ 00000000000000000000]
tmp7                  (sub              ) [ 00101111000000000000]
add_ln34_23           (add              ) [ 01111111111111111110]
br_ln34               (br               ) [ 00000000000000000000]
select_ln34           (select           ) [ 00001100000000000000]
icmp_ln23             (icmp             ) [ 00001000000000000000]
select_ln34_13        (select           ) [ 01111111111111111110]
select_ln34_14        (select           ) [ 00110111100000000000]
xor_ln34              (xor              ) [ 00000000000000000000]
and_ln34              (and              ) [ 00100111000000000000]
out_h                 (add              ) [ 00000100000000000000]
zext_ln34_33          (zext             ) [ 00000000000000000000]
empty_54              (or               ) [ 00000000000000000000]
out_w_0_mid2          (select           ) [ 00111111111000000000]
p_shl10_mid1          (bitconcatenate   ) [ 00000000000000000000]
p_shl10_cast_mid1     (zext             ) [ 00000000000000000000]
p_shl11_mid1          (bitconcatenate   ) [ 00000000000000000000]
p_shl11_cast_mid1     (zext             ) [ 00000000000000000000]
tmp5_0_0_mid1         (sub              ) [ 00000010000000000000]
tmp_1_0_mid1          (add              ) [ 00000010000000000000]
tmp_2_0_mid1          (add              ) [ 00000010000000000000]
tmp6_mid1             (add              ) [ 00000010000000000000]
select_ln22           (select           ) [ 01111111111111111110]
select_ln34_16        (select           ) [ 00000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000]
p_shl4_cast_mid161_ca (zext             ) [ 00000000000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000]
p_shl5_cast_mid165_ca (zext             ) [ 00000000000000000000]
tmp7_mid167           (sub              ) [ 00100001000000000000]
tmp5_0_0_mid2         (select           ) [ 00110001100000000000]
p_shl8_mid1           (bitconcatenate   ) [ 00000000000000000000]
p_shl8_cast_mid1      (zext             ) [ 00000000000000000000]
p_shl9_mid1           (bitconcatenate   ) [ 00000000000000000000]
p_shl9_cast_mid1      (zext             ) [ 00000000000000000000]
tmp5_1_0_mid1         (sub              ) [ 00100001000000000000]
p_shl6_mid1           (bitconcatenate   ) [ 00000000000000000000]
p_shl7_mid1           (bitconcatenate   ) [ 00000000000000000000]
p_shl7_cast_mid1      (zext             ) [ 00000000000000000000]
tmp5_2_0_mid1         (sub              ) [ 00100001000000000000]
p_shl4_mid1           (bitconcatenate   ) [ 00000000000000000000]
p_shl4_cast_mid1      (zext             ) [ 00000000000000000000]
p_shl5_mid1           (bitconcatenate   ) [ 00000000000000000000]
p_shl5_cast_mid1      (zext             ) [ 00000000000000000000]
tmp7_mid1             (sub              ) [ 00100001000000000000]
out_w                 (add              ) [ 01111111111111111110]
select_ln22_3         (select           ) [ 01111111111111111110]
select_ln34_17        (select           ) [ 00000000000000000000]
select_ln34_18        (select           ) [ 00000000000000000000]
tmp7_mid167_cast      (sext             ) [ 00000000000000000000]
select_ln34_19        (select           ) [ 00000000000000000000]
tmp5_1_0_mid2         (select           ) [ 00010000100000000000]
tmp5_2_0_mid2         (select           ) [ 00011100111000000000]
tmp7_mid2             (select           ) [ 00000000000000000000]
zext_ln34_15          (zext             ) [ 00010000100000000000]
add_ln34              (add              ) [ 00010000100000000000]
zext_ln34_17          (zext             ) [ 00010000100000000000]
add_ln34_3            (add              ) [ 00010000100000000000]
add_ln34_4            (add              ) [ 00011100111000000000]
add_ln40              (add              ) [ 00111110111111111110]
zext_ln34             (zext             ) [ 00001100011000000000]
zext_ln34_34          (zext             ) [ 00001100011000000000]
select_ln34_15        (select           ) [ 00001110011100000000]
sext_ln34_1           (sext             ) [ 00000000000000000000]
zext_ln34_4           (zext             ) [ 00000000000000000000]
input_addr            (getelementptr    ) [ 00001100011000000000]
sext_ln34_4           (sext             ) [ 00000000000000000000]
zext_ln34_5           (zext             ) [ 00000000000000000000]
input_addr_7          (getelementptr    ) [ 00001100011000000000]
zext_ln34_19          (zext             ) [ 00000000000000000000]
add_ln34_5            (add              ) [ 00001000010000000000]
add_ln34_6            (add              ) [ 00001000010000000000]
add_ln34_7            (add              ) [ 00001100011000000000]
add_ln34_8            (add              ) [ 00001100011000000000]
or_ln                 (bitconcatenate   ) [ 00000110001100000000]
sext_ln34_7           (sext             ) [ 00000000000000000000]
zext_ln34_6           (zext             ) [ 00000000000000000000]
input_addr_8          (getelementptr    ) [ 00000110001100000000]
sext_ln34_10          (sext             ) [ 00000000000000000000]
zext_ln34_7           (zext             ) [ 00000000000000000000]
input_addr_9          (getelementptr    ) [ 00000110001100000000]
zext_ln34_14          (zext             ) [ 00000000000000000000]
input_load            (load             ) [ 00000010000100000000]
tmp_5                 (mux              ) [ 00000010000100000000]
zext_ln34_16          (zext             ) [ 00000000000000000000]
input_load_7          (load             ) [ 00000010000100000000]
tmp_6                 (mux              ) [ 00000010000100000000]
zext_ln34_18          (zext             ) [ 00000000000000000000]
sext_ln34_13          (sext             ) [ 00000000000000000000]
zext_ln34_8           (zext             ) [ 00000000000000000000]
input_addr_10         (getelementptr    ) [ 00100010000110000000]
sext_ln34_15          (sext             ) [ 00000000000000000000]
zext_ln34_9           (zext             ) [ 00000000000000000000]
input_addr_11         (getelementptr    ) [ 00100010000110000000]
add_ln34_9            (add              ) [ 00000010000100000000]
add_ln34_10           (add              ) [ 00000010000100000000]
add_ln34_11           (add              ) [ 00100010000110000000]
sext_ln34_2           (sext             ) [ 00000000000000000000]
sext_ln34_3           (sext             ) [ 00111100000011110000]
mul_ln34              (mul              ) [ 00100000000010000000]
sext_ln34_5           (sext             ) [ 00000000000000000000]
sext_ln34_6           (sext             ) [ 00110000000011000000]
mul_ln34_1            (mul              ) [ 00100000000010000000]
input_load_8          (load             ) [ 00100000000010000000]
tmp_7                 (mux              ) [ 00100000000010000000]
input_load_9          (load             ) [ 00100000000010000000]
tmp_8                 (mux              ) [ 00100000000010000000]
zext_ln34_10          (zext             ) [ 00000000000000000000]
input_addr_12         (getelementptr    ) [ 00110000000011000000]
zext_ln34_11          (zext             ) [ 00000000000000000000]
input_addr_13         (getelementptr    ) [ 00110000000011000000]
trunc_ln              (partselect       ) [ 00000000000000000000]
trunc_ln40_1          (partselect       ) [ 00000000000000000000]
sext_ln34_8           (sext             ) [ 00000000000000000000]
sext_ln34_9           (sext             ) [ 00011000000001100000]
mul_ln34_2            (mul              ) [ 00010000000001000000]
sext_ln34_11          (sext             ) [ 00000000000000000000]
sext_ln34_12          (sext             ) [ 00011000000001100000]
mul_ln34_3            (mul              ) [ 00010000000001000000]
input_load_10         (load             ) [ 00010000000001000000]
input_load_11         (load             ) [ 00010000000001000000]
zext_ln34_12          (zext             ) [ 00000000000000000000]
input_addr_14         (getelementptr    ) [ 00011000000001100000]
add_ln40_1            (add              ) [ 00010000000001000000]
trunc_ln40_2          (partselect       ) [ 00000000000000000000]
trunc_ln40_3          (partselect       ) [ 00000000000000000000]
sext_ln34_14          (sext             ) [ 00000000000000000000]
mul_ln34_4            (mul              ) [ 00001000000000100000]
sext_ln34_16          (sext             ) [ 00000000000000000000]
mul_ln34_5            (mul              ) [ 00001000000000100000]
input_load_12         (load             ) [ 00001000000000100000]
input_load_13         (load             ) [ 00001000000000100000]
add_ln40_2            (add              ) [ 00000000000000000000]
add_ln40_3            (add              ) [ 00101110000000111100]
trunc_ln40_4          (partselect       ) [ 00000000000000000000]
trunc_ln40_5          (partselect       ) [ 00000000000000000000]
sext_ln34_17          (sext             ) [ 00000000000000000000]
mul_ln34_6            (mul              ) [ 00000100000000010000]
sext_ln34_18          (sext             ) [ 00000000000000000000]
mul_ln34_7            (mul              ) [ 00000100000000010000]
input_load_14         (load             ) [ 00000100000000010000]
add_ln40_4            (add              ) [ 00100110000000011100]
trunc_ln40_6          (partselect       ) [ 00000010000000001000]
trunc_ln40_7          (partselect       ) [ 00000010000000001000]
sext_ln34_19          (sext             ) [ 00000000000000000000]
mul_ln34_8            (mul              ) [ 00000010000000001000]
trunc_ln40_8          (partselect       ) [ 00000000000000000000]
add_ln40_5            (add              ) [ 00000000000000000000]
add_ln40_6            (add              ) [ 00100000000000000100]
add_ln40_7            (add              ) [ 00000000000000000000]
add_ln40_8            (add              ) [ 00010000000000000010]
empty                 (speclooptripcount) [ 00000000000000000000]
tmp                   (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln26     (specpipeline     ) [ 00000000000000000000]
sext_ln40             (sext             ) [ 00000000000000000000]
zext_ln40             (zext             ) [ 00000000000000000000]
output_addr           (getelementptr    ) [ 00000000000000000000]
store_ln40            (store            ) [ 00000000000000000000]
empty_55              (specregionend    ) [ 00000000000000000000]
br_ln23               (br               ) [ 01111111111111111110]
ret_ln0               (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="input_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="1"/>
<pin id="105" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 input_load_7/8 input_load_8/9 input_load_9/9 input_load_10/10 input_load_11/10 input_load_12/11 input_load_13/11 input_load_14/12 "/>
</bind>
</comp>

<comp id="95" class="1004" name="input_addr_7_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_8_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_addr_9_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_addr_10_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_addr_11_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_addr_12_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_13_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_addr_14_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/18 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln40_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/18 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten71_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="1"/>
<pin id="178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten71 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten71_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="10" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten71/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="out_d_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_d_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="10" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="out_h_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="out_h_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="5" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="out_w_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="2"/>
<pin id="225" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="out_w_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="5" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln40_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_0_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_0/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_2_0_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_0/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln34_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln22_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="0"/>
<pin id="282" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="out_d_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="out_d/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="1"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_shl10_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_shl1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_shl11_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp5_0_0_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_0_0/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_shl8_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="1"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_shl8_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="1"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_shl9_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp5_1_0_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_1_0/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_shl6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="1"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_shl7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="1"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_shl7_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp5_2_0_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_2_0/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_shl4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="1"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_shl4_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_shl5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_shl5_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp7_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln34_23_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_23/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln34_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="1"/>
<pin id="411" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln23_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln34_13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="0" index="2" bw="1" slack="2"/>
<pin id="424" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_13/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln34_14_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="2"/>
<pin id="428" dir="0" index="1" bw="1" slack="2"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_14/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln34_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="2"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln34_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="out_h_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="1"/>
<pin id="445" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln34_33_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_33/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="empty_54_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="1" slack="3"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_54/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="out_w_0_mid2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="2"/>
<pin id="458" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl10_mid1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="1"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_mid1/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_shl10_cast_mid1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast_mid1/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_shl11_mid1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="1"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_mid1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_shl11_cast_mid1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast_mid1/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp5_0_0_mid1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_0_0_mid1/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_1_0_mid1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="2"/>
<pin id="493" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_0_mid1/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_2_0_mid1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="2"/>
<pin id="498" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_0_mid1/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp6_mid1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="1"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid1/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln22_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="5" slack="1"/>
<pin id="508" dir="0" index="2" bw="5" slack="2"/>
<pin id="509" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln34_16_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="4"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="0" index="2" bw="11" slack="3"/>
<pin id="514" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_16/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_s_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="3"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_shl4_cast_mid161_ca_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_mid161_ca/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_9_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="3"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_shl5_cast_mid165_ca_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_mid165_ca/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp7_mid167_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="3" slack="0"/>
<pin id="541" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7_mid167/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp5_0_0_mid2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="2"/>
<pin id="546" dir="0" index="1" bw="11" slack="1"/>
<pin id="547" dir="0" index="2" bw="11" slack="0"/>
<pin id="548" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_0_0_mid2/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_shl8_mid1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="1"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_mid1/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_shl8_cast_mid1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast_mid1/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_shl9_mid1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="1"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_mid1/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_shl9_cast_mid1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast_mid1/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp5_1_0_mid1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_1_0_mid1/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_shl6_mid1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="1"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_mid1/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_shl7_mid1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="1"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_mid1/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_shl7_cast_mid1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast_mid1/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp5_2_0_mid1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_2_0_mid1/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_shl4_mid1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="1"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid1/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_shl4_cast_mid1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_mid1/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_shl5_mid1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="0" index="1" bw="5" slack="1"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_mid1/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_shl5_cast_mid1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_mid1/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp7_mid1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7_mid1/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="out_w_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="5" slack="1"/>
<pin id="633" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln22_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="4"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="0" index="2" bw="10" slack="4"/>
<pin id="639" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln34_17_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="5"/>
<pin id="643" dir="0" index="1" bw="11" slack="0"/>
<pin id="644" dir="0" index="2" bw="11" slack="4"/>
<pin id="645" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_17/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln34_18_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="5"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="0" index="2" bw="10" slack="4"/>
<pin id="651" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_18/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp7_mid167_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_mid167_cast/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln34_19_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="5"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="0" index="2" bw="11" slack="4"/>
<pin id="660" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_19/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp5_1_0_mid2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="3"/>
<pin id="664" dir="0" index="1" bw="11" slack="1"/>
<pin id="665" dir="0" index="2" bw="11" slack="0"/>
<pin id="666" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_1_0_mid2/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp5_2_0_mid2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="3"/>
<pin id="670" dir="0" index="1" bw="10" slack="1"/>
<pin id="671" dir="0" index="2" bw="10" slack="0"/>
<pin id="672" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_2_0_mid2/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp7_mid2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="3"/>
<pin id="676" dir="0" index="1" bw="11" slack="1"/>
<pin id="677" dir="0" index="2" bw="11" slack="0"/>
<pin id="678" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid2/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln34_15_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="2"/>
<pin id="682" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_15/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln34_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="0"/>
<pin id="685" dir="0" index="1" bw="11" slack="1"/>
<pin id="686" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln34_17_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_17/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln34_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="0" index="1" bw="11" slack="1"/>
<pin id="694" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln34_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="2"/>
<pin id="699" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln40_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="11" slack="0"/>
<pin id="704" dir="1" index="2" bw="11" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln34_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="4"/>
<pin id="709" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln34_34_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="4"/>
<pin id="712" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_34/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln34_15_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="4"/>
<pin id="715" dir="0" index="1" bw="2" slack="0"/>
<pin id="716" dir="0" index="2" bw="2" slack="0"/>
<pin id="717" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_15/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln34_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln34_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="11" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="0" index="1" bw="15" slack="0"/>
<pin id="731" dir="0" index="2" bw="15" slack="0"/>
<pin id="732" dir="0" index="3" bw="12" slack="0"/>
<pin id="733" dir="0" index="4" bw="1" slack="0"/>
<pin id="734" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln34_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_4/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln34_5_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="15" slack="0"/>
<pin id="751" dir="0" index="2" bw="15" slack="0"/>
<pin id="752" dir="0" index="3" bw="12" slack="0"/>
<pin id="753" dir="0" index="4" bw="1" slack="0"/>
<pin id="754" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln34_19_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="1"/>
<pin id="762" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_19/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln34_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="11" slack="2"/>
<pin id="766" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln34_6_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="1"/>
<pin id="770" dir="0" index="1" bw="11" slack="1"/>
<pin id="771" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln34_7_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="0" index="1" bw="11" slack="1"/>
<pin id="775" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln34_8_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="11" slack="1"/>
<pin id="779" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="2" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="5"/>
<pin id="785" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln34_7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_7/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln34_6_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_6/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="15" slack="0"/>
<pin id="799" dir="0" index="2" bw="15" slack="0"/>
<pin id="800" dir="0" index="3" bw="12" slack="0"/>
<pin id="801" dir="0" index="4" bw="2" slack="0"/>
<pin id="802" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln34_10_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_10/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln34_7_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="15" slack="0"/>
<pin id="819" dir="0" index="2" bw="15" slack="0"/>
<pin id="820" dir="0" index="3" bw="12" slack="0"/>
<pin id="821" dir="0" index="4" bw="2" slack="1"/>
<pin id="822" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln34_14_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="5"/>
<pin id="829" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_14/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln34_16_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="4"/>
<pin id="832" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_16/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln34_18_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="3"/>
<pin id="835" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_18/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln34_13_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="11" slack="2"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_13/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln34_8_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln34_15_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="11" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_15/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln34_9_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_9/10 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln34_9_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="0"/>
<pin id="854" dir="0" index="1" bw="10" slack="3"/>
<pin id="855" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_9/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln34_10_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="0"/>
<pin id="859" dir="0" index="1" bw="10" slack="3"/>
<pin id="860" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_10/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln34_11_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="0"/>
<pin id="864" dir="0" index="1" bw="10" slack="3"/>
<pin id="865" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_11/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln34_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_2/11 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln34_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_3/11 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln34_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_5/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln34_6_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_6/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln34_10_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_10/11 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln34_11_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_11/11 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="0"/>
<pin id="891" dir="0" index="1" bw="30" slack="1"/>
<pin id="892" dir="0" index="2" bw="5" slack="0"/>
<pin id="893" dir="0" index="3" bw="6" slack="0"/>
<pin id="894" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln40_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="0"/>
<pin id="900" dir="0" index="1" bw="30" slack="1"/>
<pin id="901" dir="0" index="2" bw="5" slack="0"/>
<pin id="902" dir="0" index="3" bw="6" slack="0"/>
<pin id="903" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/12 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln34_8_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_8/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln34_9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_9/12 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln34_11_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="1"/>
<pin id="916" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_11/12 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln34_12_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="1"/>
<pin id="920" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_12/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln34_12_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="2"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_12/12 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln40_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="0" index="1" bw="16" slack="0"/>
<pin id="928" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="trunc_ln40_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="0" index="1" bw="30" slack="1"/>
<pin id="934" dir="0" index="2" bw="5" slack="0"/>
<pin id="935" dir="0" index="3" bw="6" slack="0"/>
<pin id="936" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/13 "/>
</bind>
</comp>

<comp id="940" class="1004" name="trunc_ln40_3_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="0" index="1" bw="30" slack="1"/>
<pin id="943" dir="0" index="2" bw="5" slack="0"/>
<pin id="944" dir="0" index="3" bw="6" slack="0"/>
<pin id="945" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_3/13 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sext_ln34_14_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="1"/>
<pin id="951" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_14/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln34_16_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="1"/>
<pin id="955" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_16/13 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln40_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="0"/>
<pin id="959" dir="0" index="1" bw="16" slack="0"/>
<pin id="960" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/13 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln40_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="0" index="1" bw="16" slack="0"/>
<pin id="966" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln40_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="0" index="1" bw="30" slack="1"/>
<pin id="971" dir="0" index="2" bw="5" slack="0"/>
<pin id="972" dir="0" index="3" bw="6" slack="0"/>
<pin id="973" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_4/14 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln40_5_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="0"/>
<pin id="979" dir="0" index="1" bw="30" slack="1"/>
<pin id="980" dir="0" index="2" bw="5" slack="0"/>
<pin id="981" dir="0" index="3" bw="6" slack="0"/>
<pin id="982" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_5/14 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln34_17_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_17/14 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln34_18_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_18/14 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln40_4_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="0" index="1" bw="16" slack="0"/>
<pin id="997" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/14 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln40_6_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="0" index="1" bw="30" slack="1"/>
<pin id="1003" dir="0" index="2" bw="5" slack="0"/>
<pin id="1004" dir="0" index="3" bw="6" slack="0"/>
<pin id="1005" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_6/15 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="trunc_ln40_7_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="0"/>
<pin id="1011" dir="0" index="1" bw="30" slack="1"/>
<pin id="1012" dir="0" index="2" bw="5" slack="0"/>
<pin id="1013" dir="0" index="3" bw="6" slack="0"/>
<pin id="1014" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_7/15 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln34_19_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="1"/>
<pin id="1020" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_19/15 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="trunc_ln40_8_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="0"/>
<pin id="1024" dir="0" index="1" bw="30" slack="1"/>
<pin id="1025" dir="0" index="2" bw="5" slack="0"/>
<pin id="1026" dir="0" index="3" bw="6" slack="0"/>
<pin id="1027" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_8/16 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln40_5_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="0"/>
<pin id="1033" dir="0" index="1" bw="16" slack="1"/>
<pin id="1034" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln40_6_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="1"/>
<pin id="1038" dir="0" index="1" bw="16" slack="0"/>
<pin id="1039" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/16 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="add_ln40_7_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="3"/>
<pin id="1043" dir="0" index="1" bw="16" slack="1"/>
<pin id="1044" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/17 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="add_ln40_8_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="4"/>
<pin id="1047" dir="0" index="1" bw="16" slack="0"/>
<pin id="1048" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/17 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="sext_ln40_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="11"/>
<pin id="1052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/18 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln40_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="11" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/18 "/>
</bind>
</comp>

<comp id="1058" class="1007" name="mul_ln34_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="0"/>
<pin id="1060" dir="0" index="1" bw="16" slack="0"/>
<pin id="1061" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/11 "/>
</bind>
</comp>

<comp id="1064" class="1007" name="mul_ln34_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="0"/>
<pin id="1066" dir="0" index="1" bw="16" slack="0"/>
<pin id="1067" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/11 "/>
</bind>
</comp>

<comp id="1070" class="1007" name="mul_ln34_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="0"/>
<pin id="1072" dir="0" index="1" bw="16" slack="0"/>
<pin id="1073" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_2/12 "/>
</bind>
</comp>

<comp id="1076" class="1007" name="mul_ln34_3_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="0"/>
<pin id="1078" dir="0" index="1" bw="16" slack="0"/>
<pin id="1079" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_3/12 "/>
</bind>
</comp>

<comp id="1082" class="1007" name="mul_ln34_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="2"/>
<pin id="1084" dir="0" index="1" bw="16" slack="0"/>
<pin id="1085" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_4/13 "/>
</bind>
</comp>

<comp id="1087" class="1007" name="mul_ln34_5_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="2"/>
<pin id="1089" dir="0" index="1" bw="16" slack="0"/>
<pin id="1090" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_5/13 "/>
</bind>
</comp>

<comp id="1092" class="1007" name="mul_ln34_6_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="2"/>
<pin id="1094" dir="0" index="1" bw="16" slack="0"/>
<pin id="1095" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_6/14 "/>
</bind>
</comp>

<comp id="1097" class="1007" name="mul_ln34_7_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="2"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_7/14 "/>
</bind>
</comp>

<comp id="1102" class="1007" name="mul_ln34_8_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="4"/>
<pin id="1104" dir="0" index="1" bw="16" slack="0"/>
<pin id="1105" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_8/15 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_1_0_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="5" slack="1"/>
<pin id="1109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_2_0_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="5" slack="1"/>
<pin id="1115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp6_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="5" slack="1"/>
<pin id="1121" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="icmp_ln34_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="icmp_ln22_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="add_ln22_3_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="10" slack="4"/>
<pin id="1145" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln22_3 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="out_d_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1156" class="1005" name="tmp5_0_0_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="11" slack="3"/>
<pin id="1158" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_0_0 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp5_1_0_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="11" slack="4"/>
<pin id="1163" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp5_1_0 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp5_2_0_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="4"/>
<pin id="1168" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp5_2_0 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp7_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="11" slack="4"/>
<pin id="1173" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="add_ln34_23_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="10" slack="1"/>
<pin id="1178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_23 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="select_ln34_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="5" slack="1"/>
<pin id="1183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln23_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="select_ln34_13_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="1"/>
<pin id="1196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_13 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="select_ln34_14_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="4"/>
<pin id="1204" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="select_ln34_14 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="and_ln34_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="out_h_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="1"/>
<pin id="1220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1226" class="1005" name="out_w_0_mid2_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="1"/>
<pin id="1228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="tmp5_0_0_mid1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="1"/>
<pin id="1236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="tmp_1_0_mid1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="5" slack="1"/>
<pin id="1241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_mid1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_2_0_mid1_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="5" slack="1"/>
<pin id="1247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_mid1 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp6_mid1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="5" slack="1"/>
<pin id="1253" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="select_ln22_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="5" slack="1"/>
<pin id="1259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp7_mid167_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="7" slack="1"/>
<pin id="1264" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_mid167 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="tmp5_0_0_mid2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="11" slack="1"/>
<pin id="1269" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp5_1_0_mid1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="11" slack="1"/>
<pin id="1276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid1 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp5_2_0_mid1_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="10" slack="1"/>
<pin id="1281" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid1 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp7_mid1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="11" slack="1"/>
<pin id="1286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_mid1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="out_w_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="1"/>
<pin id="1291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1296" class="1005" name="select_ln22_3_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="10" slack="1"/>
<pin id="1298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_3 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="tmp5_1_0_mid2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="1"/>
<pin id="1303" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp5_2_0_mid2_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="10" slack="3"/>
<pin id="1310" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="zext_ln34_15_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="11" slack="1"/>
<pin id="1317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_15 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln34_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="1"/>
<pin id="1322" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="zext_ln34_17_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="11" slack="1"/>
<pin id="1327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_17 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="add_ln34_3_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="11" slack="1"/>
<pin id="1332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_3 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="add_ln34_4_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="5" slack="1"/>
<pin id="1337" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_4 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="add_ln40_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="11"/>
<pin id="1343" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="zext_ln34_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="2" slack="1"/>
<pin id="1348" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="zext_ln34_34_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="2" slack="1"/>
<pin id="1353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_34 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="select_ln34_15_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="2" slack="1"/>
<pin id="1358" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_15 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="input_addr_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="14" slack="1"/>
<pin id="1363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1366" class="1005" name="input_addr_7_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="14" slack="1"/>
<pin id="1368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="add_ln34_5_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="11" slack="1"/>
<pin id="1373" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_5 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="add_ln34_6_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="11" slack="1"/>
<pin id="1378" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_6 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="add_ln34_7_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="11" slack="2"/>
<pin id="1383" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_7 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="add_ln34_8_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="2"/>
<pin id="1388" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_8 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="or_ln_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="2" slack="1"/>
<pin id="1393" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1396" class="1005" name="input_addr_8_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="14" slack="1"/>
<pin id="1398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="input_addr_9_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="14" slack="1"/>
<pin id="1403" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_5_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="1"/>
<pin id="1408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="tmp_6_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="16" slack="1"/>
<pin id="1413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="input_addr_10_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="14" slack="1"/>
<pin id="1418" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="input_addr_11_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="14" slack="1"/>
<pin id="1423" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="add_ln34_9_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="10" slack="1"/>
<pin id="1428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_9 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="add_ln34_10_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="10" slack="1"/>
<pin id="1433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_10 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="add_ln34_11_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="10" slack="2"/>
<pin id="1438" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_11 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="sext_ln34_3_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="30" slack="2"/>
<pin id="1443" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_3 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="mul_ln34_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="30" slack="1"/>
<pin id="1449" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="sext_ln34_6_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="30" slack="2"/>
<pin id="1454" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_6 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="mul_ln34_1_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="30" slack="1"/>
<pin id="1459" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_1 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="tmp_7_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="16" slack="1"/>
<pin id="1464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="tmp_8_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="1"/>
<pin id="1469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="input_addr_12_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="14" slack="1"/>
<pin id="1474" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="input_addr_13_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="14" slack="1"/>
<pin id="1479" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="sext_ln34_9_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="30" slack="2"/>
<pin id="1484" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_9 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="mul_ln34_2_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="30" slack="1"/>
<pin id="1489" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_2 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="sext_ln34_12_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="30" slack="2"/>
<pin id="1494" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_12 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="mul_ln34_3_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="30" slack="1"/>
<pin id="1499" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_3 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="input_addr_14_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="14" slack="1"/>
<pin id="1504" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="add_ln40_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="mul_ln34_4_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="30" slack="1"/>
<pin id="1514" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_4 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="mul_ln34_5_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="30" slack="1"/>
<pin id="1519" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_5 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="add_ln40_3_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="4"/>
<pin id="1524" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln40_3 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="mul_ln34_6_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="30" slack="1"/>
<pin id="1529" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_6 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="mul_ln34_7_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="30" slack="1"/>
<pin id="1534" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_7 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="add_ln40_4_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="16" slack="3"/>
<pin id="1539" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln40_4 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="trunc_ln40_6_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="16" slack="1"/>
<pin id="1544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_6 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln40_7_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="1"/>
<pin id="1549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_7 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="mul_ln34_8_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="30" slack="1"/>
<pin id="1554" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_8 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="add_ln40_6_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="16" slack="1"/>
<pin id="1559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_6 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="add_ln40_8_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="16" slack="1"/>
<pin id="1564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="89" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="89" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="89" pin="7"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="89" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="192" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="215" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="215" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="245" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="215" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="180" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="204" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="204" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="188" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="211" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="8" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="211" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="6" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="299" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="328" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="6" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="349" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="380" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="176" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="8" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="211" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="227" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="188" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="188" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="18" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="8" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="223" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="20" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="8" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="472"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="6" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="473" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="469" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="12" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="447" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="34" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="8" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="36" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="26" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="527" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="523" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="510" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="8" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="560"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="22" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="6" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="557" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="20" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="8" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="22" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="6" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="595"><net_src comp="585" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="578" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="20" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="8" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="24" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="26" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="613" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="609" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="10" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="16" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="38" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="40" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="641" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="647" pin="3"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="656" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="12" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="680" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="674" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="718"><net_src comp="42" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="26" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="735"><net_src comp="46" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="48" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="50" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="738"><net_src comp="52" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="739"><net_src comp="707" pin="1"/><net_sink comp="728" pin=4"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="755"><net_src comp="46" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="48" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="50" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="758"><net_src comp="52" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="759"><net_src comp="710" pin="1"/><net_sink comp="748" pin=4"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="780"><net_src comp="760" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="54" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="18" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="803"><net_src comp="46" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="48" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="50" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="806"><net_src comp="52" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="807"><net_src comp="781" pin="3"/><net_sink comp="796" pin=4"/></net>

<net id="814"><net_src comp="808" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="823"><net_src comp="46" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="48" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="50" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="826"><net_src comp="52" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="856"><net_src comp="827" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="830" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="833" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="235" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="240" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="884"><net_src comp="881" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="888"><net_src comp="885" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="895"><net_src comp="56" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="58" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="897"><net_src comp="60" pin="0"/><net_sink comp="889" pin=3"/></net>

<net id="904"><net_src comp="56" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="58" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="906"><net_src comp="60" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="910"><net_src comp="235" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="240" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="921" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="929"><net_src comp="898" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="889" pin="4"/><net_sink comp="925" pin=1"/></net>

<net id="937"><net_src comp="56" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="58" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="939"><net_src comp="60" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="946"><net_src comp="56" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="58" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="948"><net_src comp="60" pin="0"/><net_sink comp="940" pin=3"/></net>

<net id="952"><net_src comp="235" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="240" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="940" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="931" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="56" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="58" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="976"><net_src comp="60" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="983"><net_src comp="56" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="58" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="60" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="989"><net_src comp="235" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="240" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="977" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="968" pin="4"/><net_sink comp="994" pin=1"/></net>

<net id="1006"><net_src comp="56" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="58" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1008"><net_src comp="60" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1015"><net_src comp="56" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="58" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1017"><net_src comp="60" pin="0"/><net_sink comp="1009" pin=3"/></net>

<net id="1021"><net_src comp="235" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1028"><net_src comp="56" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="58" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1030"><net_src comp="60" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1035"><net_src comp="1022" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1049"><net_src comp="1041" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1062"><net_src comp="871" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="867" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="878" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="874" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="911" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="907" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="918" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="914" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="949" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="953" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="986" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="990" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1018" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="249" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1116"><net_src comp="255" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1122"><net_src comp="261" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1128"><net_src comp="267" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="273" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1135"><net_src comp="1129" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1136"><net_src comp="1129" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1137"><net_src comp="1129" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1138"><net_src comp="1129" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1139"><net_src comp="1129" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1140"><net_src comp="1129" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1141"><net_src comp="1129" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1142"><net_src comp="1129" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1146"><net_src comp="279" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1151"><net_src comp="285" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1159"><net_src comp="315" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1164"><net_src comp="343" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1169"><net_src comp="367" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1174"><net_src comp="395" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="1179"><net_src comp="401" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1184"><net_src comp="407" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1188"><net_src comp="1181" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1192"><net_src comp="414" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1197"><net_src comp="420" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1201"><net_src comp="1194" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="1205"><net_src comp="426" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1211"><net_src comp="437" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1214"><net_src comp="1208" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1215"><net_src comp="1208" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1216"><net_src comp="1208" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1217"><net_src comp="1208" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1221"><net_src comp="442" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1225"><net_src comp="1218" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1229"><net_src comp="454" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1233"><net_src comp="1226" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1237"><net_src comp="484" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1242"><net_src comp="490" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1248"><net_src comp="495" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1254"><net_src comp="500" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1260"><net_src comp="505" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1265"><net_src comp="538" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1270"><net_src comp="544" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1273"><net_src comp="1267" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1277"><net_src comp="572" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1282"><net_src comp="596" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1287"><net_src comp="624" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1292"><net_src comp="630" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1295"><net_src comp="1289" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1299"><net_src comp="635" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1304"><net_src comp="662" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1307"><net_src comp="1301" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1311"><net_src comp="668" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1314"><net_src comp="1308" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1318"><net_src comp="680" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1323"><net_src comp="683" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1328"><net_src comp="688" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1333"><net_src comp="691" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1338"><net_src comp="696" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1344"><net_src comp="701" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1349"><net_src comp="707" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="728" pin=4"/></net>

<net id="1354"><net_src comp="710" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="748" pin=4"/></net>

<net id="1359"><net_src comp="713" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="816" pin=4"/></net>

<net id="1364"><net_src comp="82" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1369"><net_src comp="95" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1374"><net_src comp="763" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1379"><net_src comp="768" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1384"><net_src comp="772" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1389"><net_src comp="776" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1394"><net_src comp="781" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="796" pin=4"/></net>

<net id="1399"><net_src comp="107" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1404"><net_src comp="115" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1409"><net_src comp="728" pin="5"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1414"><net_src comp="748" pin="5"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1419"><net_src comp="123" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1424"><net_src comp="131" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1429"><net_src comp="852" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1434"><net_src comp="857" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1439"><net_src comp="862" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1444"><net_src comp="871" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1450"><net_src comp="1058" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1455"><net_src comp="878" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1460"><net_src comp="1064" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1465"><net_src comp="796" pin="5"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1470"><net_src comp="816" pin="5"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1475"><net_src comp="139" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1480"><net_src comp="147" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1485"><net_src comp="911" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1490"><net_src comp="1070" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1495"><net_src comp="918" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1500"><net_src comp="1076" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1505"><net_src comp="155" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1510"><net_src comp="925" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1515"><net_src comp="1082" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1520"><net_src comp="1087" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1525"><net_src comp="963" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1530"><net_src comp="1092" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1535"><net_src comp="1097" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1540"><net_src comp="994" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1545"><net_src comp="1000" pin="4"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1550"><net_src comp="1009" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1555"><net_src comp="1102" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1560"><net_src comp="1036" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1565"><net_src comp="1045" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {18 }
 - Input state : 
	Port: depthwise_conv2d_fix : input_r | {8 9 10 11 12 13 14 }
  - Chain level:
	State 1
	State 2
		zext_ln40_1 : 1
		tmp_1_0 : 1
		tmp_2_0 : 1
		tmp6 : 2
		icmp_ln34 : 1
		icmp_ln22 : 1
		add_ln22_3 : 1
	State 3
		p_shl10_cast : 1
		p_shl11_cast : 1
		tmp5_0_0 : 2
		p_shl8_cast : 1
		p_shl9_cast : 1
		tmp5_1_0 : 2
		p_shl7_cast : 1
		tmp5_2_0 : 2
		p_shl4_cast : 1
		p_shl5_cast : 1
		tmp7 : 2
		icmp_ln23 : 1
	State 4
	State 5
		p_shl10_cast_mid1 : 1
		p_shl11_cast_mid1 : 1
		tmp5_0_0_mid1 : 2
		tmp6_mid1 : 1
	State 6
		p_shl4_cast_mid161_ca : 1
		p_shl5_cast_mid165_ca : 1
		tmp7_mid167 : 2
		tmp5_0_0_mid2 : 1
		p_shl8_cast_mid1 : 1
		p_shl9_cast_mid1 : 1
		tmp5_1_0_mid1 : 2
		p_shl7_cast_mid1 : 1
		tmp5_2_0_mid1 : 2
		p_shl4_cast_mid1 : 1
		p_shl5_cast_mid1 : 1
		tmp7_mid1 : 2
	State 7
		select_ln34_19 : 1
		tmp5_1_0_mid2 : 1
		tmp5_2_0_mid2 : 1
		tmp7_mid2 : 2
		add_ln34 : 1
		add_ln34_3 : 1
		add_ln40 : 3
	State 8
		zext_ln34_4 : 1
		input_addr : 2
		input_load : 3
		tmp_5 : 1
		zext_ln34_5 : 1
		input_addr_7 : 2
		input_load_7 : 3
		tmp_6 : 1
		add_ln34_5 : 1
		add_ln34_8 : 1
	State 9
		zext_ln34_6 : 1
		input_addr_8 : 2
		input_load_8 : 3
		tmp_7 : 1
		zext_ln34_7 : 1
		input_addr_9 : 2
		input_load_9 : 3
	State 10
		zext_ln34_8 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln34_9 : 1
		input_addr_11 : 2
		input_load_11 : 3
		add_ln34_9 : 1
		add_ln34_10 : 1
		add_ln34_11 : 1
	State 11
		mul_ln34 : 1
		mul_ln34_1 : 1
		input_addr_12 : 1
		input_load_12 : 2
		input_addr_13 : 1
		input_load_13 : 2
	State 12
		mul_ln34_2 : 1
		mul_ln34_3 : 1
		input_addr_14 : 1
		input_load_14 : 2
		add_ln40_1 : 1
	State 13
		mul_ln34_4 : 1
		mul_ln34_5 : 1
		add_ln40_2 : 1
		add_ln40_3 : 2
	State 14
		mul_ln34_6 : 1
		mul_ln34_7 : 1
		add_ln40_4 : 1
	State 15
		mul_ln34_8 : 1
	State 16
		add_ln40_5 : 1
		add_ln40_6 : 2
	State 17
		add_ln40_8 : 1
	State 18
		zext_ln40 : 1
		output_addr : 2
		store_ln40 : 3
		empty_55 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_728          |    0    |   511   |   121   |
|    mux   |          grp_fu_748          |    0    |   511   |   121   |
|          |          grp_fu_796          |    0    |   511   |   121   |
|          |          grp_fu_816          |    0    |   511   |   121   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_1_0_fu_249        |    0    |    0    |    15   |
|          |        tmp_2_0_fu_255        |    0    |    0    |    15   |
|          |          tmp6_fu_261         |    0    |    0    |    15   |
|          |       add_ln22_3_fu_279      |    0    |    0    |    14   |
|          |      add_ln34_23_fu_401      |    0    |    0    |    14   |
|          |         out_h_fu_442         |    0    |    0    |    15   |
|          |      tmp_1_0_mid1_fu_490     |    0    |    0    |    15   |
|          |      tmp_2_0_mid1_fu_495     |    0    |    0    |    15   |
|          |       tmp6_mid1_fu_500       |    0    |    0    |    15   |
|          |         out_w_fu_630         |    0    |    0    |    15   |
|          |        add_ln34_fu_683       |    0    |    0    |    13   |
|          |       add_ln34_3_fu_691      |    0    |    0    |    13   |
|          |       add_ln34_4_fu_696      |    0    |    0    |    15   |
|          |        add_ln40_fu_701       |    0    |    0    |    13   |
|    add   |       add_ln34_5_fu_763      |    0    |    0    |    13   |
|          |       add_ln34_6_fu_768      |    0    |    0    |    13   |
|          |       add_ln34_7_fu_772      |    0    |    0    |    13   |
|          |       add_ln34_8_fu_776      |    0    |    0    |    13   |
|          |       add_ln34_9_fu_852      |    0    |    0    |    14   |
|          |      add_ln34_10_fu_857      |    0    |    0    |    14   |
|          |      add_ln34_11_fu_862      |    0    |    0    |    14   |
|          |       add_ln40_1_fu_925      |    0    |    0    |    23   |
|          |       add_ln40_2_fu_957      |    0    |    0    |    16   |
|          |       add_ln40_3_fu_963      |    0    |    0    |    16   |
|          |       add_ln40_4_fu_994      |    0    |    0    |    23   |
|          |      add_ln40_5_fu_1031      |    0    |    0    |    16   |
|          |      add_ln40_6_fu_1036      |    0    |    0    |    16   |
|          |      add_ln40_7_fu_1041      |    0    |    0    |    16   |
|          |      add_ln40_8_fu_1045      |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp5_0_0_fu_315       |    0    |    0    |    14   |
|          |        tmp5_1_0_fu_343       |    0    |    0    |    14   |
|          |        tmp5_2_0_fu_367       |    0    |    0    |    14   |
|          |          tmp7_fu_395         |    0    |    0    |    14   |
|    sub   |     tmp5_0_0_mid1_fu_484     |    0    |    0    |    14   |
|          |      tmp7_mid167_fu_538      |    0    |    0    |    15   |
|          |     tmp5_1_0_mid1_fu_572     |    0    |    0    |    14   |
|          |     tmp5_2_0_mid1_fu_596     |    0    |    0    |    14   |
|          |       tmp7_mid1_fu_624       |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln34_fu_407      |    0    |    0    |    5    |
|          |     select_ln34_13_fu_420    |    0    |    0    |    2    |
|          |     select_ln34_14_fu_426    |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_454     |    0    |    0    |    5    |
|          |      select_ln22_fu_505      |    0    |    0    |    5    |
|          |     select_ln34_16_fu_510    |    0    |    0    |    11   |
|          |     tmp5_0_0_mid2_fu_544     |    0    |    0    |    11   |
|  select  |     select_ln22_3_fu_635     |    0    |    0    |    10   |
|          |     select_ln34_17_fu_641    |    0    |    0    |    11   |
|          |     select_ln34_18_fu_647    |    0    |    0    |    10   |
|          |     select_ln34_19_fu_656    |    0    |    0    |    11   |
|          |     tmp5_1_0_mid2_fu_662     |    0    |    0    |    11   |
|          |     tmp5_2_0_mid2_fu_668     |    0    |    0    |    10   |
|          |       tmp7_mid2_fu_674       |    0    |    0    |    11   |
|          |     select_ln34_15_fu_713    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln34_fu_267       |    0    |    0    |    13   |
|   icmp   |       icmp_ln22_fu_273       |    0    |    0    |    13   |
|          |       icmp_ln23_fu_414       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln34_fu_1058       |    1    |    0    |    0    |
|          |      mul_ln34_1_fu_1064      |    1    |    0    |    0    |
|          |      mul_ln34_2_fu_1070      |    1    |    0    |    0    |
|          |      mul_ln34_3_fu_1076      |    1    |    0    |    0    |
|    mul   |      mul_ln34_4_fu_1082      |    1    |    0    |    0    |
|          |      mul_ln34_5_fu_1087      |    1    |    0    |    0    |
|          |      mul_ln34_6_fu_1092      |    1    |    0    |    0    |
|          |      mul_ln34_7_fu_1097      |    1    |    0    |    0    |
|          |      mul_ln34_8_fu_1102      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    xor   |         out_d_fu_285         |    0    |    0    |    2    |
|          |        xor_ln34_fu_432       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln34_fu_437       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        empty_54_fu_450       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln40_1_fu_245      |    0    |    0    |    0    |
|          |      p_shl10_cast_fu_299     |    0    |    0    |    0    |
|          |      p_shl11_cast_fu_311     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_328      |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_339      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_363      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_380      |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_391      |    0    |    0    |    0    |
|          |      zext_ln34_33_fu_447     |    0    |    0    |    0    |
|          |   p_shl10_cast_mid1_fu_469   |    0    |    0    |    0    |
|          |   p_shl11_cast_mid1_fu_480   |    0    |    0    |    0    |
|          | p_shl4_cast_mid161_ca_fu_523 |    0    |    0    |    0    |
|          | p_shl5_cast_mid165_ca_fu_534 |    0    |    0    |    0    |
|          |    p_shl8_cast_mid1_fu_557   |    0    |    0    |    0    |
|          |    p_shl9_cast_mid1_fu_568   |    0    |    0    |    0    |
|          |    p_shl7_cast_mid1_fu_592   |    0    |    0    |    0    |
|          |    p_shl4_cast_mid1_fu_609   |    0    |    0    |    0    |
|   zext   |    p_shl5_cast_mid1_fu_620   |    0    |    0    |    0    |
|          |      zext_ln34_15_fu_680     |    0    |    0    |    0    |
|          |      zext_ln34_17_fu_688     |    0    |    0    |    0    |
|          |       zext_ln34_fu_707       |    0    |    0    |    0    |
|          |      zext_ln34_34_fu_710     |    0    |    0    |    0    |
|          |      zext_ln34_4_fu_723      |    0    |    0    |    0    |
|          |      zext_ln34_5_fu_743      |    0    |    0    |    0    |
|          |      zext_ln34_19_fu_760     |    0    |    0    |    0    |
|          |      zext_ln34_6_fu_791      |    0    |    0    |    0    |
|          |      zext_ln34_7_fu_811      |    0    |    0    |    0    |
|          |      zext_ln34_14_fu_827     |    0    |    0    |    0    |
|          |      zext_ln34_16_fu_830     |    0    |    0    |    0    |
|          |      zext_ln34_18_fu_833     |    0    |    0    |    0    |
|          |      zext_ln34_8_fu_839      |    0    |    0    |    0    |
|          |      zext_ln34_9_fu_847      |    0    |    0    |    0    |
|          |      zext_ln34_10_fu_881     |    0    |    0    |    0    |
|          |      zext_ln34_11_fu_885     |    0    |    0    |    0    |
|          |      zext_ln34_12_fu_921     |    0    |    0    |    0    |
|          |       zext_ln40_fu_1053      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_shl_fu_291         |    0    |    0    |    0    |
|          |         p_shl1_fu_303        |    0    |    0    |    0    |
|          |         p_shl8_fu_321        |    0    |    0    |    0    |
|          |         p_shl9_fu_332        |    0    |    0    |    0    |
|          |         p_shl6_fu_349        |    0    |    0    |    0    |
|          |         p_shl7_fu_356        |    0    |    0    |    0    |
|          |         p_shl4_fu_373        |    0    |    0    |    0    |
|          |         p_shl5_fu_384        |    0    |    0    |    0    |
|          |      p_shl10_mid1_fu_462     |    0    |    0    |    0    |
|bitconcatenate|      p_shl11_mid1_fu_473     |    0    |    0    |    0    |
|          |         tmp_s_fu_516         |    0    |    0    |    0    |
|          |         tmp_9_fu_527         |    0    |    0    |    0    |
|          |      p_shl8_mid1_fu_550      |    0    |    0    |    0    |
|          |      p_shl9_mid1_fu_561      |    0    |    0    |    0    |
|          |      p_shl6_mid1_fu_578      |    0    |    0    |    0    |
|          |      p_shl7_mid1_fu_585      |    0    |    0    |    0    |
|          |      p_shl4_mid1_fu_602      |    0    |    0    |    0    |
|          |      p_shl5_mid1_fu_613      |    0    |    0    |    0    |
|          |         or_ln_fu_781         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    tmp7_mid167_cast_fu_653   |    0    |    0    |    0    |
|          |      sext_ln34_1_fu_720      |    0    |    0    |    0    |
|          |      sext_ln34_4_fu_740      |    0    |    0    |    0    |
|          |      sext_ln34_7_fu_788      |    0    |    0    |    0    |
|          |      sext_ln34_10_fu_808     |    0    |    0    |    0    |
|          |      sext_ln34_13_fu_836     |    0    |    0    |    0    |
|          |      sext_ln34_15_fu_844     |    0    |    0    |    0    |
|          |      sext_ln34_2_fu_867      |    0    |    0    |    0    |
|          |      sext_ln34_3_fu_871      |    0    |    0    |    0    |
|          |      sext_ln34_5_fu_874      |    0    |    0    |    0    |
|   sext   |      sext_ln34_6_fu_878      |    0    |    0    |    0    |
|          |      sext_ln34_8_fu_907      |    0    |    0    |    0    |
|          |      sext_ln34_9_fu_911      |    0    |    0    |    0    |
|          |      sext_ln34_11_fu_914     |    0    |    0    |    0    |
|          |      sext_ln34_12_fu_918     |    0    |    0    |    0    |
|          |      sext_ln34_14_fu_949     |    0    |    0    |    0    |
|          |      sext_ln34_16_fu_953     |    0    |    0    |    0    |
|          |      sext_ln34_17_fu_986     |    0    |    0    |    0    |
|          |      sext_ln34_18_fu_990     |    0    |    0    |    0    |
|          |     sext_ln34_19_fu_1018     |    0    |    0    |    0    |
|          |       sext_ln40_fu_1050      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_889       |    0    |    0    |    0    |
|          |      trunc_ln40_1_fu_898     |    0    |    0    |    0    |
|          |      trunc_ln40_2_fu_931     |    0    |    0    |    0    |
|          |      trunc_ln40_3_fu_940     |    0    |    0    |    0    |
|partselect|      trunc_ln40_4_fu_968     |    0    |    0    |    0    |
|          |      trunc_ln40_5_fu_977     |    0    |    0    |    0    |
|          |     trunc_ln40_6_fu_1000     |    0    |    0    |    0    |
|          |     trunc_ln40_7_fu_1009     |    0    |    0    |    0    |
|          |     trunc_ln40_8_fu_1022     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    9    |   2044  |   1211  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln22_3_reg_1143  |   10   |
|  add_ln34_10_reg_1431  |   10   |
|  add_ln34_11_reg_1436  |   10   |
|  add_ln34_23_reg_1176  |   10   |
|   add_ln34_3_reg_1330  |   11   |
|   add_ln34_4_reg_1335  |    5   |
|   add_ln34_5_reg_1371  |   11   |
|   add_ln34_6_reg_1376  |   11   |
|   add_ln34_7_reg_1381  |   11   |
|   add_ln34_8_reg_1386  |   11   |
|   add_ln34_9_reg_1426  |   10   |
|    add_ln34_reg_1320   |   11   |
|   add_ln40_1_reg_1507  |   16   |
|   add_ln40_3_reg_1522  |   16   |
|   add_ln40_4_reg_1537  |   16   |
|   add_ln40_6_reg_1557  |   16   |
|   add_ln40_8_reg_1562  |   16   |
|    add_ln40_reg_1341   |   11   |
|    and_ln34_reg_1208   |    1   |
|   icmp_ln22_reg_1129   |    1   |
|   icmp_ln23_reg_1189   |    1   |
|   icmp_ln34_reg_1125   |    1   |
|indvar_flatten71_reg_176|   10   |
| indvar_flatten_reg_200 |   10   |
| input_addr_10_reg_1416 |   14   |
| input_addr_11_reg_1421 |   14   |
| input_addr_12_reg_1472 |   14   |
| input_addr_13_reg_1477 |   14   |
| input_addr_14_reg_1502 |   14   |
|  input_addr_7_reg_1366 |   14   |
|  input_addr_8_reg_1396 |   14   |
|  input_addr_9_reg_1401 |   14   |
|   input_addr_reg_1361  |   14   |
|   mul_ln34_1_reg_1457  |   30   |
|   mul_ln34_2_reg_1487  |   30   |
|   mul_ln34_3_reg_1497  |   30   |
|   mul_ln34_4_reg_1512  |   30   |
|   mul_ln34_5_reg_1517  |   30   |
|   mul_ln34_6_reg_1527  |   30   |
|   mul_ln34_7_reg_1532  |   30   |
|   mul_ln34_8_reg_1552  |   30   |
|    mul_ln34_reg_1447   |   30   |
|     or_ln_reg_1391     |    2   |
|     out_d_0_reg_188    |    1   |
|     out_d_reg_1148     |    1   |
|     out_h_0_reg_211    |    5   |
|     out_h_reg_1218     |    5   |
|  out_w_0_mid2_reg_1226 |    5   |
|     out_w_0_reg_223    |    5   |
|     out_w_reg_1289     |    5   |
|         reg_235        |   16   |
|         reg_240        |   16   |
| select_ln22_3_reg_1296 |   10   |
|  select_ln22_reg_1257  |    5   |
| select_ln34_13_reg_1194|    1   |
| select_ln34_14_reg_1202|    1   |
| select_ln34_15_reg_1356|    2   |
|  select_ln34_reg_1181  |    5   |
|  sext_ln34_12_reg_1492 |   30   |
|  sext_ln34_3_reg_1441  |   30   |
|  sext_ln34_6_reg_1452  |   30   |
|  sext_ln34_9_reg_1482  |   30   |
| tmp5_0_0_mid1_reg_1234 |   11   |
| tmp5_0_0_mid2_reg_1267 |   11   |
|    tmp5_0_0_reg_1156   |   11   |
| tmp5_1_0_mid1_reg_1274 |   11   |
| tmp5_1_0_mid2_reg_1301 |   11   |
|    tmp5_1_0_reg_1161   |   11   |
| tmp5_2_0_mid1_reg_1279 |   10   |
| tmp5_2_0_mid2_reg_1308 |   10   |
|    tmp5_2_0_reg_1166   |   10   |
|   tmp6_mid1_reg_1251   |    5   |
|      tmp6_reg_1119     |    5   |
|  tmp7_mid167_reg_1262  |    7   |
|   tmp7_mid1_reg_1284   |   11   |
|      tmp7_reg_1171     |   11   |
|  tmp_1_0_mid1_reg_1239 |    5   |
|    tmp_1_0_reg_1107    |    5   |
|  tmp_2_0_mid1_reg_1245 |    5   |
|    tmp_2_0_reg_1113    |    5   |
|     tmp_5_reg_1406     |   16   |
|     tmp_6_reg_1411     |   16   |
|     tmp_7_reg_1462     |   16   |
|     tmp_8_reg_1467     |   16   |
|  trunc_ln40_6_reg_1542 |   16   |
|  trunc_ln40_7_reg_1547 |   16   |
|  zext_ln34_15_reg_1315 |   11   |
|  zext_ln34_17_reg_1325 |   11   |
|  zext_ln34_34_reg_1351 |    2   |
|   zext_ln34_reg_1346   |    2   |
+------------------------+--------+
|          Total         |  1114  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_89     |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_89     |  p2  |   8  |   0  |    0   ||    41   |
| indvar_flatten71_reg_176 |  p0  |   2  |  10  |   20   ||    9    |
|      out_d_0_reg_188     |  p0  |   2  |   1  |    2   ||    9    |
|      out_h_0_reg_211     |  p0  |   2  |   5  |   10   ||    9    |
|      out_w_0_reg_223     |  p0  |   2  |   5  |   10   ||    9    |
|          reg_235         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_240         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_728        |  p4  |   2  |   1  |    2   ||    9    |
|        grp_fu_748        |  p4  |   2  |   1  |    2   ||    9    |
|        grp_fu_796        |  p4  |   2  |   2  |    4   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   254  || 19.9732 ||   169   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |  2044  |  1211  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   169  |
|  Register |    -   |    -   |  1114  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   19   |  3158  |  1380  |
+-----------+--------+--------+--------+--------+
