#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000203c43df740 .scope module, "NeuralNetworkFPGA" "NeuralNetworkFPGA" 2 96;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 18 "SW";
    .port_info 2 /INPUT 1 "KEY0";
    .port_info 3 /OUTPUT 7 "HEX0";
    .port_info 4 /OUTPUT 7 "HEX1";
    .port_info 5 /OUTPUT 7 "HEX2";
    .port_info 6 /OUTPUT 7 "HEX3";
    .port_info 7 /OUTPUT 7 "HEX4";
    .port_info 8 /OUTPUT 7 "HEX5";
    .port_info 9 /OUTPUT 7 "HEX6";
    .port_info 10 /OUTPUT 7 "HEX7";
o00000203c4740768 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4818560_0 .net "CLOCK_50", 0 0, o00000203c4740768;  0 drivers
o00000203c4740798 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c4818060_0 .net "HEX0", 6 0, o00000203c4740798;  0 drivers
o00000203c47407c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c4817840_0 .net "HEX1", 6 0, o00000203c47407c8;  0 drivers
o00000203c47407f8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c4818100_0 .net "HEX2", 6 0, o00000203c47407f8;  0 drivers
o00000203c4740828 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c4818880_0 .net "HEX3", 6 0, o00000203c4740828;  0 drivers
o00000203c4740858 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c48181a0_0 .net "HEX4", 6 0, o00000203c4740858;  0 drivers
o00000203c4740888 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c4818240_0 .net "HEX5", 6 0, o00000203c4740888;  0 drivers
o00000203c47408b8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c4817ca0_0 .net "HEX6", 6 0, o00000203c47408b8;  0 drivers
o00000203c47408e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000203c48191e0_0 .net "HEX7", 6 0, o00000203c47408e8;  0 drivers
o00000203c4740918 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4818a60_0 .net "KEY0", 0 0, o00000203c4740918;  0 drivers
o00000203c4740948 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203c4817de0_0 .net "SW", 17 0, o00000203c4740948;  0 drivers
L_00000203c4832018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000203c48186a0_0 .net/2s *"_ivl_2", 31 0, L_00000203c4832018;  1 drivers
v00000203c48195a0_0 .var "alpha", 31 0;
o00000203c471aea8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4818920_0 .net "clock", 0 0, o00000203c471aea8;  0 drivers
o00000203c47409a8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203c48178e0_0 .net "deltafunction_value", 127 0, o00000203c47409a8;  0 drivers
v00000203c4818380_0 .net "hidden_layer1_hidden_layer2", 95 0, L_00000203c481f7c0;  1 drivers
v00000203c4818420_0 .net "hidden_layer2_softmax_layer", 95 0, L_00000203c488fed0;  1 drivers
v00000203c4819460_0 .var "in1", 31 0;
v00000203c4817ac0_0 .var "in2", 31 0;
v00000203c4817b60_0 .var "in3", 31 0;
v00000203c48189c0_0 .var "in4", 31 0;
v00000203c48173e0_0 .net "input_layer_out", 127 0, L_00000203c4817980;  1 drivers
v00000203c48184c0_0 .var "label1", 31 0;
v00000203c4817d40_0 .var "label2", 31 0;
v00000203c4818600_0 .var "label3", 31 0;
v00000203c4818b00_0 .net "softmax_layer_layer_control", 95 0, L_00000203c48d20f0;  1 drivers
L_00000203c4817e80 .concat [ 32 32 32 32], v00000203c4819460_0, v00000203c4817ac0_0, v00000203c4817b60_0, v00000203c48189c0_0;
L_00000203c48196e0 .part L_00000203c4832018, 0, 1;
L_00000203c4820440 .part L_00000203c4817980, 0, 96;
L_00000203c481f900 .part o00000203c47409a8, 0, 96;
L_00000203c4890290 .part o00000203c47409a8, 0, 96;
L_00000203c48d3590 .part o00000203c47409a8, 0, 96;
S_00000203c44a89d0 .scope module, "hl1" "hidden_layer" 2 138, 3 40 0, S_00000203c43df740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "layer_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 96 "input_layer";
    .port_info 4 /INPUT 2 "weight_memory_address";
    .port_info 5 /INPUT 2 "layer_state";
    .port_info 6 /INPUT 96 "deltafunctions_value";
    .port_info 7 /OUTPUT 96 "neurons_weight";
    .port_info 8 /OUTPUT 96 "output_layer";
P_00000203c4649600 .param/l "NUM_NEURONS" 0 3 41, +C4<00000000000000000000000000000011>;
v00000203c477ebc0_0 .net "alpha", 31 0, v00000203c48195a0_0;  1 drivers
v00000203c477ef80_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c477fde0_0 .net "deltafunctions_value", 95 0, L_00000203c481f900;  1 drivers
v00000203c4780a60_0 .net "input_layer", 95 0, L_00000203c4820440;  1 drivers
o00000203c471b4a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c477f0c0_0 .net "layer_enable", 0 0, o00000203c471b4a8;  0 drivers
o00000203c471b508 .functor BUFZ 2, C4<zz>; HiZ drive
v00000203c4780d80_0 .net "layer_state", 1 0, o00000203c471b508;  0 drivers
v00000203c477fc00_0 .net "neurons_weight", 95 0, L_00000203c481f860;  1 drivers
v00000203c477fb60_0 .net "output_layer", 95 0, L_00000203c481f7c0;  alias, 1 drivers
o00000203c471b568 .functor BUFZ 2, C4<zz>; HiZ drive
v00000203c477f020_0 .net "weight_memory_address", 1 0, o00000203c471b568;  0 drivers
L_00000203c481a900 .part L_00000203c481f900, 0, 32;
L_00000203c481c200 .part L_00000203c481f900, 32, 32;
L_00000203c48203a0 .part L_00000203c481f900, 64, 32;
L_00000203c481f860 .concat8 [ 32 32 32 0], v00000203c4768ba0_0, v00000203c47773c0_0, v00000203c4780380_0;
L_00000203c481f7c0 .concat8 [ 32 32 32 0], v00000203c4767d40_0, v00000203c4776ce0_0, v00000203c477e300_0;
S_00000203c4604c80 .scope module, "n0" "hidden_neuron" 3 56, 4 103 0, S_00000203c44a89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 96 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000203c4649f80 .param/l "NUM_INPUTS" 0 4 103, +C4<00000000000000000000000000000011>;
v00000203c4768420_0 .net "A1_MEM", 31 0, v00000203c46cd900_0;  1 drivers
v00000203c47689c0_0 .net "M1_M2", 31 0, L_00000203c481b080;  1 drivers
v00000203c4769000_0 .net "M2_A1", 31 0, L_00000203c4819b40;  1 drivers
v00000203c4768a60_0 .net "MEM_OUT", 31 0, v00000203c4766da0_0;  1 drivers
v00000203c4768b00_0 .net "MUX_OUT", 31 0, v00000203c4766f80_0;  1 drivers
v00000203c476a0e0_0 .net "RELU_OUT", 31 0, v00000203c4767020_0;  1 drivers
v00000203c4768560_0 .net "Z_RELU", 31 0, v00000203c4766440_0;  1 drivers
v00000203c4767d40_0 .var "a", 31 0;
v00000203c47693c0_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c4769c80_0 .var "bias", 31 0;
v00000203c4769140_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4767c00_0 .var "data_counter", 1 0;
v00000203c4768c40_0 .net "deltafunction_value", 31 0, L_00000203c481a900;  1 drivers
v00000203c4769460_0 .var "enable_Z", 0 0;
v00000203c4767de0_0 .net "inputdata", 95 0, L_00000203c4820440;  alias, 1 drivers
v00000203c4769500_0 .var "neuron_backpropagation_state", 1 0;
v00000203c4769dc0_0 .var "neuron_deltafunction_state", 1 0;
v00000203c47691e0_0 .net "neuron_enable", 0 0, o00000203c471b4a8;  alias, 0 drivers
v00000203c4767ca0_0 .var "neuron_feedfoward_state", 1 0;
v00000203c4768ce0_0 .net "neuron_state", 1 0, o00000203c471b508;  alias, 0 drivers
v00000203c4768ba0_0 .var "weight", 31 0;
v00000203c4768740_0 .net "weight_memory_address", 1 0, o00000203c471b568;  alias, 0 drivers
v00000203c4769a00_0 .var "write_enable", 0 0;
v00000203c4767fc0_0 .var/i "z_counter", 31 0;
S_00000203c4716fb0 .scope module, "A1" "ieee754_adder" 4 177, 5 61 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4649dc0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c46cdd60_0 .net "A", 31 0, v00000203c4766da0_0;  alias, 1 drivers
v00000203c46cc000_0 .net "A_Exponent", 7 0, L_00000203c481a040;  1 drivers
v00000203c46cd360_0 .net "A_Mantissa", 23 0, L_00000203c481c0c0;  1 drivers
v00000203c46cde00_0 .net "A_sign", 0 0, L_00000203c481bd00;  1 drivers
v00000203c46cda40_0 .var "A_swap", 31 0;
v00000203c46cd4a0_0 .net "B", 31 0, L_00000203c4819b40;  alias, 1 drivers
v00000203c46cc5a0_0 .net "B_Exponent", 7 0, L_00000203c481bbc0;  1 drivers
v00000203c46cc320_0 .net "B_Mantissa", 23 0, L_00000203c481a860;  1 drivers
v00000203c46cd0e0_0 .var "B_shifted_mantissa", 23 0;
v00000203c46cd2c0_0 .net "B_sign", 0 0, L_00000203c481a180;  1 drivers
v00000203c46cc500_0 .var "B_swap", 31 0;
v00000203c46cd180_0 .var "Exponent", 7 0;
v00000203c46ccb40_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c46cdea0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832450;  1 drivers
L_00000203c48324e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c46cc960_0 .net/2u *"_ivl_20", 0 0, L_00000203c48324e0;  1 drivers
v00000203c46cd220_0 .net *"_ivl_23", 30 0, L_00000203c481c020;  1 drivers
L_00000203c4832528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c46ccfa0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4832528;  1 drivers
v00000203c46cdf40_0 .net *"_ivl_29", 30 0, L_00000203c481b9e0;  1 drivers
v00000203c46cbf60_0 .net *"_ivl_3", 22 0, L_00000203c4819c80;  1 drivers
L_00000203c4832498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c46cb7e0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832498;  1 drivers
v00000203c46ccd20_0 .net *"_ivl_9", 22 0, L_00000203c481bc60;  1 drivers
v00000203c46cb880_0 .var "carry", 0 0;
v00000203c46cd400_0 .net "comp", 0 0, v00000203c46cb9c0_0;  1 drivers
v00000203c46cd540_0 .var "diff_Exponent", 7 0;
v00000203c46cba60_0 .var/i "i", 31 0;
v00000203c46cd900_0 .var "result", 31 0;
E_00000203c464a9c0/0 .event anyedge, v00000203c46cb9c0_0, v00000203c46cdd60_0, v00000203c46cd4a0_0, v00000203c46cc000_0;
E_00000203c464a9c0/1 .event anyedge, v00000203c46cc5a0_0, v00000203c46cc320_0, v00000203c46cd540_0, v00000203c46cde00_0;
E_00000203c464a9c0/2 .event anyedge, v00000203c46cd2c0_0, v00000203c46cd360_0, v00000203c46cd0e0_0, v00000203c46cb880_0;
E_00000203c464a9c0/3 .event anyedge, v00000203c46ccb40_0, v00000203c46cd180_0;
E_00000203c464a9c0 .event/or E_00000203c464a9c0/0, E_00000203c464a9c0/1, E_00000203c464a9c0/2, E_00000203c464a9c0/3;
L_00000203c4819c80 .part v00000203c46cda40_0, 0, 23;
L_00000203c481c0c0 .concat [ 23 1 0 0], L_00000203c4819c80, L_00000203c4832450;
L_00000203c481bc60 .part v00000203c46cc500_0, 0, 23;
L_00000203c481a860 .concat [ 23 1 0 0], L_00000203c481bc60, L_00000203c4832498;
L_00000203c481a040 .part v00000203c46cda40_0, 23, 8;
L_00000203c481bbc0 .part v00000203c46cc500_0, 23, 8;
L_00000203c481bd00 .part v00000203c46cda40_0, 31, 1;
L_00000203c481a180 .part v00000203c46cc500_0, 31, 1;
L_00000203c481c020 .part v00000203c4766da0_0, 0, 31;
L_00000203c481b940 .concat [ 31 1 0 0], L_00000203c481c020, L_00000203c48324e0;
L_00000203c481b9e0 .part L_00000203c4819b40, 0, 31;
L_00000203c481bee0 .concat [ 31 1 0 0], L_00000203c481b9e0, L_00000203c4832528;
S_00000203c4717140 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4716fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c46d2fe0_0 .net "A", 31 0, L_00000203c481b940;  1 drivers
v00000203c46cb920_0 .net "B", 31 0, L_00000203c481bee0;  1 drivers
v00000203c46cb9c0_0 .var "result", 0 0;
E_00000203c464b0c0 .event anyedge, v00000203c46d2fe0_0, v00000203c46cb920_0, v00000203c46cb9c0_0;
S_00000203c3fb0740 .scope module, "M1" "ieee754_multiplier" 4 165, 5 122 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464a2c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c46cbd80_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c46cc0a0_0 .net "A_Exponent", 7 0, L_00000203c481a680;  1 drivers
v00000203c46cbec0_0 .net "A_Mantissa", 23 0, L_00000203c481bda0;  1 drivers
v00000203c46cca00_0 .net "A_sign", 0 0, L_00000203c481aae0;  1 drivers
v00000203c46cd5e0_0 .net "B", 31 0, v00000203c4766f80_0;  alias, 1 drivers
v00000203c46cd680_0 .net "B_Exponent", 7 0, L_00000203c481ab80;  1 drivers
v00000203c46cc8c0_0 .net "B_Mantissa", 23 0, L_00000203c481b440;  1 drivers
v00000203c46ccbe0_0 .net "B_sign", 0 0, L_00000203c4819dc0;  1 drivers
v00000203c46cc140_0 .var "Exponent", 7 0;
v00000203c46cc640_0 .var "Mantissa", 22 0;
v00000203c46ccc80_0 .var "Sign", 0 0;
v00000203c46cbb00_0 .var "Temp_Exponent", 8 0;
v00000203c46cd9a0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c46cd7c0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832330;  1 drivers
v00000203c46cbc40_0 .net *"_ivl_3", 22 0, L_00000203c481b1c0;  1 drivers
L_00000203c4832378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c46cc1e0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832378;  1 drivers
v00000203c46cd720_0 .net *"_ivl_9", 22 0, L_00000203c4819be0;  1 drivers
v00000203c46ccdc0_0 .net "result", 31 0, L_00000203c481b080;  alias, 1 drivers
E_00000203c464a240/0 .event anyedge, v00000203c46cc0a0_0, v00000203c46cd680_0, v00000203c46cbec0_0, v00000203c46cc8c0_0;
E_00000203c464a240/1 .event anyedge, v00000203c46cd9a0_0, v00000203c46cbb00_0, v00000203c46cca00_0, v00000203c46ccbe0_0;
E_00000203c464a240 .event/or E_00000203c464a240/0, E_00000203c464a240/1;
L_00000203c481b1c0 .part v00000203c48195a0_0, 0, 23;
L_00000203c481bda0 .concat [ 23 1 0 0], L_00000203c481b1c0, L_00000203c4832330;
L_00000203c4819be0 .part v00000203c4766f80_0, 0, 23;
L_00000203c481b440 .concat [ 23 1 0 0], L_00000203c4819be0, L_00000203c4832378;
L_00000203c481a680 .part v00000203c48195a0_0, 23, 8;
L_00000203c481ab80 .part v00000203c4766f80_0, 23, 8;
L_00000203c481aae0 .part v00000203c48195a0_0, 31, 1;
L_00000203c4819dc0 .part v00000203c4766f80_0, 31, 1;
L_00000203c481b080 .concat [ 23 8 1 0], v00000203c46cc640_0, v00000203c46cc140_0, v00000203c46ccc80_0;
S_00000203c3fb08d0 .scope module, "M2" "ieee754_multiplier" 4 171, 5 122 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464aac0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c46cd860_0 .net "A", 31 0, L_00000203c481b080;  alias, 1 drivers
v00000203c46cdae0_0 .net "A_Exponent", 7 0, L_00000203c481a720;  1 drivers
v00000203c46cce60_0 .net "A_Mantissa", 23 0, L_00000203c481b260;  1 drivers
v00000203c46cbba0_0 .net "A_sign", 0 0, L_00000203c481ae00;  1 drivers
v00000203c46cdb80_0 .net "B", 31 0, L_00000203c481a900;  alias, 1 drivers
v00000203c46cc780_0 .net "B_Exponent", 7 0, L_00000203c481b620;  1 drivers
v00000203c46ccf00_0 .net "B_Mantissa", 23 0, L_00000203c481a9a0;  1 drivers
v00000203c46cdc20_0 .net "B_sign", 0 0, L_00000203c481b4e0;  1 drivers
v00000203c46cc280_0 .var "Exponent", 7 0;
v00000203c46cbce0_0 .var "Mantissa", 22 0;
v00000203c46cdcc0_0 .var "Sign", 0 0;
v00000203c46cc3c0_0 .var "Temp_Exponent", 8 0;
v00000203c46cc460_0 .var "Temp_Mantissa", 47 0;
L_00000203c48323c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c46cbe20_0 .net/2u *"_ivl_0", 0 0, L_00000203c48323c0;  1 drivers
v00000203c46cc6e0_0 .net *"_ivl_3", 22 0, L_00000203c481acc0;  1 drivers
L_00000203c4832408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c46cc820_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832408;  1 drivers
v00000203c46ccaa0_0 .net *"_ivl_9", 22 0, L_00000203c4819fa0;  1 drivers
v00000203c46cd040_0 .net "result", 31 0, L_00000203c4819b40;  alias, 1 drivers
E_00000203c464b140/0 .event anyedge, v00000203c46cdae0_0, v00000203c46cc780_0, v00000203c46cce60_0, v00000203c46ccf00_0;
E_00000203c464b140/1 .event anyedge, v00000203c46cc460_0, v00000203c46cc3c0_0, v00000203c46cbba0_0, v00000203c46cdc20_0;
E_00000203c464b140 .event/or E_00000203c464b140/0, E_00000203c464b140/1;
L_00000203c481acc0 .part L_00000203c481b080, 0, 23;
L_00000203c481b260 .concat [ 23 1 0 0], L_00000203c481acc0, L_00000203c48323c0;
L_00000203c4819fa0 .part L_00000203c481a900, 0, 23;
L_00000203c481a9a0 .concat [ 23 1 0 0], L_00000203c4819fa0, L_00000203c4832408;
L_00000203c481a720 .part L_00000203c481b080, 23, 8;
L_00000203c481b620 .part L_00000203c481a900, 23, 8;
L_00000203c481ae00 .part L_00000203c481b080, 31, 1;
L_00000203c481b4e0 .part L_00000203c481a900, 31, 1;
L_00000203c4819b40 .concat [ 23 8 1 0], v00000203c46cbce0_0, v00000203c46cc280_0, v00000203c46cdcc0_0;
S_00000203c3fb2c50 .scope module, "Z" "Z" 4 149, 4 21 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c464ac40 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c4767700_0 .net "A1_Z", 31 0, v00000203c447c250_0;  1 drivers
v00000203c4766bc0_0 .net "A2_OUT", 31 0, v00000203c4765400_0;  1 drivers
v00000203c4767160_0 .net "M1_A1", 31 0, L_00000203c481b3a0;  1 drivers
v00000203c47670c0_0 .var "Z", 31 0;
v00000203c4766120_0 .net "bias", 31 0, v00000203c4769c80_0;  1 drivers
v00000203c47654a0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47666c0_0 .net "enable", 0 0, v00000203c4769460_0;  1 drivers
v00000203c47661c0_0 .var "index", 31 0;
v00000203c47663a0_0 .net "neuron_input", 31 0, v00000203c4766f80_0;  alias, 1 drivers
o00000203c471af38 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4766580_0 .net "reset", 0 0, o00000203c471af38;  0 drivers
v00000203c4766440_0 .var "result", 31 0;
v00000203c4766620_0 .net "weight", 31 0, v00000203c4766da0_0;  alias, 1 drivers
E_00000203c464acc0 .event posedge, v00000203c47654a0_0;
S_00000203c3fb2de0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c3fb2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464a5c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4626140_0 .net "A", 31 0, v00000203c47670c0_0;  1 drivers
v00000203c4625b00_0 .net "A_Exponent", 7 0, L_00000203c481a540;  1 drivers
v00000203c4626280_0 .net "A_Mantissa", 23 0, L_00000203c481a400;  1 drivers
v00000203c4626d20_0 .net "A_sign", 0 0, L_00000203c481b8a0;  1 drivers
v00000203c4628ee0_0 .var "A_swap", 31 0;
v00000203c4623760_0 .net "B", 31 0, L_00000203c481b3a0;  alias, 1 drivers
v00000203c4581630_0 .net "B_Exponent", 7 0, L_00000203c481b760;  1 drivers
v00000203c4582b70_0 .net "B_Mantissa", 23 0, L_00000203c4819a00;  1 drivers
v00000203c45831b0_0 .var "B_shifted_mantissa", 23 0;
v00000203c45837f0_0 .net "B_sign", 0 0, L_00000203c481a5e0;  1 drivers
v00000203c4583890_0 .var "B_swap", 31 0;
v00000203c4585370_0 .var "Exponent", 7 0;
v00000203c4400710_0 .var "Temp_Mantissa", 23 0;
L_00000203c48320f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4401250_0 .net/2u *"_ivl_0", 0 0, L_00000203c48320f0;  1 drivers
L_00000203c4832180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4400cb0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4832180;  1 drivers
v00000203c44a7640_0 .net *"_ivl_23", 30 0, L_00000203c4819f00;  1 drivers
L_00000203c48321c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c44a4c60_0 .net/2u *"_ivl_26", 0 0, L_00000203c48321c8;  1 drivers
v00000203c44a5f20_0 .net *"_ivl_29", 30 0, L_00000203c4819aa0;  1 drivers
v00000203c43adc50_0 .net *"_ivl_3", 22 0, L_00000203c481b6c0;  1 drivers
L_00000203c4832138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c43accb0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832138;  1 drivers
v00000203c43b7f10_0 .net *"_ivl_9", 22 0, L_00000203c4819960;  1 drivers
v00000203c43b93b0_0 .var "carry", 0 0;
v00000203c441d8d0_0 .net "comp", 0 0, v00000203c46274a0_0;  1 drivers
v00000203c441e050_0 .var "diff_Exponent", 7 0;
v00000203c447dd30_0 .var/i "i", 31 0;
v00000203c447c250_0 .var "result", 31 0;
E_00000203c464a680/0 .event anyedge, v00000203c46274a0_0, v00000203c4626140_0, v00000203c4623760_0, v00000203c4625b00_0;
E_00000203c464a680/1 .event anyedge, v00000203c4581630_0, v00000203c4582b70_0, v00000203c441e050_0, v00000203c4626d20_0;
E_00000203c464a680/2 .event anyedge, v00000203c45837f0_0, v00000203c4626280_0, v00000203c45831b0_0, v00000203c43b93b0_0;
E_00000203c464a680/3 .event anyedge, v00000203c4400710_0, v00000203c4585370_0;
E_00000203c464a680 .event/or E_00000203c464a680/0, E_00000203c464a680/1, E_00000203c464a680/2, E_00000203c464a680/3;
L_00000203c481b6c0 .part v00000203c4628ee0_0, 0, 23;
L_00000203c481a400 .concat [ 23 1 0 0], L_00000203c481b6c0, L_00000203c48320f0;
L_00000203c4819960 .part v00000203c4583890_0, 0, 23;
L_00000203c4819a00 .concat [ 23 1 0 0], L_00000203c4819960, L_00000203c4832138;
L_00000203c481a540 .part v00000203c4628ee0_0, 23, 8;
L_00000203c481b760 .part v00000203c4583890_0, 23, 8;
L_00000203c481b8a0 .part v00000203c4628ee0_0, 31, 1;
L_00000203c481a5e0 .part v00000203c4583890_0, 31, 1;
L_00000203c4819f00 .part v00000203c47670c0_0, 0, 31;
L_00000203c4819d20 .concat [ 31 1 0 0], L_00000203c4819f00, L_00000203c4832180;
L_00000203c4819aa0 .part L_00000203c481b3a0, 0, 31;
L_00000203c481a4a0 .concat [ 31 1 0 0], L_00000203c4819aa0, L_00000203c48321c8;
S_00000203c3f90bd0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c3fb2de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c46cfa20_0 .net "A", 31 0, L_00000203c4819d20;  1 drivers
v00000203c46d0a60_0 .net "B", 31 0, L_00000203c481a4a0;  1 drivers
v00000203c46274a0_0 .var "result", 0 0;
E_00000203c464ae80 .event anyedge, v00000203c46cfa20_0, v00000203c46d0a60_0, v00000203c46274a0_0;
S_00000203c3f90d60 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c3fb2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b100 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c45cb340_0 .net "A", 31 0, v00000203c47670c0_0;  alias, 1 drivers
v00000203c4385830_0 .net "A_Exponent", 7 0, L_00000203c4819e60;  1 drivers
v00000203c43f2e40_0 .net "A_Mantissa", 23 0, L_00000203c481ac20;  1 drivers
v00000203c447a100_0 .net "A_sign", 0 0, L_00000203c481b580;  1 drivers
v00000203c44e0db0_0 .var "A_swap", 31 0;
v00000203c4765e00_0 .net "B", 31 0, v00000203c4769c80_0;  alias, 1 drivers
v00000203c47678e0_0 .net "B_Exponent", 7 0, L_00000203c481b300;  1 drivers
v00000203c47673e0_0 .net "B_Mantissa", 23 0, L_00000203c481a2c0;  1 drivers
v00000203c4765360_0 .var "B_shifted_mantissa", 23 0;
v00000203c47659a0_0 .net "B_sign", 0 0, L_00000203c481af40;  1 drivers
v00000203c4767480_0 .var "B_swap", 31 0;
v00000203c4765860_0 .var "Exponent", 7 0;
v00000203c47668a0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47669e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832210;  1 drivers
L_00000203c48322a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4766080_0 .net/2u *"_ivl_20", 0 0, L_00000203c48322a0;  1 drivers
v00000203c4766800_0 .net *"_ivl_23", 30 0, L_00000203c481afe0;  1 drivers
L_00000203c48322e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4766300_0 .net/2u *"_ivl_26", 0 0, L_00000203c48322e8;  1 drivers
v00000203c4766260_0 .net *"_ivl_29", 30 0, L_00000203c481b120;  1 drivers
v00000203c4765c20_0 .net *"_ivl_3", 22 0, L_00000203c481b800;  1 drivers
L_00000203c4832258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4766d00_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832258;  1 drivers
v00000203c4765a40_0 .net *"_ivl_9", 22 0, L_00000203c481aea0;  1 drivers
v00000203c4767840_0 .var "carry", 0 0;
v00000203c4765ea0_0 .net "comp", 0 0, v00000203c45cd280_0;  1 drivers
v00000203c47675c0_0 .var "diff_Exponent", 7 0;
v00000203c4765cc0_0 .var/i "i", 31 0;
v00000203c4765400_0 .var "result", 31 0;
E_00000203c464ae40/0 .event anyedge, v00000203c45cd280_0, v00000203c4626140_0, v00000203c4765e00_0, v00000203c4385830_0;
E_00000203c464ae40/1 .event anyedge, v00000203c47678e0_0, v00000203c47673e0_0, v00000203c47675c0_0, v00000203c447a100_0;
E_00000203c464ae40/2 .event anyedge, v00000203c47659a0_0, v00000203c43f2e40_0, v00000203c4765360_0, v00000203c4767840_0;
E_00000203c464ae40/3 .event anyedge, v00000203c47668a0_0, v00000203c4765860_0;
E_00000203c464ae40 .event/or E_00000203c464ae40/0, E_00000203c464ae40/1, E_00000203c464ae40/2, E_00000203c464ae40/3;
L_00000203c481b800 .part v00000203c44e0db0_0, 0, 23;
L_00000203c481ac20 .concat [ 23 1 0 0], L_00000203c481b800, L_00000203c4832210;
L_00000203c481aea0 .part v00000203c4767480_0, 0, 23;
L_00000203c481a2c0 .concat [ 23 1 0 0], L_00000203c481aea0, L_00000203c4832258;
L_00000203c4819e60 .part v00000203c44e0db0_0, 23, 8;
L_00000203c481b300 .part v00000203c4767480_0, 23, 8;
L_00000203c481b580 .part v00000203c44e0db0_0, 31, 1;
L_00000203c481af40 .part v00000203c4767480_0, 31, 1;
L_00000203c481afe0 .part v00000203c47670c0_0, 0, 31;
L_00000203c481aa40 .concat [ 31 1 0 0], L_00000203c481afe0, L_00000203c48322a0;
L_00000203c481b120 .part v00000203c4769c80_0, 0, 31;
L_00000203c481a360 .concat [ 31 1 0 0], L_00000203c481b120, L_00000203c48322e8;
S_00000203c3f85ca0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c3f90d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c452a7f0_0 .net "A", 31 0, L_00000203c481aa40;  1 drivers
v00000203c45281d0_0 .net "B", 31 0, L_00000203c481a360;  1 drivers
v00000203c45cd280_0 .var "result", 0 0;
E_00000203c464a1c0 .event anyedge, v00000203c452a7f0_0, v00000203c45281d0_0, v00000203c45cd280_0;
S_00000203c476d4a0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c3fb2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464a400 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47655e0_0 .net "A", 31 0, v00000203c4766da0_0;  alias, 1 drivers
v00000203c4767340_0 .net "A_Exponent", 7 0, L_00000203c4817a20;  1 drivers
v00000203c4767520_0 .net "A_Mantissa", 23 0, L_00000203c4817f20;  1 drivers
v00000203c4766e40_0 .net "A_sign", 0 0, L_00000203c481a0e0;  1 drivers
v00000203c47672a0_0 .net "B", 31 0, v00000203c4766f80_0;  alias, 1 drivers
v00000203c4765d60_0 .net "B_Exponent", 7 0, L_00000203c481ad60;  1 drivers
v00000203c4766a80_0 .net "B_Mantissa", 23 0, L_00000203c4819820;  1 drivers
v00000203c47677a0_0 .net "B_sign", 0 0, L_00000203c481a7c0;  1 drivers
v00000203c47657c0_0 .var "Exponent", 7 0;
v00000203c4766b20_0 .var "Mantissa", 22 0;
v00000203c47664e0_0 .var "Sign", 0 0;
v00000203c4765ae0_0 .var "Temp_Exponent", 8 0;
v00000203c4765680_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4766940_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832060;  1 drivers
v00000203c47652c0_0 .net *"_ivl_3", 22 0, L_00000203c4819780;  1 drivers
L_00000203c48320a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4765b80_0 .net/2u *"_ivl_6", 0 0, L_00000203c48320a8;  1 drivers
v00000203c4765f40_0 .net *"_ivl_9", 22 0, L_00000203c4817fc0;  1 drivers
v00000203c4765fe0_0 .net "result", 31 0, L_00000203c481b3a0;  alias, 1 drivers
E_00000203c464a6c0/0 .event anyedge, v00000203c4767340_0, v00000203c4765d60_0, v00000203c4767520_0, v00000203c4766a80_0;
E_00000203c464a6c0/1 .event anyedge, v00000203c4765680_0, v00000203c4765ae0_0, v00000203c4766e40_0, v00000203c47677a0_0;
E_00000203c464a6c0 .event/or E_00000203c464a6c0/0, E_00000203c464a6c0/1;
L_00000203c4819780 .part v00000203c4766da0_0, 0, 23;
L_00000203c4817f20 .concat [ 23 1 0 0], L_00000203c4819780, L_00000203c4832060;
L_00000203c4817fc0 .part v00000203c4766f80_0, 0, 23;
L_00000203c4819820 .concat [ 23 1 0 0], L_00000203c4817fc0, L_00000203c48320a8;
L_00000203c4817a20 .part v00000203c4766da0_0, 23, 8;
L_00000203c481ad60 .part v00000203c4766f80_0, 23, 8;
L_00000203c481a0e0 .part v00000203c4766da0_0, 31, 1;
L_00000203c481a7c0 .part v00000203c4766f80_0, 31, 1;
L_00000203c481b3a0 .concat [ 23 8 1 0], v00000203c4766b20_0, v00000203c47657c0_0, v00000203c47664e0_0;
S_00000203c476dc70 .scope module, "mem" "memory_parametrized" 4 139, 6 33 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c464adc0 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c4766760_0 .net "address", 1 0, v00000203c4767c00_0;  1 drivers
v00000203c4766c60_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4765900_0 .var/i "i", 31 0;
v00000203c4767200 .array "mem", 2 0, 31 0;
v00000203c4766da0_0 .var "read_data", 31 0;
o00000203c471b148 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4767660_0 .net "reset", 0 0, o00000203c471b148;  0 drivers
v00000203c4765180_0 .net "write_data", 31 0, v00000203c46cd900_0;  alias, 1 drivers
v00000203c4765220_0 .net "write_enable", 0 0, v00000203c4769a00_0;  1 drivers
E_00000203c464ae00 .event anyedge, v00000203c4766760_0;
S_00000203c476d950 .scope module, "mux" "multiplexer_parametrized" 4 131, 6 1 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c4214820 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c4214858 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c4766ee0_0 .net "in", 95 0, L_00000203c4820440;  alias, 1 drivers
v00000203c4766f80_0 .var "out", 31 0;
v00000203c4765540_0 .net "sel", 1 0, v00000203c4767c00_0;  alias, 1 drivers
E_00000203c464af80 .event anyedge, v00000203c4766760_0, v00000203c4766ee0_0;
S_00000203c476de00 .scope module, "relu" "relu" 4 158, 4 1 0, S_00000203c4604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000203c4765720_0 .net "Z", 31 0, v00000203c4766440_0;  alias, 1 drivers
v00000203c4767020_0 .var "a", 31 0;
E_00000203c464a200 .event anyedge, v00000203c4766440_0;
S_00000203c476df90 .scope module, "n1" "hidden_neuron" 3 70, 4 103 0, S_00000203c44a89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 96 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000203c464a600 .param/l "NUM_INPUTS" 0 4 103, +C4<00000000000000000000000000000011>;
v00000203c4775020_0 .net "A1_MEM", 31 0, v00000203c47696e0_0;  1 drivers
v00000203c47762e0_0 .net "M1_M2", 31 0, L_00000203c481cca0;  1 drivers
v00000203c47767e0_0 .net "M2_A1", 31 0, L_00000203c481d100;  1 drivers
v00000203c4774ee0_0 .net "MEM_OUT", 31 0, v00000203c4777140_0;  1 drivers
v00000203c4776880_0 .net "MUX_OUT", 31 0, v00000203c4777000_0;  1 drivers
v00000203c4776920_0 .net "RELU_OUT", 31 0, v00000203c4775340_0;  1 drivers
v00000203c4776c40_0 .net "Z_RELU", 31 0, v00000203c4774e40_0;  1 drivers
v00000203c4776ce0_0 .var "a", 31 0;
v00000203c4776d80_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c4776ec0_0 .var "bias", 31 0;
v00000203c4775160_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4774f80_0 .var "data_counter", 1 0;
v00000203c47750c0_0 .net "deltafunction_value", 31 0, L_00000203c481c200;  1 drivers
v00000203c4778040_0 .var "enable_Z", 0 0;
v00000203c47791c0_0 .net "inputdata", 95 0, L_00000203c4820440;  alias, 1 drivers
v00000203c4779300_0 .var "neuron_backpropagation_state", 1 0;
v00000203c47789a0_0 .var "neuron_deltafunction_state", 1 0;
v00000203c47776e0_0 .net "neuron_enable", 0 0, o00000203c471b4a8;  alias, 0 drivers
v00000203c4777500_0 .var "neuron_feedfoward_state", 1 0;
v00000203c47794e0_0 .net "neuron_state", 1 0, o00000203c471b508;  alias, 0 drivers
v00000203c47773c0_0 .var "weight", 31 0;
v00000203c4777780_0 .net "weight_memory_address", 1 0, o00000203c471b568;  alias, 0 drivers
v00000203c4779620_0 .var "write_enable", 0 0;
v00000203c4777f00_0 .var/i "z_counter", 31 0;
S_00000203c476d630 .scope module, "A1" "ieee754_adder" 4 177, 5 61 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464a500 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4769fa0_0 .net "A", 31 0, v00000203c4777140_0;  alias, 1 drivers
v00000203c4768100_0 .net "A_Exponent", 7 0, L_00000203c481e280;  1 drivers
v00000203c4768e20_0 .net "A_Mantissa", 23 0, L_00000203c481db00;  1 drivers
v00000203c47681a0_0 .net "A_sign", 0 0, L_00000203c481ce80;  1 drivers
v00000203c47687e0_0 .var "A_swap", 31 0;
v00000203c476a040_0 .net "B", 31 0, L_00000203c481d100;  alias, 1 drivers
v00000203c4769960_0 .net "B_Exponent", 7 0, L_00000203c481cd40;  1 drivers
v00000203c4768240_0 .net "B_Mantissa", 23 0, L_00000203c481e1e0;  1 drivers
v00000203c4769b40_0 .var "B_shifted_mantissa", 23 0;
v00000203c4769820_0 .net "B_sign", 0 0, L_00000203c481cac0;  1 drivers
v00000203c4768380_0 .var "B_swap", 31 0;
v00000203c47684c0_0 .var "Exponent", 7 0;
v00000203c4768600_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4767980_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832960;  1 drivers
L_00000203c48329f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47682e0_0 .net/2u *"_ivl_20", 0 0, L_00000203c48329f0;  1 drivers
v00000203c47686a0_0 .net *"_ivl_23", 30 0, L_00000203c481d880;  1 drivers
L_00000203c4832a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4769d20_0 .net/2u *"_ivl_26", 0 0, L_00000203c4832a38;  1 drivers
v00000203c47695a0_0 .net *"_ivl_29", 30 0, L_00000203c481e640;  1 drivers
v00000203c4768880_0 .net *"_ivl_3", 22 0, L_00000203c481d2e0;  1 drivers
L_00000203c48329a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4768ec0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48329a8;  1 drivers
v00000203c4767b60_0 .net *"_ivl_9", 22 0, L_00000203c481d380;  1 drivers
v00000203c4768920_0 .var "carry", 0 0;
v00000203c4768f60_0 .net "comp", 0 0, v00000203c4769280_0;  1 drivers
v00000203c47690a0_0 .var "diff_Exponent", 7 0;
v00000203c4769320_0 .var/i "i", 31 0;
v00000203c47696e0_0 .var "result", 31 0;
E_00000203c464a380/0 .event anyedge, v00000203c4769280_0, v00000203c4769fa0_0, v00000203c476a040_0, v00000203c4768100_0;
E_00000203c464a380/1 .event anyedge, v00000203c4769960_0, v00000203c4768240_0, v00000203c47690a0_0, v00000203c47681a0_0;
E_00000203c464a380/2 .event anyedge, v00000203c4769820_0, v00000203c4768e20_0, v00000203c4769b40_0, v00000203c4768920_0;
E_00000203c464a380/3 .event anyedge, v00000203c4768600_0, v00000203c47684c0_0;
E_00000203c464a380 .event/or E_00000203c464a380/0, E_00000203c464a380/1, E_00000203c464a380/2, E_00000203c464a380/3;
L_00000203c481d2e0 .part v00000203c47687e0_0, 0, 23;
L_00000203c481db00 .concat [ 23 1 0 0], L_00000203c481d2e0, L_00000203c4832960;
L_00000203c481d380 .part v00000203c4768380_0, 0, 23;
L_00000203c481e1e0 .concat [ 23 1 0 0], L_00000203c481d380, L_00000203c48329a8;
L_00000203c481e280 .part v00000203c47687e0_0, 23, 8;
L_00000203c481cd40 .part v00000203c4768380_0, 23, 8;
L_00000203c481ce80 .part v00000203c47687e0_0, 31, 1;
L_00000203c481cac0 .part v00000203c4768380_0, 31, 1;
L_00000203c481d880 .part v00000203c4777140_0, 0, 31;
L_00000203c481e320 .concat [ 31 1 0 0], L_00000203c481d880, L_00000203c48329f0;
L_00000203c481e640 .part L_00000203c481d100, 0, 31;
L_00000203c481e780 .concat [ 31 1 0 0], L_00000203c481e640, L_00000203c4832a38;
S_00000203c476dae0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c476d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4768d80_0 .net "A", 31 0, L_00000203c481e320;  1 drivers
v00000203c4769780_0 .net "B", 31 0, L_00000203c481e780;  1 drivers
v00000203c4769280_0 .var "result", 0 0;
E_00000203c464a340 .event anyedge, v00000203c4768d80_0, v00000203c4769780_0, v00000203c4769280_0;
S_00000203c476d7c0 .scope module, "M1" "ieee754_multiplier" 4 165, 5 122 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464a700 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4769e60_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47698c0_0 .net "A_Exponent", 7 0, L_00000203c481c5c0;  1 drivers
v00000203c4769aa0_0 .net "A_Mantissa", 23 0, L_00000203c481d060;  1 drivers
v00000203c4767a20_0 .net "A_sign", 0 0, L_00000203c481c840;  1 drivers
v00000203c4767ac0_0 .net "B", 31 0, v00000203c4777000_0;  alias, 1 drivers
v00000203c4769be0_0 .net "B_Exponent", 7 0, L_00000203c481da60;  1 drivers
v00000203c4769f00_0 .net "B_Mantissa", 23 0, L_00000203c481cfc0;  1 drivers
v00000203c4767e80_0 .net "B_sign", 0 0, L_00000203c481dba0;  1 drivers
v00000203c4767f20_0 .var "Exponent", 7 0;
v00000203c4768060_0 .var "Mantissa", 22 0;
v00000203c476c8e0_0 .var "Sign", 0 0;
v00000203c476c160_0 .var "Temp_Exponent", 8 0;
v00000203c476b6c0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476c2a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832840;  1 drivers
v00000203c476c5c0_0 .net *"_ivl_3", 22 0, L_00000203c481d9c0;  1 drivers
L_00000203c4832888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476c840_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832888;  1 drivers
v00000203c476c340_0 .net *"_ivl_9", 22 0, L_00000203c481d1a0;  1 drivers
v00000203c476b9e0_0 .net "result", 31 0, L_00000203c481cca0;  alias, 1 drivers
E_00000203c464a7c0/0 .event anyedge, v00000203c47698c0_0, v00000203c4769be0_0, v00000203c4769aa0_0, v00000203c4769f00_0;
E_00000203c464a7c0/1 .event anyedge, v00000203c476b6c0_0, v00000203c476c160_0, v00000203c4767a20_0, v00000203c4767e80_0;
E_00000203c464a7c0 .event/or E_00000203c464a7c0/0, E_00000203c464a7c0/1;
L_00000203c481d9c0 .part v00000203c48195a0_0, 0, 23;
L_00000203c481d060 .concat [ 23 1 0 0], L_00000203c481d9c0, L_00000203c4832840;
L_00000203c481d1a0 .part v00000203c4777000_0, 0, 23;
L_00000203c481cfc0 .concat [ 23 1 0 0], L_00000203c481d1a0, L_00000203c4832888;
L_00000203c481c5c0 .part v00000203c48195a0_0, 23, 8;
L_00000203c481da60 .part v00000203c4777000_0, 23, 8;
L_00000203c481c840 .part v00000203c48195a0_0, 31, 1;
L_00000203c481dba0 .part v00000203c4777000_0, 31, 1;
L_00000203c481cca0 .concat [ 23 8 1 0], v00000203c4768060_0, v00000203c4767f20_0, v00000203c476c8e0_0;
S_00000203c476d180 .scope module, "M2" "ieee754_multiplier" 4 171, 5 122 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464a800 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c476bd00_0 .net "A", 31 0, L_00000203c481cca0;  alias, 1 drivers
v00000203c476a900_0 .net "A_Exponent", 7 0, L_00000203c481df60;  1 drivers
v00000203c476c660_0 .net "A_Mantissa", 23 0, L_00000203c481e140;  1 drivers
v00000203c476a180_0 .net "A_sign", 0 0, L_00000203c481e3c0;  1 drivers
v00000203c476aea0_0 .net "B", 31 0, L_00000203c481c200;  alias, 1 drivers
v00000203c476b940_0 .net "B_Exponent", 7 0, L_00000203c481e000;  1 drivers
v00000203c476c700_0 .net "B_Mantissa", 23 0, L_00000203c481c660;  1 drivers
v00000203c476a4a0_0 .net "B_sign", 0 0, L_00000203c481e500;  1 drivers
v00000203c476b760_0 .var "Exponent", 7 0;
v00000203c476a360_0 .var "Mantissa", 22 0;
v00000203c476a720_0 .var "Sign", 0 0;
v00000203c476b580_0 .var "Temp_Exponent", 8 0;
v00000203c476af40_0 .var "Temp_Mantissa", 47 0;
L_00000203c48328d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476a860_0 .net/2u *"_ivl_0", 0 0, L_00000203c48328d0;  1 drivers
v00000203c476a540_0 .net *"_ivl_3", 22 0, L_00000203c481ca20;  1 drivers
L_00000203c4832918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476bda0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832918;  1 drivers
v00000203c476ab80_0 .net *"_ivl_9", 22 0, L_00000203c481d6a0;  1 drivers
v00000203c476ac20_0 .net "result", 31 0, L_00000203c481d100;  alias, 1 drivers
E_00000203c464b540/0 .event anyedge, v00000203c476a900_0, v00000203c476b940_0, v00000203c476c660_0, v00000203c476c700_0;
E_00000203c464b540/1 .event anyedge, v00000203c476af40_0, v00000203c476b580_0, v00000203c476a180_0, v00000203c476a4a0_0;
E_00000203c464b540 .event/or E_00000203c464b540/0, E_00000203c464b540/1;
L_00000203c481ca20 .part L_00000203c481cca0, 0, 23;
L_00000203c481e140 .concat [ 23 1 0 0], L_00000203c481ca20, L_00000203c48328d0;
L_00000203c481d6a0 .part L_00000203c481c200, 0, 23;
L_00000203c481c660 .concat [ 23 1 0 0], L_00000203c481d6a0, L_00000203c4832918;
L_00000203c481df60 .part L_00000203c481cca0, 23, 8;
L_00000203c481e000 .part L_00000203c481c200, 23, 8;
L_00000203c481e3c0 .part L_00000203c481cca0, 31, 1;
L_00000203c481e500 .part L_00000203c481c200, 31, 1;
L_00000203c481d100 .concat [ 23 8 1 0], v00000203c476a360_0, v00000203c476b760_0, v00000203c476a720_0;
S_00000203c476d310 .scope module, "Z" "Z" 4 149, 4 21 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c464b640 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c4774d00_0 .net "A1_Z", 31 0, v00000203c476b1c0_0;  1 drivers
v00000203c4776060_0 .net "A2_OUT", 31 0, v00000203c4776380_0;  1 drivers
v00000203c47764c0_0 .net "M1_A1", 31 0, L_00000203c481dec0;  1 drivers
v00000203c4775de0_0 .var "Z", 31 0;
v00000203c4775c00_0 .net "bias", 31 0, v00000203c4776ec0_0;  1 drivers
v00000203c4776560_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4776b00_0 .net "enable", 0 0, v00000203c4778040_0;  1 drivers
v00000203c4775660_0 .var "index", 31 0;
v00000203c4774da0_0 .net "neuron_input", 31 0, v00000203c4777000_0;  alias, 1 drivers
o00000203c471d578 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47757a0_0 .net "reset", 0 0, o00000203c471d578;  0 drivers
v00000203c4774e40_0 .var "result", 31 0;
v00000203c47769c0_0 .net "weight", 31 0, v00000203c4777140_0;  alias, 1 drivers
S_00000203c4771910 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c476d310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b9c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c476bc60_0 .net "A", 31 0, v00000203c4775de0_0;  1 drivers
v00000203c476acc0_0 .net "A_Exponent", 7 0, L_00000203c481cb60;  1 drivers
v00000203c476a5e0_0 .net "A_Mantissa", 23 0, L_00000203c481dce0;  1 drivers
v00000203c476ae00_0 .net "A_sign", 0 0, L_00000203c481d4c0;  1 drivers
v00000203c476a400_0 .var "A_swap", 31 0;
v00000203c476c3e0_0 .net "B", 31 0, L_00000203c481dec0;  alias, 1 drivers
v00000203c476a680_0 .net "B_Exponent", 7 0, L_00000203c481c8e0;  1 drivers
v00000203c476b800_0 .net "B_Mantissa", 23 0, L_00000203c481cde0;  1 drivers
v00000203c476c480_0 .var "B_shifted_mantissa", 23 0;
v00000203c476b080_0 .net "B_sign", 0 0, L_00000203c481de20;  1 drivers
v00000203c476b8a0_0 .var "B_swap", 31 0;
v00000203c476ba80_0 .var "Exponent", 7 0;
v00000203c476b120_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476bb20_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832600;  1 drivers
L_00000203c4832690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c476b300_0 .net/2u *"_ivl_20", 0 0, L_00000203c4832690;  1 drivers
v00000203c476bf80_0 .net *"_ivl_23", 30 0, L_00000203c481c2a0;  1 drivers
L_00000203c48326d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c476c200_0 .net/2u *"_ivl_26", 0 0, L_00000203c48326d8;  1 drivers
v00000203c476bee0_0 .net *"_ivl_29", 30 0, L_00000203c481d7e0;  1 drivers
v00000203c476a9a0_0 .net *"_ivl_3", 22 0, L_00000203c481c980;  1 drivers
L_00000203c4832648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476a2c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832648;  1 drivers
v00000203c476a7c0_0 .net *"_ivl_9", 22 0, L_00000203c481dd80;  1 drivers
v00000203c476b260_0 .var "carry", 0 0;
v00000203c476bbc0_0 .net "comp", 0 0, v00000203c476afe0_0;  1 drivers
v00000203c476aa40_0 .var "diff_Exponent", 7 0;
v00000203c476b440_0 .var/i "i", 31 0;
v00000203c476b1c0_0 .var "result", 31 0;
E_00000203c464b480/0 .event anyedge, v00000203c476afe0_0, v00000203c476bc60_0, v00000203c476c3e0_0, v00000203c476acc0_0;
E_00000203c464b480/1 .event anyedge, v00000203c476a680_0, v00000203c476b800_0, v00000203c476aa40_0, v00000203c476ae00_0;
E_00000203c464b480/2 .event anyedge, v00000203c476b080_0, v00000203c476a5e0_0, v00000203c476c480_0, v00000203c476b260_0;
E_00000203c464b480/3 .event anyedge, v00000203c476b120_0, v00000203c476ba80_0;
E_00000203c464b480 .event/or E_00000203c464b480/0, E_00000203c464b480/1, E_00000203c464b480/2, E_00000203c464b480/3;
L_00000203c481c980 .part v00000203c476a400_0, 0, 23;
L_00000203c481dce0 .concat [ 23 1 0 0], L_00000203c481c980, L_00000203c4832600;
L_00000203c481dd80 .part v00000203c476b8a0_0, 0, 23;
L_00000203c481cde0 .concat [ 23 1 0 0], L_00000203c481dd80, L_00000203c4832648;
L_00000203c481cb60 .part v00000203c476a400_0, 23, 8;
L_00000203c481c8e0 .part v00000203c476b8a0_0, 23, 8;
L_00000203c481d4c0 .part v00000203c476a400_0, 31, 1;
L_00000203c481de20 .part v00000203c476b8a0_0, 31, 1;
L_00000203c481c2a0 .part v00000203c4775de0_0, 0, 31;
L_00000203c481d240 .concat [ 31 1 0 0], L_00000203c481c2a0, L_00000203c4832690;
L_00000203c481d7e0 .part L_00000203c481dec0, 0, 31;
L_00000203c481cf20 .concat [ 31 1 0 0], L_00000203c481d7e0, L_00000203c48326d8;
S_00000203c4771aa0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4771910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c476a220_0 .net "A", 31 0, L_00000203c481d240;  1 drivers
v00000203c476be40_0 .net "B", 31 0, L_00000203c481cf20;  1 drivers
v00000203c476afe0_0 .var "result", 0 0;
E_00000203c464be00 .event anyedge, v00000203c476a220_0, v00000203c476be40_0, v00000203c476afe0_0;
S_00000203c4770fb0 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c476d310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464bf40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c476c020_0 .net "A", 31 0, v00000203c4775de0_0;  alias, 1 drivers
v00000203c476b4e0_0 .net "A_Exponent", 7 0, L_00000203c481dc40;  1 drivers
v00000203c476b620_0 .net "A_Mantissa", 23 0, L_00000203c481c160;  1 drivers
v00000203c476c0c0_0 .net "A_sign", 0 0, L_00000203c481cc00;  1 drivers
v00000203c476b3a0_0 .var "A_swap", 31 0;
v00000203c476c7a0_0 .net "B", 31 0, v00000203c4776ec0_0;  alias, 1 drivers
v00000203c476cfc0_0 .net "B_Exponent", 7 0, L_00000203c481e460;  1 drivers
v00000203c476d060_0 .net "B_Mantissa", 23 0, L_00000203c481c480;  1 drivers
v00000203c476cac0_0 .var "B_shifted_mantissa", 23 0;
v00000203c476cca0_0 .net "B_sign", 0 0, L_00000203c481d740;  1 drivers
v00000203c476cf20_0 .var "B_swap", 31 0;
v00000203c476cc00_0 .var "Exponent", 7 0;
v00000203c476ca20_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c476cd40_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832720;  1 drivers
L_00000203c48327b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c476c980_0 .net/2u *"_ivl_20", 0 0, L_00000203c48327b0;  1 drivers
v00000203c476cde0_0 .net *"_ivl_23", 30 0, L_00000203c481e8c0;  1 drivers
L_00000203c48327f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c476ce80_0 .net/2u *"_ivl_26", 0 0, L_00000203c48327f8;  1 drivers
v00000203c476cb60_0 .net *"_ivl_29", 30 0, L_00000203c481e5a0;  1 drivers
v00000203c4776600_0 .net *"_ivl_3", 22 0, L_00000203c481e6e0;  1 drivers
L_00000203c4832768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4775f20_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832768;  1 drivers
v00000203c47749e0_0 .net *"_ivl_9", 22 0, L_00000203c481c520;  1 drivers
v00000203c4774a80_0 .var "carry", 0 0;
v00000203c4775ac0_0 .net "comp", 0 0, v00000203c476ad60_0;  1 drivers
v00000203c4774b20_0 .var "diff_Exponent", 7 0;
v00000203c4775840_0 .var/i "i", 31 0;
v00000203c4776380_0 .var "result", 31 0;
E_00000203c464be40/0 .event anyedge, v00000203c476ad60_0, v00000203c476bc60_0, v00000203c476c7a0_0, v00000203c476b4e0_0;
E_00000203c464be40/1 .event anyedge, v00000203c476cfc0_0, v00000203c476d060_0, v00000203c4774b20_0, v00000203c476c0c0_0;
E_00000203c464be40/2 .event anyedge, v00000203c476cca0_0, v00000203c476b620_0, v00000203c476cac0_0, v00000203c4774a80_0;
E_00000203c464be40/3 .event anyedge, v00000203c476ca20_0, v00000203c476cc00_0;
E_00000203c464be40 .event/or E_00000203c464be40/0, E_00000203c464be40/1, E_00000203c464be40/2, E_00000203c464be40/3;
L_00000203c481e6e0 .part v00000203c476b3a0_0, 0, 23;
L_00000203c481c160 .concat [ 23 1 0 0], L_00000203c481e6e0, L_00000203c4832720;
L_00000203c481c520 .part v00000203c476cf20_0, 0, 23;
L_00000203c481c480 .concat [ 23 1 0 0], L_00000203c481c520, L_00000203c4832768;
L_00000203c481dc40 .part v00000203c476b3a0_0, 23, 8;
L_00000203c481e460 .part v00000203c476cf20_0, 23, 8;
L_00000203c481cc00 .part v00000203c476b3a0_0, 31, 1;
L_00000203c481d740 .part v00000203c476cf20_0, 31, 1;
L_00000203c481e8c0 .part v00000203c4775de0_0, 0, 31;
L_00000203c481c7a0 .concat [ 31 1 0 0], L_00000203c481e8c0, L_00000203c48327b0;
L_00000203c481e5a0 .part v00000203c4776ec0_0, 0, 31;
L_00000203c481e820 .concat [ 31 1 0 0], L_00000203c481e5a0, L_00000203c48327f8;
S_00000203c47715f0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4770fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c476aae0_0 .net "A", 31 0, L_00000203c481c7a0;  1 drivers
v00000203c476c520_0 .net "B", 31 0, L_00000203c481e820;  1 drivers
v00000203c476ad60_0 .var "result", 0 0;
E_00000203c464b580 .event anyedge, v00000203c476aae0_0, v00000203c476c520_0, v00000203c476ad60_0;
S_00000203c47707e0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c476d310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464bd80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4775480_0 .net "A", 31 0, v00000203c4777140_0;  alias, 1 drivers
v00000203c4776420_0 .net "A_Exponent", 7 0, L_00000203c481a220;  1 drivers
v00000203c4776e20_0 .net "A_Mantissa", 23 0, L_00000203c481ba80;  1 drivers
v00000203c47753e0_0 .net "A_sign", 0 0, L_00000203c481e0a0;  1 drivers
v00000203c47755c0_0 .net "B", 31 0, v00000203c4777000_0;  alias, 1 drivers
v00000203c47752a0_0 .net "B_Exponent", 7 0, L_00000203c481d420;  1 drivers
v00000203c4775ca0_0 .net "B_Mantissa", 23 0, L_00000203c481be40;  1 drivers
v00000203c47761a0_0 .net "B_sign", 0 0, L_00000203c481c700;  1 drivers
v00000203c4775b60_0 .var "Exponent", 7 0;
v00000203c4774bc0_0 .var "Mantissa", 22 0;
v00000203c47758e0_0 .var "Sign", 0 0;
v00000203c4775700_0 .var "Temp_Exponent", 8 0;
v00000203c4775e80_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4775d40_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832570;  1 drivers
v00000203c4775a20_0 .net *"_ivl_3", 22 0, L_00000203c481bf80;  1 drivers
L_00000203c48325b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4776a60_0 .net/2u *"_ivl_6", 0 0, L_00000203c48325b8;  1 drivers
v00000203c4775520_0 .net *"_ivl_9", 22 0, L_00000203c481bb20;  1 drivers
v00000203c4774c60_0 .net "result", 31 0, L_00000203c481dec0;  alias, 1 drivers
E_00000203c464b500/0 .event anyedge, v00000203c4776420_0, v00000203c47752a0_0, v00000203c4776e20_0, v00000203c4775ca0_0;
E_00000203c464b500/1 .event anyedge, v00000203c4775e80_0, v00000203c4775700_0, v00000203c47753e0_0, v00000203c47761a0_0;
E_00000203c464b500 .event/or E_00000203c464b500/0, E_00000203c464b500/1;
L_00000203c481bf80 .part v00000203c4777140_0, 0, 23;
L_00000203c481ba80 .concat [ 23 1 0 0], L_00000203c481bf80, L_00000203c4832570;
L_00000203c481bb20 .part v00000203c4777000_0, 0, 23;
L_00000203c481be40 .concat [ 23 1 0 0], L_00000203c481bb20, L_00000203c48325b8;
L_00000203c481a220 .part v00000203c4777140_0, 23, 8;
L_00000203c481d420 .part v00000203c4777000_0, 23, 8;
L_00000203c481e0a0 .part v00000203c4777140_0, 31, 1;
L_00000203c481c700 .part v00000203c4777000_0, 31, 1;
L_00000203c481dec0 .concat [ 23 8 1 0], v00000203c4774bc0_0, v00000203c4775b60_0, v00000203c47758e0_0;
S_00000203c4771140 .scope module, "mem" "memory_parametrized" 4 139, 6 33 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c464b700 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c47766a0_0 .net "address", 1 0, v00000203c4774f80_0;  1 drivers
v00000203c4776f60_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4775980_0 .var/i "i", 31 0;
v00000203c4776ba0 .array "mem", 2 0, 31 0;
v00000203c4777140_0 .var "read_data", 31 0;
o00000203c471d788 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4775fc0_0 .net "reset", 0 0, o00000203c471d788;  0 drivers
v00000203c4775200_0 .net "write_data", 31 0, v00000203c47696e0_0;  alias, 1 drivers
v00000203c47770a0_0 .net "write_enable", 0 0, v00000203c4779620_0;  1 drivers
E_00000203c464b600 .event anyedge, v00000203c47766a0_0;
S_00000203c4770650 .scope module, "mux" "multiplexer_parametrized" 4 131, 6 1 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c4214da0 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c4214dd8 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c4776100_0 .net "in", 95 0, L_00000203c4820440;  alias, 1 drivers
v00000203c4777000_0 .var "out", 31 0;
v00000203c4776240_0 .net "sel", 1 0, v00000203c4774f80_0;  alias, 1 drivers
E_00000203c464bb00 .event anyedge, v00000203c47766a0_0, v00000203c4766ee0_0;
S_00000203c4771780 .scope module, "relu" "relu" 4 158, 4 1 0, S_00000203c476df90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000203c4776740_0 .net "Z", 31 0, v00000203c4774e40_0;  alias, 1 drivers
v00000203c4775340_0 .var "a", 31 0;
E_00000203c464bb80 .event anyedge, v00000203c4774e40_0;
S_00000203c4770970 .scope module, "n2" "hidden_neuron" 3 84, 4 103 0, S_00000203c44a89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 96 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000203c464b780 .param/l "NUM_INPUTS" 0 4 103, +C4<00000000000000000000000000000011>;
v00000203c477e3a0_0 .net "A1_MEM", 31 0, v00000203c47771e0_0;  1 drivers
v00000203c477e440_0 .net "M1_M2", 31 0, L_00000203c4820580;  1 drivers
v00000203c477e080_0 .net "M2_A1", 31 0, L_00000203c48209e0;  1 drivers
v00000203c477cbe0_0 .net "MEM_OUT", 31 0, v00000203c477dea0_0;  1 drivers
v00000203c477cfa0_0 .net "MUX_OUT", 31 0, v00000203c477dfe0_0;  1 drivers
v00000203c477d680_0 .net "RELU_OUT", 31 0, v00000203c477cf00_0;  1 drivers
v00000203c477e1c0_0 .net "Z_RELU", 31 0, v00000203c477cd20_0;  1 drivers
v00000203c477e300_0 .var "a", 31 0;
v00000203c477e4e0_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c477e6c0_0 .var "bias", 31 0;
v00000203c477c780_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c477e760_0 .var "data_counter", 1 0;
v00000203c477e940_0 .net "deltafunction_value", 31 0, L_00000203c48203a0;  1 drivers
v00000203c477c640_0 .var "enable_Z", 0 0;
v00000203c477f700_0 .net "inputdata", 95 0, L_00000203c4820440;  alias, 1 drivers
v00000203c4780560_0 .var "neuron_backpropagation_state", 1 0;
v00000203c477ffc0_0 .var "neuron_deltafunction_state", 1 0;
v00000203c477fac0_0 .net "neuron_enable", 0 0, o00000203c471b4a8;  alias, 0 drivers
v00000203c477e9e0_0 .var "neuron_feedfoward_state", 1 0;
v00000203c477f840_0 .net "neuron_state", 1 0, o00000203c471b508;  alias, 0 drivers
v00000203c4780380_0 .var "weight", 31 0;
v00000203c477ea80_0 .net "weight_memory_address", 1 0, o00000203c471b568;  alias, 0 drivers
v00000203c4780b00_0 .var "write_enable", 0 0;
v00000203c4780920_0 .var/i "z_counter", 31 0;
S_00000203c47712d0 .scope module, "A1" "ieee754_adder" 4 177, 5 61 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b740 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4778ea0_0 .net "A", 31 0, v00000203c477dea0_0;  alias, 1 drivers
v00000203c47780e0_0 .net "A_Exponent", 7 0, L_00000203c4820080;  1 drivers
v00000203c4778360_0 .net "A_Mantissa", 23 0, L_00000203c4820300;  1 drivers
v00000203c4778a40_0 .net "A_sign", 0 0, L_00000203c4820f80;  1 drivers
v00000203c47793a0_0 .var "A_swap", 31 0;
v00000203c4778720_0 .net "B", 31 0, L_00000203c48209e0;  alias, 1 drivers
v00000203c4779760_0 .net "B_Exponent", 7 0, L_00000203c4820e40;  1 drivers
v00000203c4778d60_0 .net "B_Mantissa", 23 0, L_00000203c481f400;  1 drivers
v00000203c47796c0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47787c0_0 .net "B_sign", 0 0, L_00000203c481f4a0;  1 drivers
v00000203c4779800_0 .var "B_swap", 31 0;
v00000203c4777b40_0 .var "Exponent", 7 0;
v00000203c47785e0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4778180_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832e70;  1 drivers
L_00000203c4832f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4777c80_0 .net/2u *"_ivl_20", 0 0, L_00000203c4832f00;  1 drivers
v00000203c4777e60_0 .net *"_ivl_23", 30 0, L_00000203c481f540;  1 drivers
L_00000203c4832f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4778cc0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4832f48;  1 drivers
v00000203c47798a0_0 .net *"_ivl_29", 30 0, L_00000203c48210c0;  1 drivers
v00000203c4778220_0 .net *"_ivl_3", 22 0, L_00000203c4820b20;  1 drivers
L_00000203c4832eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47782c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832eb8;  1 drivers
v00000203c4779940_0 .net *"_ivl_9", 22 0, L_00000203c4820da0;  1 drivers
v00000203c4777dc0_0 .var "carry", 0 0;
v00000203c4777be0_0 .net "comp", 0 0, v00000203c4779580_0;  1 drivers
v00000203c4777820_0 .var "diff_Exponent", 7 0;
v00000203c4777fa0_0 .var/i "i", 31 0;
v00000203c47771e0_0 .var "result", 31 0;
E_00000203c464b840/0 .event anyedge, v00000203c4779580_0, v00000203c4778ea0_0, v00000203c4778720_0, v00000203c47780e0_0;
E_00000203c464b840/1 .event anyedge, v00000203c4779760_0, v00000203c4778d60_0, v00000203c4777820_0, v00000203c4778a40_0;
E_00000203c464b840/2 .event anyedge, v00000203c47787c0_0, v00000203c4778360_0, v00000203c47796c0_0, v00000203c4777dc0_0;
E_00000203c464b840/3 .event anyedge, v00000203c47785e0_0, v00000203c4777b40_0;
E_00000203c464b840 .event/or E_00000203c464b840/0, E_00000203c464b840/1, E_00000203c464b840/2, E_00000203c464b840/3;
L_00000203c4820b20 .part v00000203c47793a0_0, 0, 23;
L_00000203c4820300 .concat [ 23 1 0 0], L_00000203c4820b20, L_00000203c4832e70;
L_00000203c4820da0 .part v00000203c4779800_0, 0, 23;
L_00000203c481f400 .concat [ 23 1 0 0], L_00000203c4820da0, L_00000203c4832eb8;
L_00000203c4820080 .part v00000203c47793a0_0, 23, 8;
L_00000203c4820e40 .part v00000203c4779800_0, 23, 8;
L_00000203c4820f80 .part v00000203c47793a0_0, 31, 1;
L_00000203c481f4a0 .part v00000203c4779800_0, 31, 1;
L_00000203c481f540 .part v00000203c477dea0_0, 0, 31;
L_00000203c481f5e0 .concat [ 31 1 0 0], L_00000203c481f540, L_00000203c4832f00;
L_00000203c48210c0 .part L_00000203c48209e0, 0, 31;
L_00000203c481f720 .concat [ 31 1 0 0], L_00000203c48210c0, L_00000203c4832f48;
S_00000203c4770e20 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47712d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4777aa0_0 .net "A", 31 0, L_00000203c481f5e0;  1 drivers
v00000203c4779260_0 .net "B", 31 0, L_00000203c481f720;  1 drivers
v00000203c4779580_0 .var "result", 0 0;
E_00000203c464b1c0 .event anyedge, v00000203c4777aa0_0, v00000203c4779260_0, v00000203c4779580_0;
S_00000203c4771460 .scope module, "M1" "ieee754_multiplier" 4 165, 5 122 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b940 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47778c0_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c4778ae0_0 .net "A_Exponent", 7 0, L_00000203c4820c60;  1 drivers
v00000203c4777280_0 .net "A_Mantissa", 23 0, L_00000203c481fea0;  1 drivers
v00000203c4777320_0 .net "A_sign", 0 0, L_00000203c4820260;  1 drivers
v00000203c4778e00_0 .net "B", 31 0, v00000203c477dfe0_0;  alias, 1 drivers
v00000203c4778f40_0 .net "B_Exponent", 7 0, L_00000203c481fb80;  1 drivers
v00000203c4778fe0_0 .net "B_Mantissa", 23 0, L_00000203c481edc0;  1 drivers
v00000203c4778400_0 .net "B_sign", 0 0, L_00000203c4820d00;  1 drivers
v00000203c4779120_0 .var "Exponent", 7 0;
v00000203c4778b80_0 .var "Mantissa", 22 0;
v00000203c4777d20_0 .var "Sign", 0 0;
v00000203c47784a0_0 .var "Temp_Exponent", 8 0;
v00000203c4778c20_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4777460_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832d50;  1 drivers
v00000203c4778540_0 .net *"_ivl_3", 22 0, L_00000203c4820800;  1 drivers
L_00000203c4832d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4779080_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832d98;  1 drivers
v00000203c4778680_0 .net *"_ivl_9", 22 0, L_00000203c481ed20;  1 drivers
v00000203c4779440_0 .net "result", 31 0, L_00000203c4820580;  alias, 1 drivers
E_00000203c464b5c0/0 .event anyedge, v00000203c4778ae0_0, v00000203c4778f40_0, v00000203c4777280_0, v00000203c4778fe0_0;
E_00000203c464b5c0/1 .event anyedge, v00000203c4778c20_0, v00000203c47784a0_0, v00000203c4777320_0, v00000203c4778400_0;
E_00000203c464b5c0 .event/or E_00000203c464b5c0/0, E_00000203c464b5c0/1;
L_00000203c4820800 .part v00000203c48195a0_0, 0, 23;
L_00000203c481fea0 .concat [ 23 1 0 0], L_00000203c4820800, L_00000203c4832d50;
L_00000203c481ed20 .part v00000203c477dfe0_0, 0, 23;
L_00000203c481edc0 .concat [ 23 1 0 0], L_00000203c481ed20, L_00000203c4832d98;
L_00000203c4820c60 .part v00000203c48195a0_0, 23, 8;
L_00000203c481fb80 .part v00000203c477dfe0_0, 23, 8;
L_00000203c4820260 .part v00000203c48195a0_0, 31, 1;
L_00000203c4820d00 .part v00000203c477dfe0_0, 31, 1;
L_00000203c4820580 .concat [ 23 8 1 0], v00000203c4778b80_0, v00000203c4779120_0, v00000203c4777d20_0;
S_00000203c47701a0 .scope module, "M2" "ieee754_multiplier" 4 171, 5 122 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b7c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4778860_0 .net "A", 31 0, L_00000203c4820580;  alias, 1 drivers
v00000203c4777960_0 .net "A_Exponent", 7 0, L_00000203c481f040;  1 drivers
v00000203c47775a0_0 .net "A_Mantissa", 23 0, L_00000203c4820bc0;  1 drivers
v00000203c4777640_0 .net "A_sign", 0 0, L_00000203c481f360;  1 drivers
v00000203c4778900_0 .net "B", 31 0, L_00000203c48203a0;  alias, 1 drivers
v00000203c477b1a0_0 .net "B_Exponent", 7 0, L_00000203c481f9a0;  1 drivers
v00000203c477be20_0 .net "B_Mantissa", 23 0, L_00000203c4821020;  1 drivers
v00000203c4779d00_0 .net "B_sign", 0 0, L_00000203c4820ee0;  1 drivers
v00000203c477af20_0 .var "Exponent", 7 0;
v00000203c4779bc0_0 .var "Mantissa", 22 0;
v00000203c4779f80_0 .var "Sign", 0 0;
v00000203c477ade0_0 .var "Temp_Exponent", 8 0;
v00000203c477a700_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477a0c0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832de0;  1 drivers
v00000203c4779da0_0 .net *"_ivl_3", 22 0, L_00000203c481efa0;  1 drivers
L_00000203c4832e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4779e40_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832e28;  1 drivers
v00000203c477afc0_0 .net *"_ivl_9", 22 0, L_00000203c481f2c0;  1 drivers
v00000203c477aac0_0 .net "result", 31 0, L_00000203c48209e0;  alias, 1 drivers
E_00000203c464ba00/0 .event anyedge, v00000203c4777960_0, v00000203c477b1a0_0, v00000203c47775a0_0, v00000203c477be20_0;
E_00000203c464ba00/1 .event anyedge, v00000203c477a700_0, v00000203c477ade0_0, v00000203c4777640_0, v00000203c4779d00_0;
E_00000203c464ba00 .event/or E_00000203c464ba00/0, E_00000203c464ba00/1;
L_00000203c481efa0 .part L_00000203c4820580, 0, 23;
L_00000203c4820bc0 .concat [ 23 1 0 0], L_00000203c481efa0, L_00000203c4832de0;
L_00000203c481f2c0 .part L_00000203c48203a0, 0, 23;
L_00000203c4821020 .concat [ 23 1 0 0], L_00000203c481f2c0, L_00000203c4832e28;
L_00000203c481f040 .part L_00000203c4820580, 23, 8;
L_00000203c481f9a0 .part L_00000203c48203a0, 23, 8;
L_00000203c481f360 .part L_00000203c4820580, 31, 1;
L_00000203c4820ee0 .part L_00000203c48203a0, 31, 1;
L_00000203c48209e0 .concat [ 23 8 1 0], v00000203c4779bc0_0, v00000203c477af20_0, v00000203c4779f80_0;
S_00000203c4771c30 .scope module, "Z" "Z" 4 149, 4 21 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c464b800 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c477e120_0 .net "A1_Z", 31 0, v00000203c477ae80_0;  1 drivers
v00000203c477cb40_0 .net "A2_OUT", 31 0, v00000203c477c280_0;  1 drivers
v00000203c477d900_0 .net "M1_A1", 31 0, L_00000203c481f180;  1 drivers
v00000203c477c320_0 .var "Z", 31 0;
v00000203c477c5a0_0 .net "bias", 31 0, v00000203c477e6c0_0;  1 drivers
v00000203c477d400_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c477d040_0 .net "enable", 0 0, v00000203c477c640_0;  1 drivers
v00000203c477d540_0 .var "index", 31 0;
v00000203c477d4a0_0 .net "neuron_input", 31 0, v00000203c477dfe0_0;  alias, 1 drivers
o00000203c471faf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c477dcc0_0 .net "reset", 0 0, o00000203c471faf8;  0 drivers
v00000203c477cd20_0 .var "result", 31 0;
v00000203c477dae0_0 .net "weight", 31 0, v00000203c477dea0_0;  alias, 1 drivers
S_00000203c4771dc0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c4771c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b880 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c477b9c0_0 .net "A", 31 0, v00000203c477c320_0;  1 drivers
v00000203c477bb00_0 .net "A_Exponent", 7 0, L_00000203c481eaa0;  1 drivers
v00000203c477b060_0 .net "A_Mantissa", 23 0, L_00000203c481fd60;  1 drivers
v00000203c4779c60_0 .net "A_sign", 0 0, L_00000203c481e960;  1 drivers
v00000203c477b560_0 .var "A_swap", 31 0;
v00000203c477ba60_0 .net "B", 31 0, L_00000203c481f180;  alias, 1 drivers
v00000203c477b100_0 .net "B_Exponent", 7 0, L_00000203c481f680;  1 drivers
v00000203c477bba0_0 .net "B_Mantissa", 23 0, L_00000203c481ee60;  1 drivers
v00000203c477bec0_0 .var "B_shifted_mantissa", 23 0;
v00000203c477a160_0 .net "B_sign", 0 0, L_00000203c481ea00;  1 drivers
v00000203c477bc40_0 .var "B_swap", 31 0;
v00000203c477a200_0 .var "Exponent", 7 0;
v00000203c477aa20_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4779ee0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832b10;  1 drivers
L_00000203c4832ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c477bf60_0 .net/2u *"_ivl_20", 0 0, L_00000203c4832ba0;  1 drivers
v00000203c477a8e0_0 .net *"_ivl_23", 30 0, L_00000203c481eb40;  1 drivers
L_00000203c4832be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c477a840_0 .net/2u *"_ivl_26", 0 0, L_00000203c4832be8;  1 drivers
v00000203c477a020_0 .net *"_ivl_29", 30 0, L_00000203c48206c0;  1 drivers
v00000203c477b4c0_0 .net *"_ivl_3", 22 0, L_00000203c481f0e0;  1 drivers
L_00000203c4832b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477a2a0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832b58;  1 drivers
v00000203c477a660_0 .net *"_ivl_9", 22 0, L_00000203c4820a80;  1 drivers
v00000203c477bce0_0 .var "carry", 0 0;
v00000203c477a480_0 .net "comp", 0 0, v00000203c477ab60_0;  1 drivers
v00000203c477a340_0 .var "diff_Exponent", 7 0;
v00000203c477ac00_0 .var/i "i", 31 0;
v00000203c477ae80_0 .var "result", 31 0;
E_00000203c464ba40/0 .event anyedge, v00000203c477ab60_0, v00000203c477b9c0_0, v00000203c477ba60_0, v00000203c477bb00_0;
E_00000203c464ba40/1 .event anyedge, v00000203c477b100_0, v00000203c477bba0_0, v00000203c477a340_0, v00000203c4779c60_0;
E_00000203c464ba40/2 .event anyedge, v00000203c477a160_0, v00000203c477b060_0, v00000203c477bec0_0, v00000203c477bce0_0;
E_00000203c464ba40/3 .event anyedge, v00000203c477aa20_0, v00000203c477a200_0;
E_00000203c464ba40 .event/or E_00000203c464ba40/0, E_00000203c464ba40/1, E_00000203c464ba40/2, E_00000203c464ba40/3;
L_00000203c481f0e0 .part v00000203c477b560_0, 0, 23;
L_00000203c481fd60 .concat [ 23 1 0 0], L_00000203c481f0e0, L_00000203c4832b10;
L_00000203c4820a80 .part v00000203c477bc40_0, 0, 23;
L_00000203c481ee60 .concat [ 23 1 0 0], L_00000203c4820a80, L_00000203c4832b58;
L_00000203c481eaa0 .part v00000203c477b560_0, 23, 8;
L_00000203c481f680 .part v00000203c477bc40_0, 23, 8;
L_00000203c481e960 .part v00000203c477b560_0, 31, 1;
L_00000203c481ea00 .part v00000203c477bc40_0, 31, 1;
L_00000203c481eb40 .part v00000203c477c320_0, 0, 31;
L_00000203c48204e0 .concat [ 31 1 0 0], L_00000203c481eb40, L_00000203c4832ba0;
L_00000203c48206c0 .part L_00000203c481f180, 0, 31;
L_00000203c48208a0 .concat [ 31 1 0 0], L_00000203c48206c0, L_00000203c4832be8;
S_00000203c4771f50 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4771dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c477ad40_0 .net "A", 31 0, L_00000203c48204e0;  1 drivers
v00000203c47799e0_0 .net "B", 31 0, L_00000203c48208a0;  1 drivers
v00000203c477ab60_0 .var "result", 0 0;
E_00000203c464bbc0 .event anyedge, v00000203c477ad40_0, v00000203c47799e0_0, v00000203c477ab60_0;
S_00000203c4770330 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c4771c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464b340 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c477bd80_0 .net "A", 31 0, v00000203c477c320_0;  alias, 1 drivers
v00000203c477b240_0 .net "A_Exponent", 7 0, L_00000203c4820760;  1 drivers
v00000203c477a980_0 .net "A_Mantissa", 23 0, L_00000203c481ebe0;  1 drivers
v00000203c477b2e0_0 .net "A_sign", 0 0, L_00000203c481f220;  1 drivers
v00000203c477a3e0_0 .var "A_swap", 31 0;
v00000203c477aca0_0 .net "B", 31 0, v00000203c477e6c0_0;  alias, 1 drivers
v00000203c477c0a0_0 .net "B_Exponent", 7 0, L_00000203c481fcc0;  1 drivers
v00000203c477b6a0_0 .net "B_Mantissa", 23 0, L_00000203c48201c0;  1 drivers
v00000203c477b740_0 .var "B_shifted_mantissa", 23 0;
v00000203c477b7e0_0 .net "B_sign", 0 0, L_00000203c481ff40;  1 drivers
v00000203c477c140_0 .var "B_swap", 31 0;
v00000203c4779a80_0 .var "Exponent", 7 0;
v00000203c477b920_0 .var "Temp_Mantissa", 23 0;
L_00000203c4832c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4779b20_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832c30;  1 drivers
L_00000203c4832cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c477b380_0 .net/2u *"_ivl_20", 0 0, L_00000203c4832cc0;  1 drivers
v00000203c477a520_0 .net *"_ivl_23", 30 0, L_00000203c4820620;  1 drivers
L_00000203c4832d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c477b420_0 .net/2u *"_ivl_26", 0 0, L_00000203c4832d08;  1 drivers
v00000203c477b880_0 .net *"_ivl_29", 30 0, L_00000203c4820940;  1 drivers
v00000203c477a5c0_0 .net *"_ivl_3", 22 0, L_00000203c481ef00;  1 drivers
L_00000203c4832c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477d360_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832c78;  1 drivers
v00000203c477db80_0 .net *"_ivl_9", 22 0, L_00000203c481fe00;  1 drivers
v00000203c477d9a0_0 .var "carry", 0 0;
v00000203c477cc80_0 .net "comp", 0 0, v00000203c477c000_0;  1 drivers
v00000203c477d720_0 .var "diff_Exponent", 7 0;
v00000203c477c1e0_0 .var/i "i", 31 0;
v00000203c477c280_0 .var "result", 31 0;
E_00000203c464b4c0/0 .event anyedge, v00000203c477c000_0, v00000203c477b9c0_0, v00000203c477aca0_0, v00000203c477b240_0;
E_00000203c464b4c0/1 .event anyedge, v00000203c477c0a0_0, v00000203c477b6a0_0, v00000203c477d720_0, v00000203c477b2e0_0;
E_00000203c464b4c0/2 .event anyedge, v00000203c477b7e0_0, v00000203c477a980_0, v00000203c477b740_0, v00000203c477d9a0_0;
E_00000203c464b4c0/3 .event anyedge, v00000203c477b920_0, v00000203c4779a80_0;
E_00000203c464b4c0 .event/or E_00000203c464b4c0/0, E_00000203c464b4c0/1, E_00000203c464b4c0/2, E_00000203c464b4c0/3;
L_00000203c481ef00 .part v00000203c477a3e0_0, 0, 23;
L_00000203c481ebe0 .concat [ 23 1 0 0], L_00000203c481ef00, L_00000203c4832c30;
L_00000203c481fe00 .part v00000203c477c140_0, 0, 23;
L_00000203c48201c0 .concat [ 23 1 0 0], L_00000203c481fe00, L_00000203c4832c78;
L_00000203c4820760 .part v00000203c477a3e0_0, 23, 8;
L_00000203c481fcc0 .part v00000203c477c140_0, 23, 8;
L_00000203c481f220 .part v00000203c477a3e0_0, 31, 1;
L_00000203c481ff40 .part v00000203c477c140_0, 31, 1;
L_00000203c4820620 .part v00000203c477c320_0, 0, 31;
L_00000203c481ec80 .concat [ 31 1 0 0], L_00000203c4820620, L_00000203c4832cc0;
L_00000203c4820940 .part v00000203c477e6c0_0, 0, 31;
L_00000203c481ffe0 .concat [ 31 1 0 0], L_00000203c4820940, L_00000203c4832d08;
S_00000203c47704c0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4770330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c477b600_0 .net "A", 31 0, L_00000203c481ec80;  1 drivers
v00000203c477a7a0_0 .net "B", 31 0, L_00000203c481ffe0;  1 drivers
v00000203c477c000_0 .var "result", 0 0;
E_00000203c464bfc0 .event anyedge, v00000203c477b600_0, v00000203c477a7a0_0, v00000203c477c000_0;
S_00000203c4770b00 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c4771c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c464bc80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c477da40_0 .net "A", 31 0, v00000203c477dea0_0;  alias, 1 drivers
v00000203c477c6e0_0 .net "A_Exponent", 7 0, L_00000203c481d920;  1 drivers
v00000203c477d7c0_0 .net "A_Mantissa", 23 0, L_00000203c481c340;  1 drivers
v00000203c477c3c0_0 .net "A_sign", 0 0, L_00000203c4820120;  1 drivers
v00000203c477dc20_0 .net "B", 31 0, v00000203c477dfe0_0;  alias, 1 drivers
v00000203c477e620_0 .net "B_Exponent", 7 0, L_00000203c481fc20;  1 drivers
v00000203c477e260_0 .net "B_Mantissa", 23 0, L_00000203c481c3e0;  1 drivers
v00000203c477cdc0_0 .net "B_sign", 0 0, L_00000203c481fae0;  1 drivers
v00000203c477c500_0 .var "Exponent", 7 0;
v00000203c477d2c0_0 .var "Mantissa", 22 0;
v00000203c477c820_0 .var "Sign", 0 0;
v00000203c477c960_0 .var "Temp_Exponent", 8 0;
v00000203c477c460_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477ca00_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832a80;  1 drivers
v00000203c477caa0_0 .net *"_ivl_3", 22 0, L_00000203c481d560;  1 drivers
L_00000203c4832ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477d860_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832ac8;  1 drivers
v00000203c477e8a0_0 .net *"_ivl_9", 22 0, L_00000203c481d600;  1 drivers
v00000203c477d220_0 .net "result", 31 0, L_00000203c481f180;  alias, 1 drivers
E_00000203c464be80/0 .event anyedge, v00000203c477c6e0_0, v00000203c477e620_0, v00000203c477d7c0_0, v00000203c477e260_0;
E_00000203c464be80/1 .event anyedge, v00000203c477c460_0, v00000203c477c960_0, v00000203c477c3c0_0, v00000203c477cdc0_0;
E_00000203c464be80 .event/or E_00000203c464be80/0, E_00000203c464be80/1;
L_00000203c481d560 .part v00000203c477dea0_0, 0, 23;
L_00000203c481c340 .concat [ 23 1 0 0], L_00000203c481d560, L_00000203c4832a80;
L_00000203c481d600 .part v00000203c477dfe0_0, 0, 23;
L_00000203c481c3e0 .concat [ 23 1 0 0], L_00000203c481d600, L_00000203c4832ac8;
L_00000203c481d920 .part v00000203c477dea0_0, 23, 8;
L_00000203c481fc20 .part v00000203c477dfe0_0, 23, 8;
L_00000203c4820120 .part v00000203c477dea0_0, 31, 1;
L_00000203c481fae0 .part v00000203c477dfe0_0, 31, 1;
L_00000203c481f180 .concat [ 23 8 1 0], v00000203c477d2c0_0, v00000203c477c500_0, v00000203c477c820_0;
S_00000203c4770c90 .scope module, "mem" "memory_parametrized" 4 139, 6 33 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c464b380 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c477c8c0_0 .net "address", 1 0, v00000203c477e760_0;  1 drivers
v00000203c477ce60_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c477dd60_0 .var/i "i", 31 0;
v00000203c477de00 .array "mem", 2 0, 31 0;
v00000203c477dea0_0 .var "read_data", 31 0;
o00000203c471fd08 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c477d5e0_0 .net "reset", 0 0, o00000203c471fd08;  0 drivers
v00000203c477d0e0_0 .net "write_data", 31 0, v00000203c47771e0_0;  alias, 1 drivers
v00000203c477d180_0 .net "write_enable", 0 0, v00000203c4780b00_0;  1 drivers
E_00000203c464b2c0 .event anyedge, v00000203c477c8c0_0;
S_00000203c478b170 .scope module, "mux" "multiplexer_parametrized" 4 131, 6 1 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c4213420 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c4213458 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c477df40_0 .net "in", 95 0, L_00000203c4820440;  alias, 1 drivers
v00000203c477dfe0_0 .var "out", 31 0;
v00000203c477e580_0 .net "sel", 1 0, v00000203c477e760_0;  alias, 1 drivers
E_00000203c464bec0 .event anyedge, v00000203c477c8c0_0, v00000203c4766ee0_0;
S_00000203c478acc0 .scope module, "relu" "relu" 4 158, 4 1 0, S_00000203c4770970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000203c477e800_0 .net "Z", 31 0, v00000203c477cd20_0;  alias, 1 drivers
v00000203c477cf00_0 .var "a", 31 0;
E_00000203c464b300 .event anyedge, v00000203c477cd20_0;
S_00000203c478ab30 .scope module, "hl2" "hidden_layer" 2 152, 3 40 0, S_00000203c43df740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "layer_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 96 "input_layer";
    .port_info 4 /INPUT 2 "weight_memory_address";
    .port_info 5 /INPUT 2 "layer_state";
    .port_info 6 /INPUT 96 "deltafunctions_value";
    .port_info 7 /OUTPUT 96 "neurons_weight";
    .port_info 8 /OUTPUT 96 "output_layer";
P_00000203c464b3c0 .param/l "NUM_NEURONS" 0 3 41, +C4<00000000000000000000000000000011>;
v00000203c47a5b30_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47a5ef0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a5bd0_0 .net "deltafunctions_value", 95 0, L_00000203c4890290;  1 drivers
v00000203c47a6350_0 .net "input_layer", 95 0, L_00000203c481f7c0;  alias, 1 drivers
o00000203c47227f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47a6df0_0 .net "layer_enable", 0 0, o00000203c47227f8;  0 drivers
o00000203c4722858 .functor BUFZ 2, C4<zz>; HiZ drive
v00000203c47a54f0_0 .net "layer_state", 1 0, o00000203c4722858;  0 drivers
v00000203c47a5f90_0 .net "neurons_weight", 95 0, L_00000203c488fbb0;  1 drivers
v00000203c47a7110_0 .net "output_layer", 95 0, L_00000203c488fed0;  alias, 1 drivers
o00000203c47228b8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000203c47a65d0_0 .net "weight_memory_address", 1 0, o00000203c47228b8;  0 drivers
L_00000203c4822060 .part L_00000203c4890290, 0, 32;
L_00000203c4824d60 .part L_00000203c4890290, 32, 32;
L_00000203c488ecb0 .part L_00000203c4890290, 64, 32;
L_00000203c488fbb0 .concat8 [ 32 32 32 0], v00000203c4790270_0, v00000203c4796530_0, v00000203c47a4af0_0;
L_00000203c488fed0 .concat8 [ 32 32 32 0], v00000203c478f910_0, v00000203c4797cf0_0, v00000203c47a5d10_0;
S_00000203c478ae50 .scope module, "n0" "hidden_neuron" 3 56, 4 103 0, S_00000203c478ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 96 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000203c464b400 .param/l "NUM_INPUTS" 0 4 103, +C4<00000000000000000000000000000011>;
v00000203c478ef10_0 .net "A1_MEM", 31 0, v00000203c47801a0_0;  1 drivers
v00000203c47910d0_0 .net "M1_M2", 31 0, L_00000203c48238c0;  1 drivers
v00000203c478ec90_0 .net "M2_A1", 31 0, L_00000203c4821de0;  1 drivers
v00000203c4790c70_0 .net "MEM_OUT", 31 0, v00000203c478fcd0_0;  1 drivers
v00000203c478ed30_0 .net "MUX_OUT", 31 0, v00000203c478f690_0;  1 drivers
v00000203c478f730_0 .net "RELU_OUT", 31 0, v00000203c4790b30_0;  1 drivers
v00000203c478fe10_0 .net "Z_RELU", 31 0, v00000203c4791030_0;  1 drivers
v00000203c478f910_0 .var "a", 31 0;
v00000203c478f7d0_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c478fa50_0 .var "bias", 31 0;
v00000203c478edd0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4790090_0 .var "data_counter", 1 0;
v00000203c478feb0_0 .net "deltafunction_value", 31 0, L_00000203c4822060;  1 drivers
v00000203c4790bd0_0 .var "enable_Z", 0 0;
v00000203c478f870_0 .net "inputdata", 95 0, L_00000203c481f7c0;  alias, 1 drivers
v00000203c4791170_0 .var "neuron_backpropagation_state", 1 0;
v00000203c478f9b0_0 .var "neuron_deltafunction_state", 1 0;
v00000203c47901d0_0 .net "neuron_enable", 0 0, o00000203c47227f8;  alias, 0 drivers
v00000203c478f0f0_0 .var "neuron_feedfoward_state", 1 0;
v00000203c4790450_0 .net "neuron_state", 1 0, o00000203c4722858;  alias, 0 drivers
v00000203c4790270_0 .var "weight", 31 0;
v00000203c478efb0_0 .net "weight_memory_address", 1 0, o00000203c47228b8;  alias, 0 drivers
v00000203c4790310_0 .var "write_enable", 0 0;
v00000203c47903b0_0 .var/i "z_counter", 31 0;
S_00000203c478a1d0 .scope module, "A1" "ieee754_adder" 4 177, 5 61 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462c080 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c477ec60_0 .net "A", 31 0, v00000203c478fcd0_0;  alias, 1 drivers
v00000203c477eb20_0 .net "A_Exponent", 7 0, L_00000203c4821160;  1 drivers
v00000203c477f160_0 .net "A_Mantissa", 23 0, L_00000203c4821fc0;  1 drivers
v00000203c4780ba0_0 .net "A_sign", 0 0, L_00000203c4821ca0;  1 drivers
v00000203c477f200_0 .var "A_swap", 31 0;
v00000203c47810a0_0 .net "B", 31 0, L_00000203c4821de0;  alias, 1 drivers
v00000203c4780c40_0 .net "B_Exponent", 7 0, L_00000203c4821200;  1 drivers
v00000203c477f2a0_0 .net "B_Mantissa", 23 0, L_00000203c4823820;  1 drivers
v00000203c477fca0_0 .var "B_shifted_mantissa", 23 0;
v00000203c4780060_0 .net "B_sign", 0 0, L_00000203c48212a0;  1 drivers
v00000203c4780f60_0 .var "B_swap", 31 0;
v00000203c477f8e0_0 .var "Exponent", 7 0;
v00000203c477f980_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477ee40_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833380;  1 drivers
L_00000203c4833410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c477f660_0 .net/2u *"_ivl_20", 0 0, L_00000203c4833410;  1 drivers
v00000203c477f340_0 .net *"_ivl_23", 30 0, L_00000203c48213e0;  1 drivers
L_00000203c4833458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c477f3e0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833458;  1 drivers
v00000203c477f7a0_0 .net *"_ivl_29", 30 0, L_00000203c4821660;  1 drivers
v00000203c477f520_0 .net *"_ivl_3", 22 0, L_00000203c48231e0;  1 drivers
L_00000203c48333c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477fd40_0 .net/2u *"_ivl_6", 0 0, L_00000203c48333c8;  1 drivers
v00000203c47809c0_0 .net *"_ivl_9", 22 0, L_00000203c4823780;  1 drivers
v00000203c477f5c0_0 .var "carry", 0 0;
v00000203c47807e0_0 .net "comp", 0 0, v00000203c477f480_0;  1 drivers
v00000203c477fe80_0 .var "diff_Exponent", 7 0;
v00000203c4780420_0 .var/i "i", 31 0;
v00000203c47801a0_0 .var "result", 31 0;
E_00000203c462b1c0/0 .event anyedge, v00000203c477f480_0, v00000203c477ec60_0, v00000203c47810a0_0, v00000203c477eb20_0;
E_00000203c462b1c0/1 .event anyedge, v00000203c4780c40_0, v00000203c477f2a0_0, v00000203c477fe80_0, v00000203c4780ba0_0;
E_00000203c462b1c0/2 .event anyedge, v00000203c4780060_0, v00000203c477f160_0, v00000203c477fca0_0, v00000203c477f5c0_0;
E_00000203c462b1c0/3 .event anyedge, v00000203c477f980_0, v00000203c477f8e0_0;
E_00000203c462b1c0 .event/or E_00000203c462b1c0/0, E_00000203c462b1c0/1, E_00000203c462b1c0/2, E_00000203c462b1c0/3;
L_00000203c48231e0 .part v00000203c477f200_0, 0, 23;
L_00000203c4821fc0 .concat [ 23 1 0 0], L_00000203c48231e0, L_00000203c4833380;
L_00000203c4823780 .part v00000203c4780f60_0, 0, 23;
L_00000203c4823820 .concat [ 23 1 0 0], L_00000203c4823780, L_00000203c48333c8;
L_00000203c4821160 .part v00000203c477f200_0, 23, 8;
L_00000203c4821200 .part v00000203c4780f60_0, 23, 8;
L_00000203c4821ca0 .part v00000203c477f200_0, 31, 1;
L_00000203c48212a0 .part v00000203c4780f60_0, 31, 1;
L_00000203c48213e0 .part v00000203c478fcd0_0, 0, 31;
L_00000203c4821480 .concat [ 31 1 0 0], L_00000203c48213e0, L_00000203c4833410;
L_00000203c4821660 .part L_00000203c4821de0, 0, 31;
L_00000203c48217a0 .concat [ 31 1 0 0], L_00000203c4821660, L_00000203c4833458;
S_00000203c478a360 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c478a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4781140_0 .net "A", 31 0, L_00000203c4821480;  1 drivers
v00000203c47804c0_0 .net "B", 31 0, L_00000203c48217a0;  1 drivers
v00000203c477f480_0 .var "result", 0 0;
E_00000203c462b740 .event anyedge, v00000203c4781140_0, v00000203c47804c0_0, v00000203c477f480_0;
S_00000203c478a4f0 .scope module, "M1" "ieee754_multiplier" 4 165, 5 122 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462b180 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4780ec0_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c477ff20_0 .net "A_Exponent", 7 0, L_00000203c4822740;  1 drivers
v00000203c4780ce0_0 .net "A_Mantissa", 23 0, L_00000203c48221a0;  1 drivers
v00000203c4780e20_0 .net "A_sign", 0 0, L_00000203c48215c0;  1 drivers
v00000203c4781000_0 .net "B", 31 0, v00000203c478f690_0;  alias, 1 drivers
v00000203c4780100_0 .net "B_Exponent", 7 0, L_00000203c4822880;  1 drivers
v00000203c4780240_0 .net "B_Mantissa", 23 0, L_00000203c48227e0;  1 drivers
v00000203c47802e0_0 .net "B_sign", 0 0, L_00000203c48235a0;  1 drivers
v00000203c4780600_0 .var "Exponent", 7 0;
v00000203c4780740_0 .var "Mantissa", 22 0;
v00000203c4780880_0 .var "Sign", 0 0;
v00000203c477ed00_0 .var "Temp_Exponent", 8 0;
v00000203c477eda0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4833260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c477eee0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833260;  1 drivers
v00000203c47813c0_0 .net *"_ivl_3", 22 0, L_00000203c4821e80;  1 drivers
L_00000203c48332a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4781820_0 .net/2u *"_ivl_6", 0 0, L_00000203c48332a8;  1 drivers
v00000203c4781960_0 .net *"_ivl_9", 22 0, L_00000203c4823140;  1 drivers
v00000203c47816e0_0 .net "result", 31 0, L_00000203c48238c0;  alias, 1 drivers
E_00000203c462c0c0/0 .event anyedge, v00000203c477ff20_0, v00000203c4780100_0, v00000203c4780ce0_0, v00000203c4780240_0;
E_00000203c462c0c0/1 .event anyedge, v00000203c477eda0_0, v00000203c477ed00_0, v00000203c4780e20_0, v00000203c47802e0_0;
E_00000203c462c0c0 .event/or E_00000203c462c0c0/0, E_00000203c462c0c0/1;
L_00000203c4821e80 .part v00000203c48195a0_0, 0, 23;
L_00000203c48221a0 .concat [ 23 1 0 0], L_00000203c4821e80, L_00000203c4833260;
L_00000203c4823140 .part v00000203c478f690_0, 0, 23;
L_00000203c48227e0 .concat [ 23 1 0 0], L_00000203c4823140, L_00000203c48332a8;
L_00000203c4822740 .part v00000203c48195a0_0, 23, 8;
L_00000203c4822880 .part v00000203c478f690_0, 23, 8;
L_00000203c48215c0 .part v00000203c48195a0_0, 31, 1;
L_00000203c48235a0 .part v00000203c478f690_0, 31, 1;
L_00000203c48238c0 .concat [ 23 8 1 0], v00000203c4780740_0, v00000203c4780600_0, v00000203c4780880_0;
S_00000203c478a680 .scope module, "M2" "ieee754_multiplier" 4 171, 5 122 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462be00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47811e0_0 .net "A", 31 0, L_00000203c48238c0;  alias, 1 drivers
v00000203c4781a00_0 .net "A_Exponent", 7 0, L_00000203c4822a60;  1 drivers
v00000203c4781fa0_0 .net "A_Mantissa", 23 0, L_00000203c4822d80;  1 drivers
v00000203c4781640_0 .net "A_sign", 0 0, L_00000203c4821840;  1 drivers
v00000203c4781280_0 .net "B", 31 0, L_00000203c4822060;  alias, 1 drivers
v00000203c4781aa0_0 .net "B_Exponent", 7 0, L_00000203c4823640;  1 drivers
v00000203c4781b40_0 .net "B_Mantissa", 23 0, L_00000203c48233c0;  1 drivers
v00000203c4781be0_0 .net "B_sign", 0 0, L_00000203c4822c40;  1 drivers
v00000203c4781d20_0 .var "Exponent", 7 0;
v00000203c4781780_0 .var "Mantissa", 22 0;
v00000203c4781c80_0 .var "Sign", 0 0;
v00000203c4781dc0_0 .var "Temp_Exponent", 8 0;
v00000203c47818c0_0 .var "Temp_Mantissa", 47 0;
L_00000203c48332f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4781320_0 .net/2u *"_ivl_0", 0 0, L_00000203c48332f0;  1 drivers
v00000203c4781460_0 .net *"_ivl_3", 22 0, L_00000203c4823280;  1 drivers
L_00000203c4833338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47815a0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833338;  1 drivers
v00000203c4781e60_0 .net *"_ivl_9", 22 0, L_00000203c4821340;  1 drivers
v00000203c4781f00_0 .net "result", 31 0, L_00000203c4821de0;  alias, 1 drivers
E_00000203c462b200/0 .event anyedge, v00000203c4781a00_0, v00000203c4781aa0_0, v00000203c4781fa0_0, v00000203c4781b40_0;
E_00000203c462b200/1 .event anyedge, v00000203c47818c0_0, v00000203c4781dc0_0, v00000203c4781640_0, v00000203c4781be0_0;
E_00000203c462b200 .event/or E_00000203c462b200/0, E_00000203c462b200/1;
L_00000203c4823280 .part L_00000203c48238c0, 0, 23;
L_00000203c4822d80 .concat [ 23 1 0 0], L_00000203c4823280, L_00000203c48332f0;
L_00000203c4821340 .part L_00000203c4822060, 0, 23;
L_00000203c48233c0 .concat [ 23 1 0 0], L_00000203c4821340, L_00000203c4833338;
L_00000203c4822a60 .part L_00000203c48238c0, 23, 8;
L_00000203c4823640 .part L_00000203c4822060, 23, 8;
L_00000203c4821840 .part L_00000203c48238c0, 31, 1;
L_00000203c4822c40 .part L_00000203c4822060, 31, 1;
L_00000203c4821de0 .concat [ 23 8 1 0], v00000203c4781780_0, v00000203c4781d20_0, v00000203c4781c80_0;
S_00000203c478afe0 .scope module, "Z" "Z" 4 149, 4 21 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c462b680 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c478f190_0 .net "A1_Z", 31 0, v00000203c4773900_0;  1 drivers
v00000203c4790ef0_0 .net "A2_OUT", 31 0, v00000203c4773360_0;  1 drivers
v00000203c47908b0_0 .net "M1_A1", 31 0, L_00000203c4823320;  1 drivers
v00000203c478f4b0_0 .var "Z", 31 0;
v00000203c4790590_0 .net "bias", 31 0, v00000203c478fa50_0;  1 drivers
v00000203c478f370_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c478ea10_0 .net "enable", 0 0, v00000203c4790bd0_0;  1 drivers
v00000203c478fc30_0 .var "index", 31 0;
v00000203c478f230_0 .net "neuron_input", 31 0, v00000203c478f690_0;  alias, 1 drivers
o00000203c47222b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4790f90_0 .net "reset", 0 0, o00000203c47222b8;  0 drivers
v00000203c4791030_0 .var "result", 31 0;
v00000203c47909f0_0 .net "weight", 31 0, v00000203c478fcd0_0;  alias, 1 drivers
S_00000203c478a810 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c478afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462b800 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4773720_0 .net "A", 31 0, v00000203c478f4b0_0;  1 drivers
v00000203c4772be0_0 .net "A_Exponent", 7 0, L_00000203c4821ac0;  1 drivers
v00000203c47725a0_0 .net "A_Mantissa", 23 0, L_00000203c4821f20;  1 drivers
v00000203c47734a0_0 .net "A_sign", 0 0, L_00000203c4822f60;  1 drivers
v00000203c4772a00_0 .var "A_swap", 31 0;
v00000203c4773d60_0 .net "B", 31 0, L_00000203c4823320;  alias, 1 drivers
v00000203c4773e00_0 .net "B_Exponent", 7 0, L_00000203c4822ba0;  1 drivers
v00000203c4774440_0 .net "B_Mantissa", 23 0, L_00000203c48229c0;  1 drivers
v00000203c4774800_0 .var "B_shifted_mantissa", 23 0;
v00000203c4772f00_0 .net "B_sign", 0 0, L_00000203c4823000;  1 drivers
v00000203c4772aa0_0 .var "B_swap", 31 0;
v00000203c47743a0_0 .var "Exponent", 7 0;
v00000203c47726e0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4772c80_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833020;  1 drivers
L_00000203c48330b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4772d20_0 .net/2u *"_ivl_20", 0 0, L_00000203c48330b0;  1 drivers
v00000203c4772dc0_0 .net *"_ivl_23", 30 0, L_00000203c4821c00;  1 drivers
L_00000203c48330f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47721e0_0 .net/2u *"_ivl_26", 0 0, L_00000203c48330f8;  1 drivers
v00000203c4772fa0_0 .net *"_ivl_29", 30 0, L_00000203c4822240;  1 drivers
v00000203c47728c0_0 .net *"_ivl_3", 22 0, L_00000203c4823500;  1 drivers
L_00000203c4833068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4772500_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833068;  1 drivers
v00000203c4772640_0 .net *"_ivl_9", 22 0, L_00000203c48222e0;  1 drivers
v00000203c47737c0_0 .var "carry", 0 0;
v00000203c47739a0_0 .net "comp", 0 0, v00000203c4772460_0;  1 drivers
v00000203c47732c0_0 .var "diff_Exponent", 7 0;
v00000203c47735e0_0 .var/i "i", 31 0;
v00000203c4773900_0 .var "result", 31 0;
E_00000203c462b5c0/0 .event anyedge, v00000203c4772460_0, v00000203c4773720_0, v00000203c4773d60_0, v00000203c4772be0_0;
E_00000203c462b5c0/1 .event anyedge, v00000203c4773e00_0, v00000203c4774440_0, v00000203c47732c0_0, v00000203c47734a0_0;
E_00000203c462b5c0/2 .event anyedge, v00000203c4772f00_0, v00000203c47725a0_0, v00000203c4774800_0, v00000203c47737c0_0;
E_00000203c462b5c0/3 .event anyedge, v00000203c47726e0_0, v00000203c47743a0_0;
E_00000203c462b5c0 .event/or E_00000203c462b5c0/0, E_00000203c462b5c0/1, E_00000203c462b5c0/2, E_00000203c462b5c0/3;
L_00000203c4823500 .part v00000203c4772a00_0, 0, 23;
L_00000203c4821f20 .concat [ 23 1 0 0], L_00000203c4823500, L_00000203c4833020;
L_00000203c48222e0 .part v00000203c4772aa0_0, 0, 23;
L_00000203c48229c0 .concat [ 23 1 0 0], L_00000203c48222e0, L_00000203c4833068;
L_00000203c4821ac0 .part v00000203c4772a00_0, 23, 8;
L_00000203c4822ba0 .part v00000203c4772aa0_0, 23, 8;
L_00000203c4822f60 .part v00000203c4772a00_0, 31, 1;
L_00000203c4823000 .part v00000203c4772aa0_0, 31, 1;
L_00000203c4821c00 .part v00000203c478f4b0_0, 0, 31;
L_00000203c4822ce0 .concat [ 31 1 0 0], L_00000203c4821c00, L_00000203c48330b0;
L_00000203c4822240 .part L_00000203c4823320, 0, 31;
L_00000203c48236e0 .concat [ 31 1 0 0], L_00000203c4822240, L_00000203c48330f8;
S_00000203c478bdf0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c478a810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4781500_0 .net "A", 31 0, L_00000203c4822ce0;  1 drivers
v00000203c4782040_0 .net "B", 31 0, L_00000203c48236e0;  1 drivers
v00000203c4772460_0 .var "result", 0 0;
E_00000203c462ba00 .event anyedge, v00000203c4781500_0, v00000203c4782040_0, v00000203c4772460_0;
S_00000203c478bc60 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c478afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462b640 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4774940_0 .net "A", 31 0, v00000203c478f4b0_0;  alias, 1 drivers
v00000203c4773cc0_0 .net "A_Exponent", 7 0, L_00000203c4821700;  1 drivers
v00000203c4772e60_0 .net "A_Mantissa", 23 0, L_00000203c4821a20;  1 drivers
v00000203c4772780_0 .net "A_sign", 0 0, L_00000203c4822420;  1 drivers
v00000203c4774760_0 .var "A_swap", 31 0;
v00000203c47723c0_0 .net "B", 31 0, v00000203c478fa50_0;  alias, 1 drivers
v00000203c47741c0_0 .net "B_Exponent", 7 0, L_00000203c4821b60;  1 drivers
v00000203c4773a40_0 .net "B_Mantissa", 23 0, L_00000203c4821520;  1 drivers
v00000203c4774300_0 .var "B_shifted_mantissa", 23 0;
v00000203c47744e0_0 .net "B_sign", 0 0, L_00000203c48224c0;  1 drivers
v00000203c47748a0_0 .var "B_swap", 31 0;
v00000203c4774580_0 .var "Exponent", 7 0;
v00000203c4772960_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4773220_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833140;  1 drivers
L_00000203c48331d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4772820_0 .net/2u *"_ivl_20", 0 0, L_00000203c48331d0;  1 drivers
v00000203c4772320_0 .net *"_ivl_23", 30 0, L_00000203c4822560;  1 drivers
L_00000203c4833218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47730e0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833218;  1 drivers
v00000203c4774260_0 .net *"_ivl_29", 30 0, L_00000203c4822600;  1 drivers
v00000203c4772b40_0 .net *"_ivl_3", 22 0, L_00000203c4822380;  1 drivers
L_00000203c4833188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4773f40_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833188;  1 drivers
v00000203c4773ae0_0 .net *"_ivl_9", 22 0, L_00000203c48230a0;  1 drivers
v00000203c4773040_0 .var "carry", 0 0;
v00000203c4773c20_0 .net "comp", 0 0, v00000203c4773ea0_0;  1 drivers
v00000203c4774620_0 .var "diff_Exponent", 7 0;
v00000203c4773180_0 .var/i "i", 31 0;
v00000203c4773360_0 .var "result", 31 0;
E_00000203c462ba40/0 .event anyedge, v00000203c4773ea0_0, v00000203c4773720_0, v00000203c47723c0_0, v00000203c4773cc0_0;
E_00000203c462ba40/1 .event anyedge, v00000203c47741c0_0, v00000203c4773a40_0, v00000203c4774620_0, v00000203c4772780_0;
E_00000203c462ba40/2 .event anyedge, v00000203c47744e0_0, v00000203c4772e60_0, v00000203c4774300_0, v00000203c4773040_0;
E_00000203c462ba40/3 .event anyedge, v00000203c4772960_0, v00000203c4774580_0;
E_00000203c462ba40 .event/or E_00000203c462ba40/0, E_00000203c462ba40/1, E_00000203c462ba40/2, E_00000203c462ba40/3;
L_00000203c4822380 .part v00000203c4774760_0, 0, 23;
L_00000203c4821a20 .concat [ 23 1 0 0], L_00000203c4822380, L_00000203c4833140;
L_00000203c48230a0 .part v00000203c47748a0_0, 0, 23;
L_00000203c4821520 .concat [ 23 1 0 0], L_00000203c48230a0, L_00000203c4833188;
L_00000203c4821700 .part v00000203c4774760_0, 23, 8;
L_00000203c4821b60 .part v00000203c47748a0_0, 23, 8;
L_00000203c4822420 .part v00000203c4774760_0, 31, 1;
L_00000203c48224c0 .part v00000203c47748a0_0, 31, 1;
L_00000203c4822560 .part v00000203c478f4b0_0, 0, 31;
L_00000203c4822920 .concat [ 31 1 0 0], L_00000203c4822560, L_00000203c48331d0;
L_00000203c4822600 .part v00000203c478fa50_0, 0, 31;
L_00000203c4822b00 .concat [ 31 1 0 0], L_00000203c4822600, L_00000203c4833218;
S_00000203c478a9a0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c478bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4773860_0 .net "A", 31 0, L_00000203c4822920;  1 drivers
v00000203c4772280_0 .net "B", 31 0, L_00000203c4822b00;  1 drivers
v00000203c4773ea0_0 .var "result", 0 0;
E_00000203c462ba80 .event anyedge, v00000203c4773860_0, v00000203c4772280_0, v00000203c4773ea0_0;
S_00000203c478bf80 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c478afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462bf00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4773400_0 .net "A", 31 0, v00000203c478fcd0_0;  alias, 1 drivers
v00000203c4773fe0_0 .net "A_Exponent", 7 0, L_00000203c48226a0;  1 drivers
v00000203c4773540_0 .net "A_Mantissa", 23 0, L_00000203c48218e0;  1 drivers
v00000203c4773680_0 .net "A_sign", 0 0, L_00000203c4821980;  1 drivers
v00000203c4774080_0 .net "B", 31 0, v00000203c478f690_0;  alias, 1 drivers
v00000203c4773b80_0 .net "B_Exponent", 7 0, L_00000203c4822ec0;  1 drivers
v00000203c4774120_0 .net "B_Mantissa", 23 0, L_00000203c4823460;  1 drivers
v00000203c47746c0_0 .net "B_sign", 0 0, L_00000203c4821d40;  1 drivers
v00000203c478ee70_0 .var "Exponent", 7 0;
v00000203c478faf0_0 .var "Mantissa", 22 0;
v00000203c4790950_0 .var "Sign", 0 0;
v00000203c478fb90_0 .var "Temp_Exponent", 8 0;
v00000203c4790810_0 .var "Temp_Mantissa", 47 0;
L_00000203c4832f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47906d0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4832f90;  1 drivers
v00000203c4790770_0 .net *"_ivl_3", 22 0, L_00000203c481fa40;  1 drivers
L_00000203c4832fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4790630_0 .net/2u *"_ivl_6", 0 0, L_00000203c4832fd8;  1 drivers
v00000203c478ff50_0 .net *"_ivl_9", 22 0, L_00000203c4822e20;  1 drivers
v00000203c478fff0_0 .net "result", 31 0, L_00000203c4823320;  alias, 1 drivers
E_00000203c462bb40/0 .event anyedge, v00000203c4773fe0_0, v00000203c4773b80_0, v00000203c4773540_0, v00000203c4774120_0;
E_00000203c462bb40/1 .event anyedge, v00000203c4790810_0, v00000203c478fb90_0, v00000203c4773680_0, v00000203c47746c0_0;
E_00000203c462bb40 .event/or E_00000203c462bb40/0, E_00000203c462bb40/1;
L_00000203c481fa40 .part v00000203c478fcd0_0, 0, 23;
L_00000203c48218e0 .concat [ 23 1 0 0], L_00000203c481fa40, L_00000203c4832f90;
L_00000203c4822e20 .part v00000203c478f690_0, 0, 23;
L_00000203c4823460 .concat [ 23 1 0 0], L_00000203c4822e20, L_00000203c4832fd8;
L_00000203c48226a0 .part v00000203c478fcd0_0, 23, 8;
L_00000203c4822ec0 .part v00000203c478f690_0, 23, 8;
L_00000203c4821980 .part v00000203c478fcd0_0, 31, 1;
L_00000203c4821d40 .part v00000203c478f690_0, 31, 1;
L_00000203c4823320 .concat [ 23 8 1 0], v00000203c478faf0_0, v00000203c478ee70_0, v00000203c4790950_0;
S_00000203c478b490 .scope module, "mem" "memory_parametrized" 4 139, 6 33 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c462bf80 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c4790e50_0 .net "address", 1 0, v00000203c4790090_0;  1 drivers
v00000203c478f410_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c478f5f0_0 .var/i "i", 31 0;
v00000203c478f2d0 .array "mem", 2 0, 31 0;
v00000203c478fcd0_0 .var "read_data", 31 0;
o00000203c47224c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c478f050_0 .net "reset", 0 0, o00000203c47224c8;  0 drivers
v00000203c478f550_0 .net "write_data", 31 0, v00000203c47801a0_0;  alias, 1 drivers
v00000203c478ebf0_0 .net "write_enable", 0 0, v00000203c4790310_0;  1 drivers
E_00000203c462b3c0 .event anyedge, v00000203c4790e50_0;
S_00000203c478b300 .scope module, "mux" "multiplexer_parametrized" 4 131, 6 1 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c4214ba0 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c4214bd8 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c4790a90_0 .net "in", 95 0, L_00000203c481f7c0;  alias, 1 drivers
v00000203c478f690_0 .var "out", 31 0;
v00000203c4790130_0 .net "sel", 1 0, v00000203c4790090_0;  alias, 1 drivers
E_00000203c462bac0 .event anyedge, v00000203c4790e50_0, v00000203c477fb60_0;
S_00000203c478b620 .scope module, "relu" "relu" 4 158, 4 1 0, S_00000203c478ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000203c478fd70_0 .net "Z", 31 0, v00000203c4791030_0;  alias, 1 drivers
v00000203c4790b30_0 .var "a", 31 0;
E_00000203c462b880 .event anyedge, v00000203c4791030_0;
S_00000203c478b7b0 .scope module, "n1" "hidden_neuron" 3 70, 4 103 0, S_00000203c478ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 96 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000203c462b540 .param/l "NUM_INPUTS" 0 4 103, +C4<00000000000000000000000000000011>;
v00000203c4796a30_0 .net "A1_MEM", 31 0, v00000203c4792890_0;  1 drivers
v00000203c4797d90_0 .net "M1_M2", 31 0, L_00000203c4825ee0;  1 drivers
v00000203c4798830_0 .net "M2_A1", 31 0, L_00000203c48244a0;  1 drivers
v00000203c4796670_0 .net "MEM_OUT", 31 0, v00000203c47988d0_0;  1 drivers
v00000203c4797070_0 .net "MUX_OUT", 31 0, v00000203c4796350_0;  1 drivers
v00000203c4798150_0 .net "RELU_OUT", 31 0, v00000203c4796850_0;  1 drivers
v00000203c4798290_0 .net "Z_RELU", 31 0, v00000203c4797bb0_0;  1 drivers
v00000203c4797cf0_0 .var "a", 31 0;
v00000203c4797b10_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47972f0_0 .var "bias", 31 0;
v00000203c4798650_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4797a70_0 .var "data_counter", 1 0;
v00000203c4796210_0 .net "deltafunction_value", 31 0, L_00000203c4824d60;  1 drivers
v00000203c4797390_0 .var "enable_Z", 0 0;
v00000203c4798010_0 .net "inputdata", 95 0, L_00000203c481f7c0;  alias, 1 drivers
v00000203c4796490_0 .var "neuron_backpropagation_state", 1 0;
v00000203c4796d50_0 .var "neuron_deltafunction_state", 1 0;
v00000203c4797110_0 .net "neuron_enable", 0 0, o00000203c47227f8;  alias, 0 drivers
v00000203c47980b0_0 .var "neuron_feedfoward_state", 1 0;
v00000203c4797430_0 .net "neuron_state", 1 0, o00000203c4722858;  alias, 0 drivers
v00000203c4796530_0 .var "weight", 31 0;
v00000203c47971b0_0 .net "weight_memory_address", 1 0, o00000203c47228b8;  alias, 0 drivers
v00000203c47986f0_0 .var "write_enable", 0 0;
v00000203c4797250_0 .var/i "z_counter", 31 0;
S_00000203c478b940 .scope module, "A1" "ieee754_adder" 4 177, 5 61 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462b600 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c478eb50_0 .net "A", 31 0, v00000203c47988d0_0;  alias, 1 drivers
v00000203c4792570_0 .net "A_Exponent", 7 0, L_00000203c4825b20;  1 drivers
v00000203c4793010_0 .net "A_Mantissa", 23 0, L_00000203c4824540;  1 drivers
v00000203c47929d0_0 .net "A_sign", 0 0, L_00000203c48247c0;  1 drivers
v00000203c4792f70_0 .var "A_swap", 31 0;
v00000203c4791cb0_0 .net "B", 31 0, L_00000203c48244a0;  alias, 1 drivers
v00000203c4792d90_0 .net "B_Exponent", 7 0, L_00000203c4823c80;  1 drivers
v00000203c47927f0_0 .net "B_Mantissa", 23 0, L_00000203c4825940;  1 drivers
v00000203c4792390_0 .var "B_shifted_mantissa", 23 0;
v00000203c4791990_0 .net "B_sign", 0 0, L_00000203c4824b80;  1 drivers
v00000203c4792070_0 .var "B_swap", 31 0;
v00000203c4792bb0_0 .var "Exponent", 7 0;
v00000203c4791210_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4793330_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833890;  1 drivers
L_00000203c4833920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4792a70_0 .net/2u *"_ivl_20", 0 0, L_00000203c4833920;  1 drivers
v00000203c4793650_0 .net *"_ivl_23", 30 0, L_00000203c4824860;  1 drivers
L_00000203c4833968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4791530_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833968;  1 drivers
v00000203c4791d50_0 .net *"_ivl_29", 30 0, L_00000203c48249a0;  1 drivers
v00000203c4791df0_0 .net *"_ivl_3", 22 0, L_00000203c4824400;  1 drivers
L_00000203c48338d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47912b0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48338d8;  1 drivers
v00000203c4791a30_0 .net *"_ivl_9", 22 0, L_00000203c4825800;  1 drivers
v00000203c4791c10_0 .var "carry", 0 0;
v00000203c4791e90_0 .net "comp", 0 0, v00000203c4790d10_0;  1 drivers
v00000203c47915d0_0 .var "diff_Exponent", 7 0;
v00000203c4791670_0 .var/i "i", 31 0;
v00000203c4792890_0 .var "result", 31 0;
E_00000203c462b6c0/0 .event anyedge, v00000203c4790d10_0, v00000203c478eb50_0, v00000203c4791cb0_0, v00000203c4792570_0;
E_00000203c462b6c0/1 .event anyedge, v00000203c4792d90_0, v00000203c47927f0_0, v00000203c47915d0_0, v00000203c47929d0_0;
E_00000203c462b6c0/2 .event anyedge, v00000203c4791990_0, v00000203c4793010_0, v00000203c4792390_0, v00000203c4791c10_0;
E_00000203c462b6c0/3 .event anyedge, v00000203c4791210_0, v00000203c4792bb0_0;
E_00000203c462b6c0 .event/or E_00000203c462b6c0/0, E_00000203c462b6c0/1, E_00000203c462b6c0/2, E_00000203c462b6c0/3;
L_00000203c4824400 .part v00000203c4792f70_0, 0, 23;
L_00000203c4824540 .concat [ 23 1 0 0], L_00000203c4824400, L_00000203c4833890;
L_00000203c4825800 .part v00000203c4792070_0, 0, 23;
L_00000203c4825940 .concat [ 23 1 0 0], L_00000203c4825800, L_00000203c48338d8;
L_00000203c4825b20 .part v00000203c4792f70_0, 23, 8;
L_00000203c4823c80 .part v00000203c4792070_0, 23, 8;
L_00000203c48247c0 .part v00000203c4792f70_0, 31, 1;
L_00000203c4824b80 .part v00000203c4792070_0, 31, 1;
L_00000203c4824860 .part v00000203c47988d0_0, 0, 31;
L_00000203c4824900 .concat [ 31 1 0 0], L_00000203c4824860, L_00000203c4833920;
L_00000203c48249a0 .part L_00000203c48244a0, 0, 31;
L_00000203c4824cc0 .concat [ 31 1 0 0], L_00000203c48249a0, L_00000203c4833968;
S_00000203c478bad0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c478b940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47904f0_0 .net "A", 31 0, L_00000203c4824900;  1 drivers
v00000203c4790db0_0 .net "B", 31 0, L_00000203c4824cc0;  1 drivers
v00000203c4790d10_0 .var "result", 0 0;
E_00000203c462bb80 .event anyedge, v00000203c47904f0_0, v00000203c4790db0_0, v00000203c4790d10_0;
S_00000203c479d7d0 .scope module, "M1" "ieee754_multiplier" 4 165, 5 122 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462bd40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4791f30_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47921b0_0 .net "A_Exponent", 7 0, L_00000203c4824040;  1 drivers
v00000203c4791350_0 .net "A_Mantissa", 23 0, L_00000203c4825e40;  1 drivers
v00000203c4792ed0_0 .net "A_sign", 0 0, L_00000203c4825d00;  1 drivers
v00000203c4791ad0_0 .net "B", 31 0, v00000203c4796350_0;  alias, 1 drivers
v00000203c4792930_0 .net "B_Exponent", 7 0, L_00000203c48254e0;  1 drivers
v00000203c4792610_0 .net "B_Mantissa", 23 0, L_00000203c4825c60;  1 drivers
v00000203c4792b10_0 .net "B_sign", 0 0, L_00000203c4824180;  1 drivers
v00000203c47930b0_0 .var "Exponent", 7 0;
v00000203c4792110_0 .var "Mantissa", 22 0;
v00000203c4793970_0 .var "Sign", 0 0;
v00000203c4792430_0 .var "Temp_Exponent", 8 0;
v00000203c4792c50_0 .var "Temp_Mantissa", 47 0;
L_00000203c4833770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4791fd0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833770;  1 drivers
v00000203c4792750_0 .net *"_ivl_3", 22 0, L_00000203c4823d20;  1 drivers
L_00000203c48337b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4793790_0 .net/2u *"_ivl_6", 0 0, L_00000203c48337b8;  1 drivers
v00000203c4792e30_0 .net *"_ivl_9", 22 0, L_00000203c4825440;  1 drivers
v00000203c47931f0_0 .net "result", 31 0, L_00000203c4825ee0;  alias, 1 drivers
E_00000203c462bbc0/0 .event anyedge, v00000203c47921b0_0, v00000203c4792930_0, v00000203c4791350_0, v00000203c4792610_0;
E_00000203c462bbc0/1 .event anyedge, v00000203c4792c50_0, v00000203c4792430_0, v00000203c4792ed0_0, v00000203c4792b10_0;
E_00000203c462bbc0 .event/or E_00000203c462bbc0/0, E_00000203c462bbc0/1;
L_00000203c4823d20 .part v00000203c48195a0_0, 0, 23;
L_00000203c4825e40 .concat [ 23 1 0 0], L_00000203c4823d20, L_00000203c4833770;
L_00000203c4825440 .part v00000203c4796350_0, 0, 23;
L_00000203c4825c60 .concat [ 23 1 0 0], L_00000203c4825440, L_00000203c48337b8;
L_00000203c4824040 .part v00000203c48195a0_0, 23, 8;
L_00000203c48254e0 .part v00000203c4796350_0, 23, 8;
L_00000203c4825d00 .part v00000203c48195a0_0, 31, 1;
L_00000203c4824180 .part v00000203c4796350_0, 31, 1;
L_00000203c4825ee0 .concat [ 23 8 1 0], v00000203c4792110_0, v00000203c47930b0_0, v00000203c4793970_0;
S_00000203c479d320 .scope module, "M2" "ieee754_multiplier" 4 171, 5 122 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462c000 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4792cf0_0 .net "A", 31 0, L_00000203c4825ee0;  alias, 1 drivers
v00000203c4793150_0 .net "A_Exponent", 7 0, L_00000203c4825760;  1 drivers
v00000203c4793830_0 .net "A_Mantissa", 23 0, L_00000203c4824220;  1 drivers
v00000203c4793290_0 .net "A_sign", 0 0, L_00000203c48260c0;  1 drivers
v00000203c4792250_0 .net "B", 31 0, L_00000203c4824d60;  alias, 1 drivers
v00000203c47917b0_0 .net "B_Exponent", 7 0, L_00000203c4825bc0;  1 drivers
v00000203c47933d0_0 .net "B_Mantissa", 23 0, L_00000203c4825f80;  1 drivers
v00000203c4793470_0 .net "B_sign", 0 0, L_00000203c4825a80;  1 drivers
v00000203c47918f0_0 .var "Exponent", 7 0;
v00000203c4793510_0 .var "Mantissa", 22 0;
v00000203c47935b0_0 .var "Sign", 0 0;
v00000203c4791490_0 .var "Temp_Exponent", 8 0;
v00000203c47924d0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4833800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47922f0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833800;  1 drivers
v00000203c47926b0_0 .net *"_ivl_3", 22 0, L_00000203c4826020;  1 drivers
L_00000203c4833848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47936f0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833848;  1 drivers
v00000203c4791710_0 .net *"_ivl_9", 22 0, L_00000203c48256c0;  1 drivers
v00000203c47938d0_0 .net "result", 31 0, L_00000203c48244a0;  alias, 1 drivers
E_00000203c462bc00/0 .event anyedge, v00000203c4793150_0, v00000203c47917b0_0, v00000203c4793830_0, v00000203c47933d0_0;
E_00000203c462bc00/1 .event anyedge, v00000203c47924d0_0, v00000203c4791490_0, v00000203c4793290_0, v00000203c4793470_0;
E_00000203c462bc00 .event/or E_00000203c462bc00/0, E_00000203c462bc00/1;
L_00000203c4826020 .part L_00000203c4825ee0, 0, 23;
L_00000203c4824220 .concat [ 23 1 0 0], L_00000203c4826020, L_00000203c4833800;
L_00000203c48256c0 .part L_00000203c4824d60, 0, 23;
L_00000203c4825f80 .concat [ 23 1 0 0], L_00000203c48256c0, L_00000203c4833848;
L_00000203c4825760 .part L_00000203c4825ee0, 23, 8;
L_00000203c4825bc0 .part L_00000203c4824d60, 23, 8;
L_00000203c48260c0 .part L_00000203c4825ee0, 31, 1;
L_00000203c4825a80 .part L_00000203c4824d60, 31, 1;
L_00000203c48244a0 .concat [ 23 8 1 0], v00000203c4793510_0, v00000203c47918f0_0, v00000203c47935b0_0;
S_00000203c479c1f0 .scope module, "Z" "Z" 4 149, 4 21 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c462bc80 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c47976b0_0 .net "A1_Z", 31 0, v00000203c4794a50_0;  1 drivers
v00000203c4796df0_0 .net "A2_OUT", 31 0, v00000203c4794050_0;  1 drivers
v00000203c4797890_0 .net "M1_A1", 31 0, L_00000203c48240e0;  1 drivers
v00000203c4796fd0_0 .var "Z", 31 0;
v00000203c4797ed0_0 .net "bias", 31 0, v00000203c47972f0_0;  1 drivers
v00000203c4798790_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4797930_0 .net "enable", 0 0, v00000203c4797390_0;  1 drivers
v00000203c4798510_0 .var "index", 31 0;
v00000203c47962b0_0 .net "neuron_input", 31 0, v00000203c4796350_0;  alias, 1 drivers
o00000203c47248c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4797f70_0 .net "reset", 0 0, o00000203c47248c8;  0 drivers
v00000203c4797bb0_0 .var "result", 31 0;
v00000203c4798970_0 .net "weight", 31 0, v00000203c47988d0_0;  alias, 1 drivers
S_00000203c479de10 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c479c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462c140 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4794690_0 .net "A", 31 0, v00000203c4796fd0_0;  1 drivers
v00000203c4793a10_0 .net "A_Exponent", 7 0, L_00000203c4823960;  1 drivers
v00000203c4793ab0_0 .net "A_Mantissa", 23 0, L_00000203c4825300;  1 drivers
v00000203c4795450_0 .net "A_sign", 0 0, L_00000203c48242c0;  1 drivers
v00000203c47953b0_0 .var "A_swap", 31 0;
v00000203c47959f0_0 .net "B", 31 0, L_00000203c48240e0;  alias, 1 drivers
v00000203c4794230_0 .net "B_Exponent", 7 0, L_00000203c4825580;  1 drivers
v00000203c4795bd0_0 .net "B_Mantissa", 23 0, L_00000203c4824fe0;  1 drivers
v00000203c4793f10_0 .var "B_shifted_mantissa", 23 0;
v00000203c4794f50_0 .net "B_sign", 0 0, L_00000203c4824680;  1 drivers
v00000203c47944b0_0 .var "B_swap", 31 0;
v00000203c4794550_0 .var "Exponent", 7 0;
v00000203c4793b50_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47942d0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833530;  1 drivers
L_00000203c48335c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4794410_0 .net/2u *"_ivl_20", 0 0, L_00000203c48335c0;  1 drivers
v00000203c4795db0_0 .net *"_ivl_23", 30 0, L_00000203c4825120;  1 drivers
L_00000203c4833608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4794370_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833608;  1 drivers
v00000203c4794ff0_0 .net *"_ivl_29", 30 0, L_00000203c4823be0;  1 drivers
v00000203c4794190_0 .net *"_ivl_3", 22 0, L_00000203c4823f00;  1 drivers
L_00000203c4833578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4793c90_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833578;  1 drivers
v00000203c4795090_0 .net *"_ivl_9", 22 0, L_00000203c4824f40;  1 drivers
v00000203c47945f0_0 .var "carry", 0 0;
v00000203c47947d0_0 .net "comp", 0 0, v00000203c4791b70_0;  1 drivers
v00000203c4794eb0_0 .var "diff_Exponent", 7 0;
v00000203c4794cd0_0 .var/i "i", 31 0;
v00000203c4794a50_0 .var "result", 31 0;
E_00000203c462b280/0 .event anyedge, v00000203c4791b70_0, v00000203c4794690_0, v00000203c47959f0_0, v00000203c4793a10_0;
E_00000203c462b280/1 .event anyedge, v00000203c4794230_0, v00000203c4795bd0_0, v00000203c4794eb0_0, v00000203c4795450_0;
E_00000203c462b280/2 .event anyedge, v00000203c4794f50_0, v00000203c4793ab0_0, v00000203c4793f10_0, v00000203c47945f0_0;
E_00000203c462b280/3 .event anyedge, v00000203c4793b50_0, v00000203c4794550_0;
E_00000203c462b280 .event/or E_00000203c462b280/0, E_00000203c462b280/1, E_00000203c462b280/2, E_00000203c462b280/3;
L_00000203c4823f00 .part v00000203c47953b0_0, 0, 23;
L_00000203c4825300 .concat [ 23 1 0 0], L_00000203c4823f00, L_00000203c4833530;
L_00000203c4824f40 .part v00000203c47944b0_0, 0, 23;
L_00000203c4824fe0 .concat [ 23 1 0 0], L_00000203c4824f40, L_00000203c4833578;
L_00000203c4823960 .part v00000203c47953b0_0, 23, 8;
L_00000203c4825580 .part v00000203c47944b0_0, 23, 8;
L_00000203c48242c0 .part v00000203c47953b0_0, 31, 1;
L_00000203c4824680 .part v00000203c47944b0_0, 31, 1;
L_00000203c4825120 .part v00000203c4796fd0_0, 0, 31;
L_00000203c4825da0 .concat [ 31 1 0 0], L_00000203c4825120, L_00000203c48335c0;
L_00000203c4823be0 .part L_00000203c48240e0, 0, 31;
L_00000203c48253a0 .concat [ 31 1 0 0], L_00000203c4823be0, L_00000203c4833608;
S_00000203c479d960 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c479de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47913f0_0 .net "A", 31 0, L_00000203c4825da0;  1 drivers
v00000203c4791850_0 .net "B", 31 0, L_00000203c48253a0;  1 drivers
v00000203c4791b70_0 .var "result", 0 0;
E_00000203c462b2c0 .event anyedge, v00000203c47913f0_0, v00000203c4791850_0, v00000203c4791b70_0;
S_00000203c479daf0 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c479c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462b340 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4793d30_0 .net "A", 31 0, v00000203c4796fd0_0;  alias, 1 drivers
v00000203c4794730_0 .net "A_Exponent", 7 0, L_00000203c4825620;  1 drivers
v00000203c4795e50_0 .net "A_Mantissa", 23 0, L_00000203c4824720;  1 drivers
v00000203c4795130_0 .net "A_sign", 0 0, L_00000203c4823fa0;  1 drivers
v00000203c4795ef0_0 .var "A_swap", 31 0;
v00000203c4795f90_0 .net "B", 31 0, v00000203c47972f0_0;  alias, 1 drivers
v00000203c47960d0_0 .net "B_Exponent", 7 0, L_00000203c4823aa0;  1 drivers
v00000203c4795c70_0 .net "B_Mantissa", 23 0, L_00000203c4824c20;  1 drivers
v00000203c47940f0_0 .var "B_shifted_mantissa", 23 0;
v00000203c4794910_0 .net "B_sign", 0 0, L_00000203c48258a0;  1 drivers
v00000203c4793dd0_0 .var "B_swap", 31 0;
v00000203c4796030_0 .var "Exponent", 7 0;
v00000203c47949b0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4794af0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833650;  1 drivers
L_00000203c48336e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4796170_0 .net/2u *"_ivl_20", 0 0, L_00000203c48336e0;  1 drivers
v00000203c4794c30_0 .net *"_ivl_23", 30 0, L_00000203c48259e0;  1 drivers
L_00000203c4833728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4793e70_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833728;  1 drivers
v00000203c4793bf0_0 .net *"_ivl_29", 30 0, L_00000203c4825260;  1 drivers
v00000203c4795630_0 .net *"_ivl_3", 22 0, L_00000203c48251c0;  1 drivers
L_00000203c4833698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4795270_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833698;  1 drivers
v00000203c4793fb0_0 .net *"_ivl_9", 22 0, L_00000203c4825080;  1 drivers
v00000203c4794d70_0 .var "carry", 0 0;
v00000203c4794e10_0 .net "comp", 0 0, v00000203c47951d0_0;  1 drivers
v00000203c4795d10_0 .var "diff_Exponent", 7 0;
v00000203c4795310_0 .var/i "i", 31 0;
v00000203c4794050_0 .var "result", 31 0;
E_00000203c462b380/0 .event anyedge, v00000203c47951d0_0, v00000203c4794690_0, v00000203c4795f90_0, v00000203c4794730_0;
E_00000203c462b380/1 .event anyedge, v00000203c47960d0_0, v00000203c4795c70_0, v00000203c4795d10_0, v00000203c4795130_0;
E_00000203c462b380/2 .event anyedge, v00000203c4794910_0, v00000203c4795e50_0, v00000203c47940f0_0, v00000203c4794d70_0;
E_00000203c462b380/3 .event anyedge, v00000203c47949b0_0, v00000203c4796030_0;
E_00000203c462b380 .event/or E_00000203c462b380/0, E_00000203c462b380/1, E_00000203c462b380/2, E_00000203c462b380/3;
L_00000203c48251c0 .part v00000203c4795ef0_0, 0, 23;
L_00000203c4824720 .concat [ 23 1 0 0], L_00000203c48251c0, L_00000203c4833650;
L_00000203c4825080 .part v00000203c4793dd0_0, 0, 23;
L_00000203c4824c20 .concat [ 23 1 0 0], L_00000203c4825080, L_00000203c4833698;
L_00000203c4825620 .part v00000203c4795ef0_0, 23, 8;
L_00000203c4823aa0 .part v00000203c4793dd0_0, 23, 8;
L_00000203c4823fa0 .part v00000203c4795ef0_0, 31, 1;
L_00000203c48258a0 .part v00000203c4793dd0_0, 31, 1;
L_00000203c48259e0 .part v00000203c4796fd0_0, 0, 31;
L_00000203c4824a40 .concat [ 31 1 0 0], L_00000203c48259e0, L_00000203c48336e0;
L_00000203c4825260 .part v00000203c47972f0_0, 0, 31;
L_00000203c4823b40 .concat [ 31 1 0 0], L_00000203c4825260, L_00000203c4833728;
S_00000203c479c380 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c479daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4794870_0 .net "A", 31 0, L_00000203c4824a40;  1 drivers
v00000203c4794b90_0 .net "B", 31 0, L_00000203c4823b40;  1 drivers
v00000203c47951d0_0 .var "result", 0 0;
E_00000203c462b8c0 .event anyedge, v00000203c4794870_0, v00000203c4794b90_0, v00000203c47951d0_0;
S_00000203c479cb50 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c479c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462b700 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47954f0_0 .net "A", 31 0, v00000203c47988d0_0;  alias, 1 drivers
v00000203c4795b30_0 .net "A_Exponent", 7 0, L_00000203c4824360;  1 drivers
v00000203c4795590_0 .net "A_Mantissa", 23 0, L_00000203c4823a00;  1 drivers
v00000203c47956d0_0 .net "A_sign", 0 0, L_00000203c4823e60;  1 drivers
v00000203c4795770_0 .net "B", 31 0, v00000203c4796350_0;  alias, 1 drivers
v00000203c4795810_0 .net "B_Exponent", 7 0, L_00000203c4824ae0;  1 drivers
v00000203c47958b0_0 .net "B_Mantissa", 23 0, L_00000203c48245e0;  1 drivers
v00000203c4795950_0 .net "B_sign", 0 0, L_00000203c4824ea0;  1 drivers
v00000203c4795a90_0 .var "Exponent", 7 0;
v00000203c4797610_0 .var "Mantissa", 22 0;
v00000203c4796f30_0 .var "Sign", 0 0;
v00000203c4796c10_0 .var "Temp_Exponent", 8 0;
v00000203c47985b0_0 .var "Temp_Mantissa", 47 0;
L_00000203c48334a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4796ad0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48334a0;  1 drivers
v00000203c47974d0_0 .net *"_ivl_3", 22 0, L_00000203c4822100;  1 drivers
L_00000203c48334e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47979d0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48334e8;  1 drivers
v00000203c4797570_0 .net *"_ivl_9", 22 0, L_00000203c4823dc0;  1 drivers
v00000203c4797750_0 .net "result", 31 0, L_00000203c48240e0;  alias, 1 drivers
E_00000203c462b780/0 .event anyedge, v00000203c4795b30_0, v00000203c4795810_0, v00000203c4795590_0, v00000203c47958b0_0;
E_00000203c462b780/1 .event anyedge, v00000203c47985b0_0, v00000203c4796c10_0, v00000203c47956d0_0, v00000203c4795950_0;
E_00000203c462b780 .event/or E_00000203c462b780/0, E_00000203c462b780/1;
L_00000203c4822100 .part v00000203c47988d0_0, 0, 23;
L_00000203c4823a00 .concat [ 23 1 0 0], L_00000203c4822100, L_00000203c48334a0;
L_00000203c4823dc0 .part v00000203c4796350_0, 0, 23;
L_00000203c48245e0 .concat [ 23 1 0 0], L_00000203c4823dc0, L_00000203c48334e8;
L_00000203c4824360 .part v00000203c47988d0_0, 23, 8;
L_00000203c4824ae0 .part v00000203c4796350_0, 23, 8;
L_00000203c4823e60 .part v00000203c47988d0_0, 31, 1;
L_00000203c4824ea0 .part v00000203c4796350_0, 31, 1;
L_00000203c48240e0 .concat [ 23 8 1 0], v00000203c4797610_0, v00000203c4795a90_0, v00000203c4796f30_0;
S_00000203c479cce0 .scope module, "mem" "memory_parametrized" 4 139, 6 33 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c462b440 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c47981f0_0 .net "address", 1 0, v00000203c4797a70_0;  1 drivers
v00000203c47963f0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4798330_0 .var/i "i", 31 0;
v00000203c4798470 .array "mem", 2 0, 31 0;
v00000203c47988d0_0 .var "read_data", 31 0;
o00000203c4724ad8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47983d0_0 .net "reset", 0 0, o00000203c4724ad8;  0 drivers
v00000203c4796cb0_0 .net "write_data", 31 0, v00000203c4792890_0;  alias, 1 drivers
v00000203c4796e90_0 .net "write_enable", 0 0, v00000203c47986f0_0;  1 drivers
E_00000203c462b980 .event anyedge, v00000203c47981f0_0;
S_00000203c479d190 .scope module, "mux" "multiplexer_parametrized" 4 131, 6 1 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c4214ca0 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c4214cd8 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c47977f0_0 .net "in", 95 0, L_00000203c481f7c0;  alias, 1 drivers
v00000203c4796350_0 .var "out", 31 0;
v00000203c4797e30_0 .net "sel", 1 0, v00000203c4797a70_0;  alias, 1 drivers
E_00000203c462be40 .event anyedge, v00000203c47981f0_0, v00000203c477fb60_0;
S_00000203c479d4b0 .scope module, "relu" "relu" 4 158, 4 1 0, S_00000203c478b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000203c4797c50_0 .net "Z", 31 0, v00000203c4797bb0_0;  alias, 1 drivers
v00000203c4796850_0 .var "a", 31 0;
E_00000203c462cac0 .event anyedge, v00000203c4797bb0_0;
S_00000203c479c6a0 .scope module, "n2" "hidden_neuron" 3 84, 4 103 0, S_00000203c478ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 96 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000203c462d040 .param/l "NUM_INPUTS" 0 4 103, +C4<00000000000000000000000000000011>;
v00000203c47a6990_0 .net "A1_MEM", 31 0, v00000203c479a3b0_0;  1 drivers
v00000203c47a6b70_0 .net "M1_M2", 31 0, L_00000203c4826ca0;  1 drivers
v00000203c47a6a30_0 .net "M2_A1", 31 0, L_00000203c4826480;  1 drivers
v00000203c47a5310_0 .net "MEM_OUT", 31 0, v00000203c47a4c30_0;  1 drivers
v00000203c47a6170_0 .net "MUX_OUT", 31 0, v00000203c47a5630_0;  1 drivers
v00000203c47a5db0_0 .net "RELU_OUT", 31 0, v00000203c47a5810_0;  1 drivers
v00000203c47a60d0_0 .net "Z_RELU", 31 0, v00000203c478c710_0;  1 drivers
v00000203c47a5d10_0 .var "a", 31 0;
v00000203c47a58b0_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47a71b0_0 .var "bias", 31 0;
v00000203c47a6c10_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a6530_0 .var "data_counter", 1 0;
v00000203c47a6cb0_0 .net "deltafunction_value", 31 0, L_00000203c488ecb0;  1 drivers
v00000203c47a4eb0_0 .var "enable_Z", 0 0;
v00000203c47a4d70_0 .net "inputdata", 95 0, L_00000203c481f7c0;  alias, 1 drivers
v00000203c47a6fd0_0 .var "neuron_backpropagation_state", 1 0;
v00000203c47a6210_0 .var "neuron_deltafunction_state", 1 0;
v00000203c47a5e50_0 .net "neuron_enable", 0 0, o00000203c47227f8;  alias, 0 drivers
v00000203c47a6d50_0 .var "neuron_feedfoward_state", 1 0;
v00000203c47a62b0_0 .net "neuron_state", 1 0, o00000203c4722858;  alias, 0 drivers
v00000203c47a4af0_0 .var "weight", 31 0;
v00000203c47a4b90_0 .net "weight_memory_address", 1 0, o00000203c47228b8;  alias, 0 drivers
v00000203c47a53b0_0 .var "write_enable", 0 0;
v00000203c47a7070_0 .var/i "z_counter", 31 0;
S_00000203c479d640 .scope module, "A1" "ieee754_adder" 4 177, 5 61 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462c200 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4796990_0 .net "A", 31 0, v00000203c47a4c30_0;  alias, 1 drivers
v00000203c4796b70_0 .net "A_Exponent", 7 0, L_00000203c488f250;  1 drivers
v00000203c479ae50_0 .net "A_Mantissa", 23 0, L_00000203c48903d0;  1 drivers
v00000203c4798c90_0 .net "A_sign", 0 0, L_00000203c4890ab0;  1 drivers
v00000203c4799a50_0 .var "A_swap", 31 0;
v00000203c4799af0_0 .net "B", 31 0, L_00000203c4826480;  alias, 1 drivers
v00000203c47997d0_0 .net "B_Exponent", 7 0, L_00000203c4890a10;  1 drivers
v00000203c479aa90_0 .net "B_Mantissa", 23 0, L_00000203c4890e70;  1 drivers
v00000203c4798dd0_0 .var "B_shifted_mantissa", 23 0;
v00000203c4799cd0_0 .net "B_sign", 0 0, L_00000203c4890b50;  1 drivers
v00000203c4799230_0 .var "B_swap", 31 0;
v00000203c47995f0_0 .var "Exponent", 7 0;
v00000203c479abd0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47994b0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833da0;  1 drivers
L_00000203c4833e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4798e70_0 .net/2u *"_ivl_20", 0 0, L_00000203c4833e30;  1 drivers
v00000203c4799690_0 .net *"_ivl_23", 30 0, L_00000203c4890510;  1 drivers
L_00000203c4833e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47992d0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833e78;  1 drivers
v00000203c479ab30_0 .net *"_ivl_29", 30 0, L_00000203c488f110;  1 drivers
v00000203c479a4f0_0 .net *"_ivl_3", 22 0, L_00000203c488f6b0;  1 drivers
L_00000203c4833de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c479a310_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833de8;  1 drivers
v00000203c4799b90_0 .net *"_ivl_9", 22 0, L_00000203c488f9d0;  1 drivers
v00000203c479a950_0 .var "carry", 0 0;
v00000203c4799c30_0 .net "comp", 0 0, v00000203c47968f0_0;  1 drivers
v00000203c479af90_0 .var "diff_Exponent", 7 0;
v00000203c4799d70_0 .var/i "i", 31 0;
v00000203c479a3b0_0 .var "result", 31 0;
E_00000203c462ce00/0 .event anyedge, v00000203c47968f0_0, v00000203c4796990_0, v00000203c4799af0_0, v00000203c4796b70_0;
E_00000203c462ce00/1 .event anyedge, v00000203c47997d0_0, v00000203c479aa90_0, v00000203c479af90_0, v00000203c4798c90_0;
E_00000203c462ce00/2 .event anyedge, v00000203c4799cd0_0, v00000203c479ae50_0, v00000203c4798dd0_0, v00000203c479a950_0;
E_00000203c462ce00/3 .event anyedge, v00000203c479abd0_0, v00000203c47995f0_0;
E_00000203c462ce00 .event/or E_00000203c462ce00/0, E_00000203c462ce00/1, E_00000203c462ce00/2, E_00000203c462ce00/3;
L_00000203c488f6b0 .part v00000203c4799a50_0, 0, 23;
L_00000203c48903d0 .concat [ 23 1 0 0], L_00000203c488f6b0, L_00000203c4833da0;
L_00000203c488f9d0 .part v00000203c4799230_0, 0, 23;
L_00000203c4890e70 .concat [ 23 1 0 0], L_00000203c488f9d0, L_00000203c4833de8;
L_00000203c488f250 .part v00000203c4799a50_0, 23, 8;
L_00000203c4890a10 .part v00000203c4799230_0, 23, 8;
L_00000203c4890ab0 .part v00000203c4799a50_0, 31, 1;
L_00000203c4890b50 .part v00000203c4799230_0, 31, 1;
L_00000203c4890510 .part v00000203c47a4c30_0, 0, 31;
L_00000203c488ead0 .concat [ 31 1 0 0], L_00000203c4890510, L_00000203c4833e30;
L_00000203c488f110 .part L_00000203c4826480, 0, 31;
L_00000203c488fb10 .concat [ 31 1 0 0], L_00000203c488f110, L_00000203c4833e78;
S_00000203c479dc80 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c479d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4796710_0 .net "A", 31 0, L_00000203c488ead0;  1 drivers
v00000203c47967b0_0 .net "B", 31 0, L_00000203c488fb10;  1 drivers
v00000203c47968f0_0 .var "result", 0 0;
E_00000203c462c600 .event anyedge, v00000203c4796710_0, v00000203c47967b0_0, v00000203c47968f0_0;
S_00000203c479dfa0 .scope module, "M1" "ieee754_multiplier" 4 165, 5 122 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462c7c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c479b030_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c479aef0_0 .net "A_Exponent", 7 0, L_00000203c4827b00;  1 drivers
v00000203c4798a10_0 .net "A_Mantissa", 23 0, L_00000203c4827a60;  1 drivers
v00000203c4799370_0 .net "A_sign", 0 0, L_00000203c4827e20;  1 drivers
v00000203c479a1d0_0 .net "B", 31 0, v00000203c47a5630_0;  alias, 1 drivers
v00000203c4798f10_0 .net "B_Exponent", 7 0, L_00000203c48268e0;  1 drivers
v00000203c4799410_0 .net "B_Mantissa", 23 0, L_00000203c48271a0;  1 drivers
v00000203c4799550_0 .net "B_sign", 0 0, L_00000203c4826980;  1 drivers
v00000203c4798bf0_0 .var "Exponent", 7 0;
v00000203c4798ab0_0 .var "Mantissa", 22 0;
v00000203c4799730_0 .var "Sign", 0 0;
v00000203c479ac70_0 .var "Temp_Exponent", 8 0;
v00000203c4799870_0 .var "Temp_Mantissa", 47 0;
L_00000203c4833c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4799e10_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833c80;  1 drivers
v00000203c4799eb0_0 .net *"_ivl_3", 22 0, L_00000203c4827100;  1 drivers
L_00000203c4833cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4799050_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833cc8;  1 drivers
v00000203c4799910_0 .net *"_ivl_9", 22 0, L_00000203c4827740;  1 drivers
v00000203c479b0d0_0 .net "result", 31 0, L_00000203c4826ca0;  alias, 1 drivers
E_00000203c462c8c0/0 .event anyedge, v00000203c479aef0_0, v00000203c4798f10_0, v00000203c4798a10_0, v00000203c4799410_0;
E_00000203c462c8c0/1 .event anyedge, v00000203c4799870_0, v00000203c479ac70_0, v00000203c4799370_0, v00000203c4799550_0;
E_00000203c462c8c0 .event/or E_00000203c462c8c0/0, E_00000203c462c8c0/1;
L_00000203c4827100 .part v00000203c48195a0_0, 0, 23;
L_00000203c4827a60 .concat [ 23 1 0 0], L_00000203c4827100, L_00000203c4833c80;
L_00000203c4827740 .part v00000203c47a5630_0, 0, 23;
L_00000203c48271a0 .concat [ 23 1 0 0], L_00000203c4827740, L_00000203c4833cc8;
L_00000203c4827b00 .part v00000203c48195a0_0, 23, 8;
L_00000203c48268e0 .part v00000203c47a5630_0, 23, 8;
L_00000203c4827e20 .part v00000203c48195a0_0, 31, 1;
L_00000203c4826980 .part v00000203c47a5630_0, 31, 1;
L_00000203c4826ca0 .concat [ 23 8 1 0], v00000203c4798ab0_0, v00000203c4798bf0_0, v00000203c4799730_0;
S_00000203c479c510 .scope module, "M2" "ieee754_multiplier" 4 171, 5 122 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462c940 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47999b0_0 .net "A", 31 0, L_00000203c4826ca0;  alias, 1 drivers
v00000203c4798b50_0 .net "A_Exponent", 7 0, L_00000203c4827880;  1 drivers
v00000203c479a130_0 .net "A_Mantissa", 23 0, L_00000203c4828000;  1 drivers
v00000203c4799f50_0 .net "A_sign", 0 0, L_00000203c48262a0;  1 drivers
v00000203c4799ff0_0 .net "B", 31 0, L_00000203c488ecb0;  alias, 1 drivers
v00000203c479a090_0 .net "B_Exponent", 7 0, L_00000203c4826200;  1 drivers
v00000203c479a270_0 .net "B_Mantissa", 23 0, L_00000203c48272e0;  1 drivers
v00000203c479b170_0 .net "B_sign", 0 0, L_00000203c4826340;  1 drivers
v00000203c479a450_0 .var "Exponent", 7 0;
v00000203c479a590_0 .var "Mantissa", 22 0;
v00000203c479a630_0 .var "Sign", 0 0;
v00000203c479a6d0_0 .var "Temp_Exponent", 8 0;
v00000203c4798d30_0 .var "Temp_Mantissa", 47 0;
L_00000203c4833d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c479a770_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833d10;  1 drivers
v00000203c479adb0_0 .net *"_ivl_3", 22 0, L_00000203c4827ec0;  1 drivers
L_00000203c4833d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4798fb0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833d58;  1 drivers
v00000203c47990f0_0 .net *"_ivl_9", 22 0, L_00000203c4826d40;  1 drivers
v00000203c479a810_0 .net "result", 31 0, L_00000203c4826480;  alias, 1 drivers
E_00000203c462c9c0/0 .event anyedge, v00000203c4798b50_0, v00000203c479a090_0, v00000203c479a130_0, v00000203c479a270_0;
E_00000203c462c9c0/1 .event anyedge, v00000203c4798d30_0, v00000203c479a6d0_0, v00000203c4799f50_0, v00000203c479b170_0;
E_00000203c462c9c0 .event/or E_00000203c462c9c0/0, E_00000203c462c9c0/1;
L_00000203c4827ec0 .part L_00000203c4826ca0, 0, 23;
L_00000203c4828000 .concat [ 23 1 0 0], L_00000203c4827ec0, L_00000203c4833d10;
L_00000203c4826d40 .part L_00000203c488ecb0, 0, 23;
L_00000203c48272e0 .concat [ 23 1 0 0], L_00000203c4826d40, L_00000203c4833d58;
L_00000203c4827880 .part L_00000203c4826ca0, 23, 8;
L_00000203c4826200 .part L_00000203c488ecb0, 23, 8;
L_00000203c48262a0 .part L_00000203c4826ca0, 31, 1;
L_00000203c4826340 .part L_00000203c488ecb0, 31, 1;
L_00000203c4826480 .concat [ 23 8 1 0], v00000203c479a590_0, v00000203c479a450_0, v00000203c479a630_0;
S_00000203c479c830 .scope module, "Z" "Z" 4 149, 4 21 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c462e080 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c478e830_0 .net "A1_Z", 31 0, v00000203c478c8f0_0;  1 drivers
v00000203c478cd50_0 .net "A2_OUT", 31 0, v00000203c478e790_0;  1 drivers
v00000203c478df70_0 .net "M1_A1", 31 0, L_00000203c4827240;  1 drivers
v00000203c478e8d0_0 .var "Z", 31 0;
v00000203c478e0b0_0 .net "bias", 31 0, v00000203c47a71b0_0;  1 drivers
v00000203c478d070_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c478e3d0_0 .net "enable", 0 0, v00000203c47a4eb0_0;  1 drivers
v00000203c478cdf0_0 .var "index", 31 0;
v00000203c478d610_0 .net "neuron_input", 31 0, v00000203c47a5630_0;  alias, 1 drivers
o00000203c4726e48 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c478e6f0_0 .net "reset", 0 0, o00000203c4726e48;  0 drivers
v00000203c478c710_0 .var "result", 31 0;
v00000203c478e970_0 .net "weight", 31 0, v00000203c47a4c30_0;  alias, 1 drivers
S_00000203c479c9c0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c479c830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462dc80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c479ad10_0 .net "A", 31 0, v00000203c478e8d0_0;  1 drivers
v00000203c479c070_0 .net "A_Exponent", 7 0, L_00000203c4826160;  1 drivers
v00000203c479b7b0_0 .net "A_Mantissa", 23 0, L_00000203c4826de0;  1 drivers
v00000203c479b990_0 .net "A_sign", 0 0, L_00000203c4827c40;  1 drivers
v00000203c479b710_0 .var "A_swap", 31 0;
v00000203c479b210_0 .net "B", 31 0, L_00000203c4827240;  alias, 1 drivers
v00000203c479b2b0_0 .net "B_Exponent", 7 0, L_00000203c4827380;  1 drivers
v00000203c479b350_0 .net "B_Mantissa", 23 0, L_00000203c4826660;  1 drivers
v00000203c479b3f0_0 .var "B_shifted_mantissa", 23 0;
v00000203c479bf30_0 .net "B_sign", 0 0, L_00000203c48263e0;  1 drivers
v00000203c479bdf0_0 .var "B_swap", 31 0;
v00000203c479b490_0 .var "Exponent", 7 0;
v00000203c479bb70_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c479bfd0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833a40;  1 drivers
L_00000203c4833ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c479b530_0 .net/2u *"_ivl_20", 0 0, L_00000203c4833ad0;  1 drivers
v00000203c479b850_0 .net *"_ivl_23", 30 0, L_00000203c4827060;  1 drivers
L_00000203c4833b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c479bc10_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833b18;  1 drivers
v00000203c479b5d0_0 .net *"_ivl_29", 30 0, L_00000203c4826a20;  1 drivers
v00000203c479b670_0 .net *"_ivl_3", 22 0, L_00000203c4826520;  1 drivers
L_00000203c4833a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c479bad0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833a88;  1 drivers
v00000203c479b8f0_0 .net *"_ivl_9", 22 0, L_00000203c4826e80;  1 drivers
v00000203c479bcb0_0 .var "carry", 0 0;
v00000203c479ba30_0 .net "comp", 0 0, v00000203c479a9f0_0;  1 drivers
v00000203c479bd50_0 .var "diff_Exponent", 7 0;
v00000203c479be90_0 .var/i "i", 31 0;
v00000203c478c8f0_0 .var "result", 31 0;
E_00000203c462dbc0/0 .event anyedge, v00000203c479a9f0_0, v00000203c479ad10_0, v00000203c479b210_0, v00000203c479c070_0;
E_00000203c462dbc0/1 .event anyedge, v00000203c479b2b0_0, v00000203c479b350_0, v00000203c479bd50_0, v00000203c479b990_0;
E_00000203c462dbc0/2 .event anyedge, v00000203c479bf30_0, v00000203c479b7b0_0, v00000203c479b3f0_0, v00000203c479bcb0_0;
E_00000203c462dbc0/3 .event anyedge, v00000203c479bb70_0, v00000203c479b490_0;
E_00000203c462dbc0 .event/or E_00000203c462dbc0/0, E_00000203c462dbc0/1, E_00000203c462dbc0/2, E_00000203c462dbc0/3;
L_00000203c4826520 .part v00000203c479b710_0, 0, 23;
L_00000203c4826de0 .concat [ 23 1 0 0], L_00000203c4826520, L_00000203c4833a40;
L_00000203c4826e80 .part v00000203c479bdf0_0, 0, 23;
L_00000203c4826660 .concat [ 23 1 0 0], L_00000203c4826e80, L_00000203c4833a88;
L_00000203c4826160 .part v00000203c479b710_0, 23, 8;
L_00000203c4827380 .part v00000203c479bdf0_0, 23, 8;
L_00000203c4827c40 .part v00000203c479b710_0, 31, 1;
L_00000203c48263e0 .part v00000203c479bdf0_0, 31, 1;
L_00000203c4827060 .part v00000203c478e8d0_0, 0, 31;
L_00000203c48274c0 .concat [ 31 1 0 0], L_00000203c4827060, L_00000203c4833ad0;
L_00000203c4826a20 .part L_00000203c4827240, 0, 31;
L_00000203c4826c00 .concat [ 31 1 0 0], L_00000203c4826a20, L_00000203c4833b18;
S_00000203c479ce70 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c479c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c479a8b0_0 .net "A", 31 0, L_00000203c48274c0;  1 drivers
v00000203c4799190_0 .net "B", 31 0, L_00000203c4826c00;  1 drivers
v00000203c479a9f0_0 .var "result", 0 0;
E_00000203c462d280 .event anyedge, v00000203c479a8b0_0, v00000203c4799190_0, v00000203c479a9f0_0;
S_00000203c479d000 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c479c830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c462d3c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c478d750_0 .net "A", 31 0, v00000203c478e8d0_0;  alias, 1 drivers
v00000203c478cc10_0 .net "A_Exponent", 7 0, L_00000203c48276a0;  1 drivers
v00000203c478c5d0_0 .net "A_Mantissa", 23 0, L_00000203c4827ba0;  1 drivers
v00000203c478d4d0_0 .net "A_sign", 0 0, L_00000203c48279c0;  1 drivers
v00000203c478ca30_0 .var "A_swap", 31 0;
v00000203c478dd90_0 .net "B", 31 0, v00000203c47a71b0_0;  alias, 1 drivers
v00000203c478de30_0 .net "B_Exponent", 7 0, L_00000203c4827f60;  1 drivers
v00000203c478e470_0 .net "B_Mantissa", 23 0, L_00000203c4826ac0;  1 drivers
v00000203c478e510_0 .var "B_shifted_mantissa", 23 0;
v00000203c478cfd0_0 .net "B_sign", 0 0, L_00000203c4827ce0;  1 drivers
v00000203c478e150_0 .var "B_swap", 31 0;
v00000203c478e290_0 .var "Exponent", 7 0;
v00000203c478dcf0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c478db10_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833b60;  1 drivers
L_00000203c4833bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c478d2f0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4833bf0;  1 drivers
v00000203c478e1f0_0 .net *"_ivl_23", 30 0, L_00000203c4827d80;  1 drivers
L_00000203c4833c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c478cb70_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833c38;  1 drivers
v00000203c478d390_0 .net *"_ivl_29", 30 0, L_00000203c48277e0;  1 drivers
v00000203c478dbb0_0 .net *"_ivl_3", 22 0, L_00000203c4826700;  1 drivers
L_00000203c4833ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c478d9d0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833ba8;  1 drivers
v00000203c478cf30_0 .net *"_ivl_9", 22 0, L_00000203c48267a0;  1 drivers
v00000203c478ce90_0 .var "carry", 0 0;
v00000203c478d7f0_0 .net "comp", 0 0, v00000203c478c490_0;  1 drivers
v00000203c478c210_0 .var "diff_Exponent", 7 0;
v00000203c478d890_0 .var/i "i", 31 0;
v00000203c478e790_0 .var "result", 31 0;
E_00000203c462ef80/0 .event anyedge, v00000203c478c490_0, v00000203c479ad10_0, v00000203c478dd90_0, v00000203c478cc10_0;
E_00000203c462ef80/1 .event anyedge, v00000203c478de30_0, v00000203c478e470_0, v00000203c478c210_0, v00000203c478d4d0_0;
E_00000203c462ef80/2 .event anyedge, v00000203c478cfd0_0, v00000203c478c5d0_0, v00000203c478e510_0, v00000203c478ce90_0;
E_00000203c462ef80/3 .event anyedge, v00000203c478dcf0_0, v00000203c478e290_0;
E_00000203c462ef80 .event/or E_00000203c462ef80/0, E_00000203c462ef80/1, E_00000203c462ef80/2, E_00000203c462ef80/3;
L_00000203c4826700 .part v00000203c478ca30_0, 0, 23;
L_00000203c4827ba0 .concat [ 23 1 0 0], L_00000203c4826700, L_00000203c4833b60;
L_00000203c48267a0 .part v00000203c478e150_0, 0, 23;
L_00000203c4826ac0 .concat [ 23 1 0 0], L_00000203c48267a0, L_00000203c4833ba8;
L_00000203c48276a0 .part v00000203c478ca30_0, 23, 8;
L_00000203c4827f60 .part v00000203c478e150_0, 23, 8;
L_00000203c48279c0 .part v00000203c478ca30_0, 31, 1;
L_00000203c4827ce0 .part v00000203c478e150_0, 31, 1;
L_00000203c4827d80 .part v00000203c478e8d0_0, 0, 31;
L_00000203c4827560 .concat [ 31 1 0 0], L_00000203c4827d80, L_00000203c4833bf0;
L_00000203c48277e0 .part v00000203c47a71b0_0, 0, 31;
L_00000203c4827600 .concat [ 31 1 0 0], L_00000203c48277e0, L_00000203c4833c38;
S_00000203c47a1b10 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c479d000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c478c2b0_0 .net "A", 31 0, L_00000203c4827560;  1 drivers
v00000203c478e650_0 .net "B", 31 0, L_00000203c4827600;  1 drivers
v00000203c478c490_0 .var "result", 0 0;
E_00000203c462e180 .event anyedge, v00000203c478c2b0_0, v00000203c478e650_0, v00000203c478c490_0;
S_00000203c47a1fc0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c479c830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4630140 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c478e5b0_0 .net "A", 31 0, v00000203c47a4c30_0;  alias, 1 drivers
v00000203c478d110_0 .net "A_Exponent", 7 0, L_00000203c4826fc0;  1 drivers
v00000203c478c990_0 .net "A_Mantissa", 23 0, L_00000203c48265c0;  1 drivers
v00000203c478d1b0_0 .net "A_sign", 0 0, L_00000203c4826f20;  1 drivers
v00000203c478c530_0 .net "B", 31 0, v00000203c47a5630_0;  alias, 1 drivers
v00000203c478d430_0 .net "B_Exponent", 7 0, L_00000203c4827420;  1 drivers
v00000203c478e010_0 .net "B_Mantissa", 23 0, L_00000203c4826b60;  1 drivers
v00000203c478e330_0 .net "B_sign", 0 0, L_00000203c4826840;  1 drivers
v00000203c478c350_0 .var "Exponent", 7 0;
v00000203c478d930_0 .var "Mantissa", 22 0;
v00000203c478da70_0 .var "Sign", 0 0;
v00000203c478cad0_0 .var "Temp_Exponent", 8 0;
v00000203c478dc50_0 .var "Temp_Mantissa", 47 0;
L_00000203c48339b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c478ccb0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48339b0;  1 drivers
v00000203c478c670_0 .net *"_ivl_3", 22 0, L_00000203c4824e00;  1 drivers
L_00000203c48339f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c478d570_0 .net/2u *"_ivl_6", 0 0, L_00000203c48339f8;  1 drivers
v00000203c478d250_0 .net *"_ivl_9", 22 0, L_00000203c4827920;  1 drivers
v00000203c478ded0_0 .net "result", 31 0, L_00000203c4827240;  alias, 1 drivers
E_00000203c462f580/0 .event anyedge, v00000203c478d110_0, v00000203c478d430_0, v00000203c478c990_0, v00000203c478e010_0;
E_00000203c462f580/1 .event anyedge, v00000203c478dc50_0, v00000203c478cad0_0, v00000203c478d1b0_0, v00000203c478e330_0;
E_00000203c462f580 .event/or E_00000203c462f580/0, E_00000203c462f580/1;
L_00000203c4824e00 .part v00000203c47a4c30_0, 0, 23;
L_00000203c48265c0 .concat [ 23 1 0 0], L_00000203c4824e00, L_00000203c48339b0;
L_00000203c4827920 .part v00000203c47a5630_0, 0, 23;
L_00000203c4826b60 .concat [ 23 1 0 0], L_00000203c4827920, L_00000203c48339f8;
L_00000203c4826fc0 .part v00000203c47a4c30_0, 23, 8;
L_00000203c4827420 .part v00000203c47a5630_0, 23, 8;
L_00000203c4826f20 .part v00000203c47a4c30_0, 31, 1;
L_00000203c4826840 .part v00000203c47a5630_0, 31, 1;
L_00000203c4827240 .concat [ 23 8 1 0], v00000203c478d930_0, v00000203c478c350_0, v00000203c478da70_0;
S_00000203c47a0e90 .scope module, "mem" "memory_parametrized" 4 139, 6 33 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c462e0c0 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c478d6b0_0 .net "address", 1 0, v00000203c47a6530_0;  1 drivers
v00000203c478c3f0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c478c7b0_0 .var/i "i", 31 0;
v00000203c478c850 .array "mem", 2 0, 31 0;
v00000203c47a4c30_0 .var "read_data", 31 0;
o00000203c4727058 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47a68f0_0 .net "reset", 0 0, o00000203c4727058;  0 drivers
v00000203c47a4e10_0 .net "write_data", 31 0, v00000203c479a3b0_0;  alias, 1 drivers
v00000203c47a5270_0 .net "write_enable", 0 0, v00000203c47a53b0_0;  1 drivers
E_00000203c46307c0 .event anyedge, v00000203c478d6b0_0;
S_00000203c47a09e0 .scope module, "mux" "multiplexer_parametrized" 4 131, 6 1 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c4213620 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c4213658 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c47a6ad0_0 .net "in", 95 0, L_00000203c481f7c0;  alias, 1 drivers
v00000203c47a5630_0 .var "out", 31 0;
v00000203c47a5c70_0 .net "sel", 1 0, v00000203c47a6530_0;  alias, 1 drivers
E_00000203c4631100 .event anyedge, v00000203c478d6b0_0, v00000203c477fb60_0;
S_00000203c47a06c0 .scope module, "relu" "relu" 4 158, 4 1 0, S_00000203c479c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000203c47a51d0_0 .net "Z", 31 0, v00000203c478c710_0;  alias, 1 drivers
v00000203c47a5810_0 .var "a", 31 0;
E_00000203c46303c0 .event anyedge, v00000203c478c710_0;
S_00000203c47a1e30 .scope module, "il" "input_layer" 2 129, 3 1 0, S_00000203c43df740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 128 "input_layer";
    .port_info 2 /INPUT 1 "layer_enable";
    .port_info 3 /OUTPUT 128 "output_layer";
P_00000203c4630580 .param/l "NUM_NEURONS" 0 3 2, +C4<00000000000000000000000000000100>;
v00000203c47a6850_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a4ff0_0 .net "input_layer", 127 0, L_00000203c4817e80;  1 drivers
v00000203c47a5090_0 .net "layer_enable", 0 0, L_00000203c48196e0;  1 drivers
v00000203c47a5770_0 .net "output_layer", 127 0, L_00000203c4817980;  alias, 1 drivers
L_00000203c4819280 .part L_00000203c4817e80, 0, 32;
L_00000203c48193c0 .part L_00000203c4817e80, 32, 32;
L_00000203c4817c00 .part L_00000203c4817e80, 64, 32;
L_00000203c48177a0 .part L_00000203c4817e80, 96, 32;
L_00000203c4817980 .concat8 [ 32 32 32 32], v00000203c47a6030_0, v00000203c47a4cd0_0, v00000203c47a6e90_0, v00000203c47a5450_0;
S_00000203c47a0850 .scope module, "n0" "input_neuron" 3 10, 4 84 0, S_00000203c47a1e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v00000203c47a6670_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a63f0_0 .net "inputdata", 31 0, L_00000203c4819280;  1 drivers
v00000203c47a5a90_0 .net "neuron_enable", 0 0, L_00000203c48196e0;  alias, 1 drivers
v00000203c47a6030_0 .var "outputdata", 31 0;
S_00000203c47a1340 .scope module, "n1" "input_neuron" 3 17, 4 84 0, S_00000203c47a1e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v00000203c47a5130_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a6490_0 .net "inputdata", 31 0, L_00000203c48193c0;  1 drivers
v00000203c47a5590_0 .net "neuron_enable", 0 0, L_00000203c48196e0;  alias, 1 drivers
v00000203c47a4cd0_0 .var "outputdata", 31 0;
S_00000203c47a1ca0 .scope module, "n2" "input_neuron" 3 24, 4 84 0, S_00000203c47a1e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v00000203c47a6710_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a4f50_0 .net "inputdata", 31 0, L_00000203c4817c00;  1 drivers
v00000203c47a67b0_0 .net "neuron_enable", 0 0, L_00000203c48196e0;  alias, 1 drivers
v00000203c47a6e90_0 .var "outputdata", 31 0;
S_00000203c47a0b70 .scope module, "n3" "input_neuron" 3 31, 4 84 0, S_00000203c47a1e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v00000203c47a6f30_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47a56d0_0 .net "inputdata", 31 0, L_00000203c48177a0;  1 drivers
v00000203c47a4a50_0 .net "neuron_enable", 0 0, L_00000203c48196e0;  alias, 1 drivers
v00000203c47a5450_0 .var "outputdata", 31 0;
S_00000203c47a0210 .scope module, "sl" "output_softmax_layer" 2 166, 3 98 0, S_00000203c43df740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "layer_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 96 "input_layer";
    .port_info 4 /INPUT 2 "weight_memory_address";
    .port_info 5 /INPUT 96 "deltafunctions_value";
    .port_info 6 /INPUT 2 "layer_state";
    .port_info 7 /OUTPUT 96 "neurons_weight";
    .port_info 8 /OUTPUT 96 "output_layer";
P_00000203c4630d00 .param/l "NUM_NEURONS" 0 3 99, +C4<00000000000000000000000000000011>;
v00000203c48187e0_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c4817520_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c48172a0_0 .net "deltafunctions_value", 95 0, L_00000203c48d3590;  1 drivers
v00000203c48198c0_0 .net "input_layer", 95 0, L_00000203c488fed0;  alias, 1 drivers
o00000203c472f938 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c48182e0_0 .net "layer_enable", 0 0, o00000203c472f938;  0 drivers
o00000203c472f998 .functor BUFZ 2, C4<zz>; HiZ drive
v00000203c4818c40_0 .net "layer_state", 1 0, o00000203c472f998;  0 drivers
v00000203c4818ba0_0 .net "neurons_weight", 95 0, L_00000203c48d2c30;  1 drivers
RS_00000203c472f8a8 .resolv tri, L_00000203c46c93d0, L_00000203c46cafd0, L_00000203c46cb510;
v00000203c4817160_0 .net8 "ns1_ss", 31 0, RS_00000203c472f8a8;  3 drivers
o00000203c4740558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203c4818d80_0 .net "ns2_ss", 31 0, o00000203c4740558;  0 drivers
v00000203c4818740_0 .net "output_layer", 95 0, L_00000203c48d20f0;  alias, 1 drivers
v00000203c4817340_0 .net "ss_n", 31 0, L_00000203c4890650;  1 drivers
o00000203c472f9f8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000203c4819500_0 .net "weight_memory_address", 1 0, o00000203c472f9f8;  0 drivers
L_00000203c48905b0 .concat [ 32 32 32 0], RS_00000203c472f8a8, o00000203c4740558, o00000203c4740558;
L_00000203c4890650 .part v00000203c4816080_0, 0, 32;
L_00000203c4899750 .part L_00000203c48d3590, 0, 32;
L_00000203c48a4830 .part L_00000203c48d3590, 32, 32;
L_00000203c48d3270 .part L_00000203c48d3590, 64, 32;
L_00000203c48d2c30 .concat8 [ 32 32 32 0], v00000203c47d46c0_0, v00000203c47f0600_0, v00000203c4812fc0_0;
L_00000203c48d20f0 .concat8 [ 32 32 32 0], v00000203c47d30e0_0, v00000203c47f1500_0, v00000203c4813c40_0;
S_00000203c47a03a0 .scope module, "sn1" "softmax_neuron" 3 122, 4 326 0, S_00000203c47a0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 96 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_00000203c4630640 .param/l "NUM_INPUTS" 0 4 326, +C4<00000000000000000000000000000011>;
L_00000203c46c93d0 .functor BUFZ 32, v00000203c47cc600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000203c47d2960_0 .net "A1_MEM", 31 0, v00000203c47a8790_0;  1 drivers
v00000203c47d3680_0 .net "D1_OUT", 31 0, v00000203c47ae370_0;  1 drivers
v00000203c47d37c0_0 .net "E1_D1", 31 0, v00000203c47cc600_0;  1 drivers
v00000203c47d2280_0 .net "M1_M2", 31 0, L_00000203c48991b0;  1 drivers
v00000203c47d2820_0 .net "M2_A1", 31 0, L_00000203c48999d0;  1 drivers
v00000203c47d21e0_0 .net "MEM_OUT", 31 0, v00000203c47cff80_0;  1 drivers
v00000203c47d3180_0 .net "MUX_OUT", 31 0, v00000203c47d34a0_0;  1 drivers
v00000203c47d2c80_0 .net "Z_E1", 31 0, v00000203c47d02a0_0;  1 drivers
v00000203c47d30e0_0 .var "a", 31 0;
v00000203c47d3540_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47d2e60_0 .var "bias", 31 0;
v00000203c47d3d60_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47d2140_0 .var "data_counter", 1 0;
v00000203c47d4620_0 .net "deltafunction_value", 31 0, L_00000203c4899750;  1 drivers
v00000203c47d43a0_0 .var "enable_Z", 0 0;
v00000203c47d3400_0 .var "enable_d1", 0 0;
v00000203c47d2be0_0 .net8 "exp", 31 0, RS_00000203c472f8a8;  alias, 3 drivers
v00000203c47d32c0_0 .net "exp_sum", 31 0, L_00000203c4890650;  alias, 1 drivers
v00000203c47d2f00_0 .net "inputdata", 95 0, L_00000203c488fed0;  alias, 1 drivers
v00000203c47d4800_0 .var "neuron_backpropagation_state", 1 0;
v00000203c47d4080_0 .var "neuron_deltafunction_state", 1 0;
v00000203c47d3ae0_0 .net "neuron_enable", 0 0, o00000203c472f938;  alias, 0 drivers
v00000203c47d2b40_0 .var "neuron_feedfoward_state", 1 0;
v00000203c47d35e0_0 .net "neuron_state", 1 0, o00000203c472f998;  alias, 0 drivers
v00000203c47d46c0_0 .var "weight", 31 0;
v00000203c47d3c20_0 .net "weight_memory_address", 1 0, o00000203c472f9f8;  alias, 0 drivers
v00000203c47d4440_0 .var "write_enable", 0 0;
v00000203c47d4300_0 .var/i "z_counter", 31 0;
S_00000203c47a0d00 .scope module, "A1" "ieee754_adder" 4 419, 5 61 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4630900 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47a92d0_0 .net "A", 31 0, v00000203c47cff80_0;  alias, 1 drivers
v00000203c47a95f0_0 .net "A_Exponent", 7 0, L_00000203c489a1f0;  1 drivers
v00000203c47a7610_0 .net "A_Mantissa", 23 0, L_00000203c4899a70;  1 drivers
v00000203c47a7890_0 .net "A_sign", 0 0, L_00000203c4899250;  1 drivers
v00000203c47a79d0_0 .var "A_swap", 31 0;
v00000203c47a7430_0 .net "B", 31 0, L_00000203c48999d0;  alias, 1 drivers
v00000203c47a7a70_0 .net "B_Exponent", 7 0, L_00000203c4898fd0;  1 drivers
v00000203c47a7f70_0 .net "B_Mantissa", 23 0, L_00000203c489a790;  1 drivers
v00000203c47a7250_0 .var "B_shifted_mantissa", 23 0;
v00000203c47a8010_0 .net "B_sign", 0 0, L_00000203c489a830;  1 drivers
v00000203c47a7c50_0 .var "B_swap", 31 0;
v00000203c47a9690_0 .var "Exponent", 7 0;
v00000203c47a7b10_0 .var "Temp_Mantissa", 23 0;
L_00000203c48356f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a8510_0 .net/2u *"_ivl_0", 0 0, L_00000203c48356f0;  1 drivers
L_00000203c4835780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a8a10_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835780;  1 drivers
v00000203c47a9730_0 .net *"_ivl_23", 30 0, L_00000203c4899bb0;  1 drivers
L_00000203c48357c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a74d0_0 .net/2u *"_ivl_26", 0 0, L_00000203c48357c8;  1 drivers
v00000203c47a7bb0_0 .net *"_ivl_29", 30 0, L_00000203c489a290;  1 drivers
v00000203c47a88d0_0 .net *"_ivl_3", 22 0, L_00000203c489a0b0;  1 drivers
L_00000203c4835738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a9910_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835738;  1 drivers
v00000203c47a9190_0 .net *"_ivl_9", 22 0, L_00000203c489ab50;  1 drivers
v00000203c47a8970_0 .var "carry", 0 0;
v00000203c47a86f0_0 .net "comp", 0 0, v00000203c47a8c90_0;  1 drivers
v00000203c47a80b0_0 .var "diff_Exponent", 7 0;
v00000203c47a8f10_0 .var/i "i", 31 0;
v00000203c47a8790_0 .var "result", 31 0;
E_00000203c4630e00/0 .event anyedge, v00000203c47a8c90_0, v00000203c47a92d0_0, v00000203c47a7430_0, v00000203c47a95f0_0;
E_00000203c4630e00/1 .event anyedge, v00000203c47a7a70_0, v00000203c47a7f70_0, v00000203c47a80b0_0, v00000203c47a7890_0;
E_00000203c4630e00/2 .event anyedge, v00000203c47a8010_0, v00000203c47a7610_0, v00000203c47a7250_0, v00000203c47a8970_0;
E_00000203c4630e00/3 .event anyedge, v00000203c47a7b10_0, v00000203c47a9690_0;
E_00000203c4630e00 .event/or E_00000203c4630e00/0, E_00000203c4630e00/1, E_00000203c4630e00/2, E_00000203c4630e00/3;
L_00000203c489a0b0 .part v00000203c47a79d0_0, 0, 23;
L_00000203c4899a70 .concat [ 23 1 0 0], L_00000203c489a0b0, L_00000203c48356f0;
L_00000203c489ab50 .part v00000203c47a7c50_0, 0, 23;
L_00000203c489a790 .concat [ 23 1 0 0], L_00000203c489ab50, L_00000203c4835738;
L_00000203c489a1f0 .part v00000203c47a79d0_0, 23, 8;
L_00000203c4898fd0 .part v00000203c47a7c50_0, 23, 8;
L_00000203c4899250 .part v00000203c47a79d0_0, 31, 1;
L_00000203c489a830 .part v00000203c47a7c50_0, 31, 1;
L_00000203c4899bb0 .part v00000203c47cff80_0, 0, 31;
L_00000203c4899e30 .concat [ 31 1 0 0], L_00000203c4899bb0, L_00000203c4835780;
L_00000203c489a290 .part L_00000203c48999d0, 0, 31;
L_00000203c489a330 .concat [ 31 1 0 0], L_00000203c489a290, L_00000203c48357c8;
S_00000203c47a1020 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47a0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47a59f0_0 .net "A", 31 0, L_00000203c4899e30;  1 drivers
v00000203c47a7cf0_0 .net "B", 31 0, L_00000203c489a330;  1 drivers
v00000203c47a8c90_0 .var "result", 0 0;
E_00000203c4630f80 .event anyedge, v00000203c47a59f0_0, v00000203c47a7cf0_0, v00000203c47a8c90_0;
S_00000203c47a0530 .scope module, "D1" "ieee754_divider" 4 395, 5 180 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000203c42137a0 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000100>;
P_00000203c42137d8 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000000>;
v00000203c47ac250_0 .net "A", 31 0, v00000203c47cc600_0;  alias, 1 drivers
v00000203c47ac430_0 .net "A1_Xn", 31 0, v00000203c47a83d0_0;  1 drivers
v00000203c47ac570_0 .net "A2_M3", 31 0, v00000203c47a9b90_0;  1 drivers
v00000203c47ae0f0_0 .net "B", 31 0, L_00000203c4890650;  alias, 1 drivers
v00000203c47ad290_0 .net "M1_A1", 31 0, L_00000203c4897bd0;  1 drivers
v00000203c47adb50_0 .net "M2_A2", 31 0, L_00000203c48962d0;  1 drivers
v00000203c47ae690_0 .net "M3_M4", 31 0, L_00000203c4898a30;  1 drivers
v00000203c47ac7f0_0 .net "M4_OUT", 31 0, L_00000203c4899390;  1 drivers
v00000203c47ac610_0 .var "Xn", 31 0;
L_00000203c4835198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47accf0_0 .net/2u *"_ivl_14", 0 0, L_00000203c4835198;  1 drivers
v00000203c47ac6b0_0 .net *"_ivl_17", 30 0, L_00000203c4897590;  1 drivers
L_00000203c4834f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47acb10_0 .net/2u *"_ivl_2", 0 0, L_00000203c4834f58;  1 drivers
L_00000203c4835270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ace30_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835270;  1 drivers
L_00000203c48352b8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47ae5f0_0 .net/2u *"_ivl_22", 7 0, L_00000203c48352b8;  1 drivers
v00000203c47aced0_0 .net *"_ivl_25", 22 0, L_00000203c4898210;  1 drivers
v00000203c47ad510_0 .net *"_ivl_31", 0 0, L_00000203c4896e10;  1 drivers
v00000203c47adc90_0 .net *"_ivl_33", 0 0, L_00000203c4896eb0;  1 drivers
v00000203c47ae730_0 .net *"_ivl_35", 30 0, L_00000203c48982b0;  1 drivers
v00000203c47ac890_0 .net *"_ivl_39", 0 0, L_00000203c4898b70;  1 drivers
L_00000203c4834fa0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47ae9b0_0 .net/2u *"_ivl_4", 7 0, L_00000203c4834fa0;  1 drivers
v00000203c47ad3d0_0 .net *"_ivl_41", 7 0, L_00000203c489ae70;  1 drivers
L_00000203c4835588 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47add30_0 .net/2u *"_ivl_42", 7 0, L_00000203c4835588;  1 drivers
v00000203c47ad470_0 .net *"_ivl_44", 7 0, L_00000203c489a6f0;  1 drivers
v00000203c47ad5b0_0 .net *"_ivl_47", 7 0, L_00000203c489af10;  1 drivers
v00000203c47ad6f0_0 .net *"_ivl_48", 7 0, L_00000203c489a010;  1 drivers
v00000203c47ae230_0 .net *"_ivl_51", 22 0, L_00000203c4899c50;  1 drivers
v00000203c47ad650_0 .net *"_ivl_7", 22 0, L_00000203c4896910;  1 drivers
v00000203c47ad790_0 .var/i "clk", 31 0;
v00000203c47ad830_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47ad8d0_0 .var "divider_counter", 2 0;
L_00000203c4834e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ad970_0 .net "effective_enable", 0 0, L_00000203c4834e80;  1 drivers
v00000203c47adfb0_0 .net "enable", 0 0, v00000203c47d3400_0;  1 drivers
v00000203c47ae050_0 .var/i "index", 31 0;
v00000203c47ae370_0 .var "result", 31 0;
L_00000203c4896910 .part L_00000203c4890650, 0, 23;
L_00000203c4897c70 .concat [ 23 8 1 0], L_00000203c4896910, L_00000203c4834fa0, L_00000203c4834f58;
L_00000203c4897590 .part L_00000203c4897bd0, 0, 31;
L_00000203c48971d0 .concat [ 31 1 0 0], L_00000203c4897590, L_00000203c4835198;
L_00000203c4898210 .part L_00000203c4890650, 0, 23;
L_00000203c4898670 .concat [ 23 8 1 0], L_00000203c4898210, L_00000203c48352b8, L_00000203c4835270;
L_00000203c4896e10 .part L_00000203c48962d0, 31, 1;
L_00000203c4896eb0 .reduce/nor L_00000203c4896e10;
L_00000203c48982b0 .part L_00000203c48962d0, 0, 31;
L_00000203c4898710 .concat [ 31 1 0 0], L_00000203c48982b0, L_00000203c4896eb0;
L_00000203c4898b70 .part L_00000203c4890650, 31, 1;
L_00000203c489ae70 .part L_00000203c4898a30, 23, 8;
L_00000203c489a6f0 .arith/sum 8, L_00000203c489ae70, L_00000203c4835588;
L_00000203c489af10 .part L_00000203c4890650, 23, 8;
L_00000203c489a010 .arith/sub 8, L_00000203c489a6f0, L_00000203c489af10;
L_00000203c4899c50 .part L_00000203c4898a30, 0, 23;
L_00000203c4899430 .concat [ 23 8 1 0], L_00000203c4899c50, L_00000203c489a010, L_00000203c4898b70;
S_00000203c47a11b0 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_00000203c47a0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4631580 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4835150 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000203c47a9410_0 .net "A", 31 0, L_00000203c4835150;  1 drivers
v00000203c47a8ab0_0 .net "A_Exponent", 7 0, L_00000203c4896c30;  1 drivers
v00000203c47a8d30_0 .net "A_Mantissa", 23 0, L_00000203c48985d0;  1 drivers
v00000203c47a97d0_0 .net "A_sign", 0 0, L_00000203c48969b0;  1 drivers
v00000203c47a8290_0 .var "A_swap", 31 0;
v00000203c47a8150_0 .net "B", 31 0, L_00000203c48971d0;  1 drivers
v00000203c47a72f0_0 .net "B_Exponent", 7 0, L_00000203c4897db0;  1 drivers
v00000203c47a76b0_0 .net "B_Mantissa", 23 0, L_00000203c4897d10;  1 drivers
v00000203c47a8b50_0 .var "B_shifted_mantissa", 23 0;
v00000203c47a7390_0 .net "B_sign", 0 0, L_00000203c48973b0;  1 drivers
v00000203c47a8dd0_0 .var "B_swap", 31 0;
v00000203c47a7e30_0 .var "Exponent", 7 0;
v00000203c47a7750_0 .var "Temp_Mantissa", 23 0;
L_00000203c4835030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a85b0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835030;  1 drivers
L_00000203c48350c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a8330_0 .net/2u *"_ivl_20", 0 0, L_00000203c48350c0;  1 drivers
v00000203c47a81f0_0 .net *"_ivl_23", 30 0, L_00000203c4896a50;  1 drivers
L_00000203c4835108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a9370_0 .net/2u *"_ivl_26", 0 0, L_00000203c4835108;  1 drivers
v00000203c47a9870_0 .net *"_ivl_29", 30 0, L_00000203c4896230;  1 drivers
v00000203c47a8650_0 .net *"_ivl_3", 22 0, L_00000203c4898030;  1 drivers
L_00000203c4835078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a99b0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835078;  1 drivers
v00000203c47a8e70_0 .net *"_ivl_9", 22 0, L_00000203c4896370;  1 drivers
v00000203c47a8fb0_0 .var "carry", 0 0;
v00000203c47a7ed0_0 .net "comp", 0 0, v00000203c47a7d90_0;  1 drivers
v00000203c47a9050_0 .var "diff_Exponent", 7 0;
v00000203c47a90f0_0 .var/i "i", 31 0;
v00000203c47a83d0_0 .var "result", 31 0;
E_00000203c4632340/0 .event anyedge, v00000203c47a7d90_0, v00000203c47a9410_0, v00000203c47a8150_0, v00000203c47a8ab0_0;
E_00000203c4632340/1 .event anyedge, v00000203c47a72f0_0, v00000203c47a76b0_0, v00000203c47a9050_0, v00000203c47a97d0_0;
E_00000203c4632340/2 .event anyedge, v00000203c47a7390_0, v00000203c47a8d30_0, v00000203c47a8b50_0, v00000203c47a8fb0_0;
E_00000203c4632340/3 .event anyedge, v00000203c47a7750_0, v00000203c47a7e30_0;
E_00000203c4632340 .event/or E_00000203c4632340/0, E_00000203c4632340/1, E_00000203c4632340/2, E_00000203c4632340/3;
L_00000203c4898030 .part v00000203c47a8290_0, 0, 23;
L_00000203c48985d0 .concat [ 23 1 0 0], L_00000203c4898030, L_00000203c4835030;
L_00000203c4896370 .part v00000203c47a8dd0_0, 0, 23;
L_00000203c4897d10 .concat [ 23 1 0 0], L_00000203c4896370, L_00000203c4835078;
L_00000203c4896c30 .part v00000203c47a8290_0, 23, 8;
L_00000203c4897db0 .part v00000203c47a8dd0_0, 23, 8;
L_00000203c48969b0 .part v00000203c47a8290_0, 31, 1;
L_00000203c48973b0 .part v00000203c47a8dd0_0, 31, 1;
L_00000203c4896a50 .part L_00000203c4835150, 0, 31;
L_00000203c4897450 .concat [ 31 1 0 0], L_00000203c4896a50, L_00000203c48350c0;
L_00000203c4896230 .part L_00000203c48971d0, 0, 31;
L_00000203c48965f0 .concat [ 31 1 0 0], L_00000203c4896230, L_00000203c4835108;
S_00000203c47a14d0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47a11b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47a9230_0 .net "A", 31 0, L_00000203c4897450;  1 drivers
v00000203c47a7570_0 .net "B", 31 0, L_00000203c48965f0;  1 drivers
v00000203c47a7d90_0 .var "result", 0 0;
E_00000203c4632280 .event anyedge, v00000203c47a9230_0, v00000203c47a7570_0, v00000203c47a7d90_0;
S_00000203c47a1980 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_00000203c47a0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4632880 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4835420 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47a8470_0 .net "A", 31 0, L_00000203c4835420;  1 drivers
v00000203c47a77f0_0 .net "A_Exponent", 7 0, L_00000203c4898170;  1 drivers
v00000203c47a7930_0 .net "A_Mantissa", 23 0, L_00000203c4897130;  1 drivers
v00000203c47a8830_0 .net "A_sign", 0 0, L_00000203c4897770;  1 drivers
v00000203c47abb70_0 .var "A_swap", 31 0;
v00000203c47abc10_0 .net "B", 31 0, L_00000203c4898710;  1 drivers
v00000203c47a9f50_0 .net "B_Exponent", 7 0, L_00000203c4897ef0;  1 drivers
v00000203c47aa450_0 .net "B_Mantissa", 23 0, L_00000203c4897310;  1 drivers
v00000203c47aa4f0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47abad0_0 .net "B_sign", 0 0, L_00000203c4896d70;  1 drivers
v00000203c47a9af0_0 .var "B_swap", 31 0;
v00000203c47a9d70_0 .var "Exponent", 7 0;
v00000203c47ab350_0 .var "Temp_Mantissa", 23 0;
L_00000203c4835300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47aa130_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835300;  1 drivers
L_00000203c4835390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ab490_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835390;  1 drivers
v00000203c47aa590_0 .net *"_ivl_23", 30 0, L_00000203c4896af0;  1 drivers
L_00000203c48353d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a9cd0_0 .net/2u *"_ivl_26", 0 0, L_00000203c48353d8;  1 drivers
v00000203c47aa270_0 .net *"_ivl_29", 30 0, L_00000203c4896550;  1 drivers
v00000203c47aaf90_0 .net *"_ivl_3", 22 0, L_00000203c4896cd0;  1 drivers
L_00000203c4835348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ab530_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835348;  1 drivers
v00000203c47aadb0_0 .net *"_ivl_9", 22 0, L_00000203c4897270;  1 drivers
v00000203c47ac070_0 .var "carry", 0 0;
v00000203c47ab2b0_0 .net "comp", 0 0, v00000203c47a9550_0;  1 drivers
v00000203c47aa630_0 .var "diff_Exponent", 7 0;
v00000203c47a9eb0_0 .var/i "i", 31 0;
v00000203c47a9b90_0 .var "result", 31 0;
E_00000203c4633100/0 .event anyedge, v00000203c47a9550_0, v00000203c47a8470_0, v00000203c47abc10_0, v00000203c47a77f0_0;
E_00000203c4633100/1 .event anyedge, v00000203c47a9f50_0, v00000203c47aa450_0, v00000203c47aa630_0, v00000203c47a8830_0;
E_00000203c4633100/2 .event anyedge, v00000203c47abad0_0, v00000203c47a7930_0, v00000203c47aa4f0_0, v00000203c47ac070_0;
E_00000203c4633100/3 .event anyedge, v00000203c47ab350_0, v00000203c47a9d70_0;
E_00000203c4633100 .event/or E_00000203c4633100/0, E_00000203c4633100/1, E_00000203c4633100/2, E_00000203c4633100/3;
L_00000203c4896cd0 .part v00000203c47abb70_0, 0, 23;
L_00000203c4897130 .concat [ 23 1 0 0], L_00000203c4896cd0, L_00000203c4835300;
L_00000203c4897270 .part v00000203c47a9af0_0, 0, 23;
L_00000203c4897310 .concat [ 23 1 0 0], L_00000203c4897270, L_00000203c4835348;
L_00000203c4898170 .part v00000203c47abb70_0, 23, 8;
L_00000203c4897ef0 .part v00000203c47a9af0_0, 23, 8;
L_00000203c4897770 .part v00000203c47abb70_0, 31, 1;
L_00000203c4896d70 .part v00000203c47a9af0_0, 31, 1;
L_00000203c4896af0 .part L_00000203c4835420, 0, 31;
L_00000203c4897f90 .concat [ 31 1 0 0], L_00000203c4896af0, L_00000203c4835390;
L_00000203c4896550 .part L_00000203c4898710, 0, 31;
L_00000203c48980d0 .concat [ 31 1 0 0], L_00000203c4896550, L_00000203c48353d8;
S_00000203c47a1660 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47a1980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47a8bf0_0 .net "A", 31 0, L_00000203c4897f90;  1 drivers
v00000203c47a94b0_0 .net "B", 31 0, L_00000203c48980d0;  1 drivers
v00000203c47a9550_0 .var "result", 0 0;
E_00000203c46321c0 .event anyedge, v00000203c47a8bf0_0, v00000203c47a94b0_0, v00000203c47a9550_0;
S_00000203c47a17f0 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_00000203c47a0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46322c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47a9ff0_0 .net "A", 31 0, L_00000203c4897c70;  1 drivers
v00000203c47ab3f0_0 .net "A_Exponent", 7 0, L_00000203c48979f0;  1 drivers
v00000203c47ab5d0_0 .net "A_Mantissa", 23 0, L_00000203c48960f0;  1 drivers
v00000203c47aab30_0 .net "A_sign", 0 0, L_00000203c4897a90;  1 drivers
L_00000203c4834fe8 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000203c47abfd0_0 .net "B", 31 0, L_00000203c4834fe8;  1 drivers
v00000203c47ab710_0 .net "B_Exponent", 7 0, L_00000203c4897950;  1 drivers
v00000203c47ab7b0_0 .net "B_Mantissa", 23 0, L_00000203c4896870;  1 drivers
v00000203c47ab670_0 .net "B_sign", 0 0, L_00000203c4897b30;  1 drivers
v00000203c47aa770_0 .var "Exponent", 7 0;
v00000203c47a9a50_0 .var "Mantissa", 22 0;
v00000203c47a9c30_0 .var "Sign", 0 0;
v00000203c47aabd0_0 .var "Temp_Exponent", 8 0;
v00000203c47aa1d0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4834ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a9e10_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834ec8;  1 drivers
v00000203c47ab850_0 .net *"_ivl_3", 22 0, L_00000203c48978b0;  1 drivers
L_00000203c4834f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47aa090_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834f10;  1 drivers
v00000203c47aa310_0 .net *"_ivl_9", 22 0, L_00000203c48974f0;  1 drivers
v00000203c47aa6d0_0 .net "result", 31 0, L_00000203c4897bd0;  alias, 1 drivers
E_00000203c4633b00/0 .event anyedge, v00000203c47ab3f0_0, v00000203c47ab710_0, v00000203c47ab5d0_0, v00000203c47ab7b0_0;
E_00000203c4633b00/1 .event anyedge, v00000203c47aa1d0_0, v00000203c47aabd0_0, v00000203c47aab30_0, v00000203c47ab670_0;
E_00000203c4633b00 .event/or E_00000203c4633b00/0, E_00000203c4633b00/1;
L_00000203c48978b0 .part L_00000203c4897c70, 0, 23;
L_00000203c48960f0 .concat [ 23 1 0 0], L_00000203c48978b0, L_00000203c4834ec8;
L_00000203c48974f0 .part L_00000203c4834fe8, 0, 23;
L_00000203c4896870 .concat [ 23 1 0 0], L_00000203c48974f0, L_00000203c4834f10;
L_00000203c48979f0 .part L_00000203c4897c70, 23, 8;
L_00000203c4897950 .part L_00000203c4834fe8, 23, 8;
L_00000203c4897a90 .part L_00000203c4897c70, 31, 1;
L_00000203c4897b30 .part L_00000203c4834fe8, 31, 1;
L_00000203c4897bd0 .concat [ 23 8 1 0], v00000203c47a9a50_0, v00000203c47aa770_0, v00000203c47a9c30_0;
S_00000203c47b23c0 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_00000203c47a0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4633480 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47abcb0_0 .net "A", 31 0, L_00000203c4898670;  1 drivers
v00000203c47abdf0_0 .net "A_Exponent", 7 0, L_00000203c4897e50;  1 drivers
v00000203c47aa3b0_0 .net "A_Mantissa", 23 0, L_00000203c4897630;  1 drivers
v00000203c47aa810_0 .net "A_sign", 0 0, L_00000203c4896b90;  1 drivers
v00000203c47aa8b0_0 .net "B", 31 0, v00000203c47ac610_0;  1 drivers
v00000203c47aa950_0 .net "B_Exponent", 7 0, L_00000203c4898490;  1 drivers
v00000203c47aa9f0_0 .net "B_Mantissa", 23 0, L_00000203c4896410;  1 drivers
v00000203c47aaa90_0 .net "B_sign", 0 0, L_00000203c48976d0;  1 drivers
v00000203c47ab0d0_0 .var "Exponent", 7 0;
v00000203c47aad10_0 .var "Mantissa", 22 0;
v00000203c47aac70_0 .var "Sign", 0 0;
v00000203c47ab170_0 .var "Temp_Exponent", 8 0;
v00000203c47aae50_0 .var "Temp_Mantissa", 47 0;
L_00000203c48351e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47aaef0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48351e0;  1 drivers
v00000203c47ab030_0 .net *"_ivl_3", 22 0, L_00000203c4897810;  1 drivers
L_00000203c4835228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ab210_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835228;  1 drivers
v00000203c47ab8f0_0 .net *"_ivl_9", 22 0, L_00000203c4898350;  1 drivers
v00000203c47ab990_0 .net "result", 31 0, L_00000203c48962d0;  alias, 1 drivers
E_00000203c46340c0/0 .event anyedge, v00000203c47abdf0_0, v00000203c47aa950_0, v00000203c47aa3b0_0, v00000203c47aa9f0_0;
E_00000203c46340c0/1 .event anyedge, v00000203c47aae50_0, v00000203c47ab170_0, v00000203c47aa810_0, v00000203c47aaa90_0;
E_00000203c46340c0 .event/or E_00000203c46340c0/0, E_00000203c46340c0/1;
L_00000203c4897810 .part L_00000203c4898670, 0, 23;
L_00000203c4897630 .concat [ 23 1 0 0], L_00000203c4897810, L_00000203c48351e0;
L_00000203c4898350 .part v00000203c47ac610_0, 0, 23;
L_00000203c4896410 .concat [ 23 1 0 0], L_00000203c4898350, L_00000203c4835228;
L_00000203c4897e50 .part L_00000203c4898670, 23, 8;
L_00000203c4898490 .part v00000203c47ac610_0, 23, 8;
L_00000203c4896b90 .part L_00000203c4898670, 31, 1;
L_00000203c48976d0 .part v00000203c47ac610_0, 31, 1;
L_00000203c48962d0 .concat [ 23 8 1 0], v00000203c47aad10_0, v00000203c47ab0d0_0, v00000203c47aac70_0;
S_00000203c47b3fe0 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_00000203c47a0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4633dc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47aba30_0 .net "A", 31 0, v00000203c47ac610_0;  alias, 1 drivers
v00000203c47ac110_0 .net "A_Exponent", 7 0, L_00000203c4896190;  1 drivers
v00000203c47abd50_0 .net "A_Mantissa", 23 0, L_00000203c4896ff0;  1 drivers
v00000203c47abe90_0 .net "A_sign", 0 0, L_00000203c48967d0;  1 drivers
v00000203c47abf30_0 .net "B", 31 0, v00000203c47a9b90_0;  alias, 1 drivers
v00000203c47ac1b0_0 .net "B_Exponent", 7 0, L_00000203c4896730;  1 drivers
v00000203c47ae4b0_0 .net "B_Mantissa", 23 0, L_00000203c4897090;  1 drivers
v00000203c47ac930_0 .net "B_sign", 0 0, L_00000203c4898cb0;  1 drivers
v00000203c47ae410_0 .var "Exponent", 7 0;
v00000203c47adab0_0 .var "Mantissa", 22 0;
v00000203c47ad150_0 .var "Sign", 0 0;
v00000203c47ac4d0_0 .var "Temp_Exponent", 8 0;
v00000203c47ae7d0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4835468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ad1f0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835468;  1 drivers
v00000203c47ad0b0_0 .net *"_ivl_3", 22 0, L_00000203c4896f50;  1 drivers
L_00000203c48354b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ac2f0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48354b0;  1 drivers
v00000203c47ade70_0 .net *"_ivl_9", 22 0, L_00000203c48987b0;  1 drivers
v00000203c47ac9d0_0 .net "result", 31 0, L_00000203c4898a30;  alias, 1 drivers
E_00000203c4635140/0 .event anyedge, v00000203c47ac110_0, v00000203c47ac1b0_0, v00000203c47abd50_0, v00000203c47ae4b0_0;
E_00000203c4635140/1 .event anyedge, v00000203c47ae7d0_0, v00000203c47ac4d0_0, v00000203c47abe90_0, v00000203c47ac930_0;
E_00000203c4635140 .event/or E_00000203c4635140/0, E_00000203c4635140/1;
L_00000203c4896f50 .part v00000203c47ac610_0, 0, 23;
L_00000203c4896ff0 .concat [ 23 1 0 0], L_00000203c4896f50, L_00000203c4835468;
L_00000203c48987b0 .part v00000203c47a9b90_0, 0, 23;
L_00000203c4897090 .concat [ 23 1 0 0], L_00000203c48987b0, L_00000203c48354b0;
L_00000203c4896190 .part v00000203c47ac610_0, 23, 8;
L_00000203c4896730 .part v00000203c47a9b90_0, 23, 8;
L_00000203c48967d0 .part v00000203c47ac610_0, 31, 1;
L_00000203c4898cb0 .part v00000203c47a9b90_0, 31, 1;
L_00000203c4898a30 .concat [ 23 8 1 0], v00000203c47adab0_0, v00000203c47ae410_0, v00000203c47ad150_0;
S_00000203c47b2eb0 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_00000203c47a0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4634200 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47ae870_0 .net "A", 31 0, v00000203c47cc600_0;  alias, 1 drivers
v00000203c47aca70_0 .net "A_Exponent", 7 0, L_00000203c4898ad0;  1 drivers
v00000203c47addd0_0 .net "A_Mantissa", 23 0, L_00000203c489abf0;  1 drivers
v00000203c47ae910_0 .net "A_sign", 0 0, L_00000203c4899cf0;  1 drivers
v00000203c47ae550_0 .net "B", 31 0, L_00000203c4899430;  1 drivers
v00000203c47adf10_0 .net "B_Exponent", 7 0, L_00000203c4899f70;  1 drivers
v00000203c47ad010_0 .net "B_Mantissa", 23 0, L_00000203c489b050;  1 drivers
v00000203c47acd90_0 .net "B_sign", 0 0, L_00000203c48997f0;  1 drivers
v00000203c47ae2d0_0 .var "Exponent", 7 0;
v00000203c47acbb0_0 .var "Mantissa", 22 0;
v00000203c47adbf0_0 .var "Sign", 0 0;
v00000203c47ad330_0 .var "Temp_Exponent", 8 0;
v00000203c47ae190_0 .var "Temp_Mantissa", 47 0;
L_00000203c48354f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47acc50_0 .net/2u *"_ivl_0", 0 0, L_00000203c48354f8;  1 drivers
v00000203c47ac750_0 .net *"_ivl_3", 22 0, L_00000203c489a3d0;  1 drivers
L_00000203c4835540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ada10_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835540;  1 drivers
v00000203c47ac390_0 .net *"_ivl_9", 22 0, L_00000203c4899ed0;  1 drivers
v00000203c47acf70_0 .net "result", 31 0, L_00000203c4899390;  alias, 1 drivers
E_00000203c4634440/0 .event anyedge, v00000203c47aca70_0, v00000203c47adf10_0, v00000203c47addd0_0, v00000203c47ad010_0;
E_00000203c4634440/1 .event anyedge, v00000203c47ae190_0, v00000203c47ad330_0, v00000203c47ae910_0, v00000203c47acd90_0;
E_00000203c4634440 .event/or E_00000203c4634440/0, E_00000203c4634440/1;
L_00000203c489a3d0 .part v00000203c47cc600_0, 0, 23;
L_00000203c489abf0 .concat [ 23 1 0 0], L_00000203c489a3d0, L_00000203c48354f8;
L_00000203c4899ed0 .part L_00000203c4899430, 0, 23;
L_00000203c489b050 .concat [ 23 1 0 0], L_00000203c4899ed0, L_00000203c4835540;
L_00000203c4898ad0 .part v00000203c47cc600_0, 23, 8;
L_00000203c4899f70 .part L_00000203c4899430, 23, 8;
L_00000203c4899cf0 .part v00000203c47cc600_0, 31, 1;
L_00000203c48997f0 .part L_00000203c4899430, 31, 1;
L_00000203c4899390 .concat [ 23 8 1 0], v00000203c47acbb0_0, v00000203c47ae2d0_0, v00000203c47adbf0_0;
S_00000203c47b3680 .scope module, "E1" "ieee754_natural_exponential" 4 387, 5 297 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46345c0 .param/l "ITER" 0 5 297, +C4<00000000000000000000000000001010>;
v00000203c47cb840_0 .net "A", 31 0, v00000203c47d02a0_0;  alias, 1 drivers
v00000203c47cb8e0_0 .net "A1_M2", 31 0, v00000203c47b0b70_0;  1 drivers
v00000203c47cbca0_0 .net "A2_OUT", 31 0, v00000203c47af590_0;  1 drivers
v00000203c47ca940_0 .net "D1_A2", 31 0, v00000203c47cb520_0;  1 drivers
v00000203c47ca9e0_0 .net "M1_D1", 31 0, L_00000203c48932b0;  1 drivers
v00000203c47cb200_0 .net "M2_D1", 31 0, L_00000203c4892810;  1 drivers
v00000203c47cc380_0 .var/i "clk", 31 0;
v00000203c47cada0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47cbd40_0 .var "div_enable", 0 0;
v00000203c47cbf20_0 .var "fatorial_count", 31 0;
v00000203c47cbde0_0 .var "fatorial_mul", 31 0;
v00000203c47cbe80_0 .var/i "index_division", 31 0;
v00000203c47cd000_0 .var/i "index_fatorial", 31 0;
v00000203c47cc560_0 .var "natural_exponential_counter", 2 0;
v00000203c47caf80_0 .var "natural_exponential_sum", 31 0;
v00000203c47cc880_0 .var "pontential_mul", 31 0;
v00000203c47cc600_0 .var "result", 31 0;
S_00000203c47b2550 .scope module, "A1" "ieee754_adder" 5 317, 5 61 0, S_00000203c47b3680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46355c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4834580 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47afa90_0 .net "A", 31 0, L_00000203c4834580;  1 drivers
v00000203c47af8b0_0 .net "A_Exponent", 7 0, L_00000203c4891f50;  1 drivers
v00000203c47b1070_0 .net "A_Mantissa", 23 0, L_00000203c48919b0;  1 drivers
v00000203c47afbd0_0 .net "A_sign", 0 0, L_00000203c4892ef0;  1 drivers
v00000203c47aff90_0 .var "A_swap", 31 0;
v00000203c47b00d0_0 .net "B", 31 0, v00000203c47cbf20_0;  1 drivers
v00000203c47b0cb0_0 .net "B_Exponent", 7 0, L_00000203c48929f0;  1 drivers
v00000203c47af1d0_0 .net "B_Mantissa", 23 0, L_00000203c48924f0;  1 drivers
v00000203c47b0170_0 .var "B_shifted_mantissa", 23 0;
v00000203c47af6d0_0 .net "B_sign", 0 0, L_00000203c4892d10;  1 drivers
v00000203c47afb30_0 .var "B_swap", 31 0;
v00000203c47b0210_0 .var "Exponent", 7 0;
v00000203c47afc70_0 .var "Temp_Mantissa", 23 0;
L_00000203c4834460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47b0850_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834460;  1 drivers
L_00000203c48344f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47b0ad0_0 .net/2u *"_ivl_20", 0 0, L_00000203c48344f0;  1 drivers
v00000203c47b1110_0 .net *"_ivl_23", 30 0, L_00000203c48914b0;  1 drivers
L_00000203c4834538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47b0030_0 .net/2u *"_ivl_26", 0 0, L_00000203c4834538;  1 drivers
v00000203c47af770_0 .net *"_ivl_29", 30 0, L_00000203c4892310;  1 drivers
v00000203c47b02b0_0 .net *"_ivl_3", 22 0, L_00000203c4892db0;  1 drivers
L_00000203c48344a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47b0e90_0 .net/2u *"_ivl_6", 0 0, L_00000203c48344a8;  1 drivers
v00000203c47af270_0 .net *"_ivl_9", 22 0, L_00000203c4891a50;  1 drivers
v00000203c47afd10_0 .var "carry", 0 0;
v00000203c47af310_0 .net "comp", 0 0, v00000203c47af9f0_0;  1 drivers
v00000203c47afdb0_0 .var "diff_Exponent", 7 0;
v00000203c47af810_0 .var/i "i", 31 0;
v00000203c47b0b70_0 .var "result", 31 0;
E_00000203c4635c80/0 .event anyedge, v00000203c47af9f0_0, v00000203c47afa90_0, v00000203c47b00d0_0, v00000203c47af8b0_0;
E_00000203c4635c80/1 .event anyedge, v00000203c47b0cb0_0, v00000203c47af1d0_0, v00000203c47afdb0_0, v00000203c47afbd0_0;
E_00000203c4635c80/2 .event anyedge, v00000203c47af6d0_0, v00000203c47b1070_0, v00000203c47b0170_0, v00000203c47afd10_0;
E_00000203c4635c80/3 .event anyedge, v00000203c47afc70_0, v00000203c47b0210_0;
E_00000203c4635c80 .event/or E_00000203c4635c80/0, E_00000203c4635c80/1, E_00000203c4635c80/2, E_00000203c4635c80/3;
L_00000203c4892db0 .part v00000203c47aff90_0, 0, 23;
L_00000203c48919b0 .concat [ 23 1 0 0], L_00000203c4892db0, L_00000203c4834460;
L_00000203c4891a50 .part v00000203c47afb30_0, 0, 23;
L_00000203c48924f0 .concat [ 23 1 0 0], L_00000203c4891a50, L_00000203c48344a8;
L_00000203c4891f50 .part v00000203c47aff90_0, 23, 8;
L_00000203c48929f0 .part v00000203c47afb30_0, 23, 8;
L_00000203c4892ef0 .part v00000203c47aff90_0, 31, 1;
L_00000203c4892d10 .part v00000203c47afb30_0, 31, 1;
L_00000203c48914b0 .part L_00000203c4834580, 0, 31;
L_00000203c48910f0 .concat [ 31 1 0 0], L_00000203c48914b0, L_00000203c48344f0;
L_00000203c4892310 .part v00000203c47cbf20_0, 0, 31;
L_00000203c4892f90 .concat [ 31 1 0 0], L_00000203c4892310, L_00000203c4834538;
S_00000203c47b3b30 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47b2550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47af950_0 .net "A", 31 0, L_00000203c48910f0;  1 drivers
v00000203c47af130_0 .net "B", 31 0, L_00000203c4892f90;  1 drivers
v00000203c47af9f0_0 .var "result", 0 0;
E_00000203c4635d00 .event anyedge, v00000203c47af950_0, v00000203c47af130_0, v00000203c47af9f0_0;
S_00000203c47b3cc0 .scope module, "A2" "ieee754_adder" 5 340, 5 61 0, S_00000203c47b3680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4635dc0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47b0a30_0 .net "A", 31 0, v00000203c47cb520_0;  alias, 1 drivers
v00000203c47b0fd0_0 .net "A_Exponent", 7 0, L_00000203c4894d90;  1 drivers
v00000203c47b0710_0 .net "A_Mantissa", 23 0, L_00000203c48949d0;  1 drivers
v00000203c47aeb90_0 .net "A_sign", 0 0, L_00000203c4894ed0;  1 drivers
v00000203c47b0670_0 .var "A_swap", 31 0;
v00000203c47b05d0_0 .net "B", 31 0, v00000203c47caf80_0;  1 drivers
v00000203c47b03f0_0 .net "B_Exponent", 7 0, L_00000203c4894f70;  1 drivers
v00000203c47afe50_0 .net "B_Mantissa", 23 0, L_00000203c4893f30;  1 drivers
v00000203c47aea50_0 .var "B_shifted_mantissa", 23 0;
v00000203c47aecd0_0 .net "B_sign", 0 0, L_00000203c4896690;  1 drivers
v00000203c47b0490_0 .var "B_swap", 31 0;
v00000203c47b0530_0 .var "Exponent", 7 0;
v00000203c47b0c10_0 .var "Temp_Mantissa", 23 0;
L_00000203c4834d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47b07b0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834d60;  1 drivers
L_00000203c4834df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47b0f30_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834df0;  1 drivers
v00000203c47aeff0_0 .net *"_ivl_23", 30 0, L_00000203c4898850;  1 drivers
L_00000203c4834e38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47aee10_0 .net/2u *"_ivl_26", 0 0, L_00000203c4834e38;  1 drivers
v00000203c47af4f0_0 .net *"_ivl_29", 30 0, L_00000203c48964b0;  1 drivers
v00000203c47aeaf0_0 .net *"_ivl_3", 22 0, L_00000203c4894cf0;  1 drivers
L_00000203c4834da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47af3b0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834da8;  1 drivers
v00000203c47af450_0 .net *"_ivl_9", 22 0, L_00000203c4893cb0;  1 drivers
v00000203c47b0df0_0 .var "carry", 0 0;
v00000203c47afef0_0 .net "comp", 0 0, v00000203c47aeeb0_0;  1 drivers
v00000203c47aef50_0 .var "diff_Exponent", 7 0;
v00000203c47b08f0_0 .var/i "i", 31 0;
v00000203c47af590_0 .var "result", 31 0;
E_00000203c4636080/0 .event anyedge, v00000203c47aeeb0_0, v00000203c47b0a30_0, v00000203c47b05d0_0, v00000203c47b0fd0_0;
E_00000203c4636080/1 .event anyedge, v00000203c47b03f0_0, v00000203c47afe50_0, v00000203c47aef50_0, v00000203c47aeb90_0;
E_00000203c4636080/2 .event anyedge, v00000203c47aecd0_0, v00000203c47b0710_0, v00000203c47aea50_0, v00000203c47b0df0_0;
E_00000203c4636080/3 .event anyedge, v00000203c47b0c10_0, v00000203c47b0530_0;
E_00000203c4636080 .event/or E_00000203c4636080/0, E_00000203c4636080/1, E_00000203c4636080/2, E_00000203c4636080/3;
L_00000203c4894cf0 .part v00000203c47b0670_0, 0, 23;
L_00000203c48949d0 .concat [ 23 1 0 0], L_00000203c4894cf0, L_00000203c4834d60;
L_00000203c4893cb0 .part v00000203c47b0490_0, 0, 23;
L_00000203c4893f30 .concat [ 23 1 0 0], L_00000203c4893cb0, L_00000203c4834da8;
L_00000203c4894d90 .part v00000203c47b0670_0, 23, 8;
L_00000203c4894f70 .part v00000203c47b0490_0, 23, 8;
L_00000203c4894ed0 .part v00000203c47b0670_0, 31, 1;
L_00000203c4896690 .part v00000203c47b0490_0, 31, 1;
L_00000203c4898850 .part v00000203c47cb520_0, 0, 31;
L_00000203c48983f0 .concat [ 31 1 0 0], L_00000203c4898850, L_00000203c4834df0;
L_00000203c48964b0 .part v00000203c47caf80_0, 0, 31;
L_00000203c4898530 .concat [ 31 1 0 0], L_00000203c48964b0, L_00000203c4834e38;
S_00000203c47b3810 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47b3cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47b0990_0 .net "A", 31 0, L_00000203c48983f0;  1 drivers
v00000203c47b0350_0 .net "B", 31 0, L_00000203c4898530;  1 drivers
v00000203c47aeeb0_0 .var "result", 0 0;
E_00000203c4636fc0 .event anyedge, v00000203c47b0990_0, v00000203c47b0350_0, v00000203c47aeeb0_0;
S_00000203c47b26e0 .scope module, "D1" "ieee754_divider" 5 332, 5 180 0, S_00000203c47b3680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000203c47c6160 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_00000203c47c6198 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_00000203c46ca6a0 .functor BUFZ 1, v00000203c47cbd40_0, C4<0>, C4<0>, C4<0>;
v00000203c47c9900_0 .net "A", 31 0, L_00000203c48932b0;  alias, 1 drivers
v00000203c47c9b80_0 .net "A1_Xn", 31 0, v00000203c47b1ed0_0;  1 drivers
v00000203c47c81e0_0 .net "A2_M3", 31 0, v00000203c47a3470_0;  1 drivers
v00000203c47ca260_0 .net "B", 31 0, L_00000203c4892810;  alias, 1 drivers
v00000203c47ca300_0 .net "M1_A1", 31 0, L_00000203c4892590;  1 drivers
v00000203c47ca3a0_0 .net "M2_A2", 31 0, L_00000203c4893a30;  1 drivers
v00000203c47c9220_0 .net "M3_M4", 31 0, L_00000203c4894070;  1 drivers
v00000203c47c8dc0_0 .net "M4_OUT", 31 0, L_00000203c4895c90;  1 drivers
v00000203c47c95e0_0 .var "Xn", 31 0;
L_00000203c4834928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47c8be0_0 .net/2u *"_ivl_14", 0 0, L_00000203c4834928;  1 drivers
v00000203c47c8320_0 .net *"_ivl_17", 30 0, L_00000203c48946b0;  1 drivers
L_00000203c48346e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47c8780_0 .net/2u *"_ivl_2", 0 0, L_00000203c48346e8;  1 drivers
L_00000203c4834a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47c9ae0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834a00;  1 drivers
L_00000203c4834a48 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47c8e60_0 .net/2u *"_ivl_22", 7 0, L_00000203c4834a48;  1 drivers
v00000203c47c8960_0 .net *"_ivl_25", 22 0, L_00000203c4894bb0;  1 drivers
v00000203c47c8a00_0 .net *"_ivl_31", 0 0, L_00000203c48947f0;  1 drivers
v00000203c47c8aa0_0 .net *"_ivl_33", 0 0, L_00000203c4895150;  1 drivers
v00000203c47c8fa0_0 .net *"_ivl_35", 30 0, L_00000203c4894930;  1 drivers
v00000203c47c97c0_0 .net *"_ivl_39", 0 0, L_00000203c4895d30;  1 drivers
L_00000203c4834730 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47c9040_0 .net/2u *"_ivl_4", 7 0, L_00000203c4834730;  1 drivers
v00000203c47c90e0_0 .net *"_ivl_41", 7 0, L_00000203c4895dd0;  1 drivers
L_00000203c4834d18 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47c9180_0 .net/2u *"_ivl_42", 7 0, L_00000203c4834d18;  1 drivers
v00000203c47c92c0_0 .net *"_ivl_44", 7 0, L_00000203c4896050;  1 drivers
v00000203c47c9360_0 .net *"_ivl_47", 7 0, L_00000203c4893b70;  1 drivers
v00000203c47c9400_0 .net *"_ivl_48", 7 0, L_00000203c4894890;  1 drivers
v00000203c47c9540_0 .net *"_ivl_51", 22 0, L_00000203c48942f0;  1 drivers
v00000203c47c99a0_0 .net *"_ivl_7", 22 0, L_00000203c4891e10;  1 drivers
v00000203c47c9a40_0 .var/i "clk", 31 0;
v00000203c47cb700_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47cc920_0 .var "divider_counter", 2 0;
v00000203c47ccec0_0 .net "effective_enable", 0 0, L_00000203c46ca6a0;  1 drivers
v00000203c47cabc0_0 .net "enable", 0 0, v00000203c47cbd40_0;  1 drivers
v00000203c47cba20_0 .var/i "index", 31 0;
v00000203c47cb520_0 .var "result", 31 0;
L_00000203c4891e10 .part L_00000203c4892810, 0, 23;
L_00000203c4891eb0 .concat [ 23 8 1 0], L_00000203c4891e10, L_00000203c4834730, L_00000203c48346e8;
L_00000203c48946b0 .part L_00000203c4892590, 0, 31;
L_00000203c4894430 .concat [ 31 1 0 0], L_00000203c48946b0, L_00000203c4834928;
L_00000203c4894bb0 .part L_00000203c4892810, 0, 23;
L_00000203c4895a10 .concat [ 23 8 1 0], L_00000203c4894bb0, L_00000203c4834a48, L_00000203c4834a00;
L_00000203c48947f0 .part L_00000203c4893a30, 31, 1;
L_00000203c4895150 .reduce/nor L_00000203c48947f0;
L_00000203c4894930 .part L_00000203c4893a30, 0, 31;
L_00000203c48955b0 .concat [ 31 1 0 0], L_00000203c4894930, L_00000203c4895150;
L_00000203c4895d30 .part L_00000203c4892810, 31, 1;
L_00000203c4895dd0 .part L_00000203c4894070, 23, 8;
L_00000203c4896050 .arith/sum 8, L_00000203c4895dd0, L_00000203c4834d18;
L_00000203c4893b70 .part L_00000203c4892810, 23, 8;
L_00000203c4894890 .arith/sub 8, L_00000203c4896050, L_00000203c4893b70;
L_00000203c48942f0 .part L_00000203c4894070, 0, 23;
L_00000203c4894c50 .concat [ 23 8 1 0], L_00000203c48942f0, L_00000203c4894890, L_00000203c4895d30;
S_00000203c47b2d20 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_00000203c47b26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4636a40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c48348e0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000203c47aed70_0 .net "A", 31 0, L_00000203c48348e0;  1 drivers
v00000203c47af090_0 .net "A_Exponent", 7 0, L_00000203c4892950;  1 drivers
v00000203c47af630_0 .net "A_Mantissa", 23 0, L_00000203c48937b0;  1 drivers
v00000203c47b12f0_0 .net "A_sign", 0 0, L_00000203c4893210;  1 drivers
v00000203c47b1f70_0 .var "A_swap", 31 0;
v00000203c47b19d0_0 .net "B", 31 0, L_00000203c4894430;  1 drivers
v00000203c47b1d90_0 .net "B_Exponent", 7 0, L_00000203c4892b30;  1 drivers
v00000203c47b1570_0 .net "B_Mantissa", 23 0, L_00000203c48928b0;  1 drivers
v00000203c47b1430_0 .var "B_shifted_mantissa", 23 0;
v00000203c47b1bb0_0 .net "B_sign", 0 0, L_00000203c4892bd0;  1 drivers
v00000203c47b1250_0 .var "B_swap", 31 0;
v00000203c47b1750_0 .var "Exponent", 7 0;
v00000203c47b1e30_0 .var "Temp_Mantissa", 23 0;
L_00000203c48347c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47b1c50_0 .net/2u *"_ivl_0", 0 0, L_00000203c48347c0;  1 drivers
L_00000203c4834850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47b1a70_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834850;  1 drivers
v00000203c47b1390_0 .net *"_ivl_23", 30 0, L_00000203c4893850;  1 drivers
L_00000203c4834898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47b14d0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4834898;  1 drivers
v00000203c47b2010_0 .net *"_ivl_29", 30 0, L_00000203c4893990;  1 drivers
v00000203c47b17f0_0 .net *"_ivl_3", 22 0, L_00000203c4892630;  1 drivers
L_00000203c4834808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47b1890_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834808;  1 drivers
v00000203c47b1610_0 .net *"_ivl_9", 22 0, L_00000203c4892a90;  1 drivers
v00000203c47b16b0_0 .var "carry", 0 0;
v00000203c47b1b10_0 .net "comp", 0 0, v00000203c47aec30_0;  1 drivers
v00000203c47b1930_0 .var "diff_Exponent", 7 0;
v00000203c47b1cf0_0 .var/i "i", 31 0;
v00000203c47b1ed0_0 .var "result", 31 0;
E_00000203c4636440/0 .event anyedge, v00000203c47aec30_0, v00000203c47aed70_0, v00000203c47b19d0_0, v00000203c47af090_0;
E_00000203c4636440/1 .event anyedge, v00000203c47b1d90_0, v00000203c47b1570_0, v00000203c47b1930_0, v00000203c47b12f0_0;
E_00000203c4636440/2 .event anyedge, v00000203c47b1bb0_0, v00000203c47af630_0, v00000203c47b1430_0, v00000203c47b16b0_0;
E_00000203c4636440/3 .event anyedge, v00000203c47b1e30_0, v00000203c47b1750_0;
E_00000203c4636440 .event/or E_00000203c4636440/0, E_00000203c4636440/1, E_00000203c4636440/2, E_00000203c4636440/3;
L_00000203c4892630 .part v00000203c47b1f70_0, 0, 23;
L_00000203c48937b0 .concat [ 23 1 0 0], L_00000203c4892630, L_00000203c48347c0;
L_00000203c4892a90 .part v00000203c47b1250_0, 0, 23;
L_00000203c48928b0 .concat [ 23 1 0 0], L_00000203c4892a90, L_00000203c4834808;
L_00000203c4892950 .part v00000203c47b1f70_0, 23, 8;
L_00000203c4892b30 .part v00000203c47b1250_0, 23, 8;
L_00000203c4893210 .part v00000203c47b1f70_0, 31, 1;
L_00000203c4892bd0 .part v00000203c47b1250_0, 31, 1;
L_00000203c4893850 .part L_00000203c48348e0, 0, 31;
L_00000203c4893c10 .concat [ 31 1 0 0], L_00000203c4893850, L_00000203c4834850;
L_00000203c4893990 .part L_00000203c4894430, 0, 31;
L_00000203c4894390 .concat [ 31 1 0 0], L_00000203c4893990, L_00000203c4834898;
S_00000203c47b3e50 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47b2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47b0d50_0 .net "A", 31 0, L_00000203c4893c10;  1 drivers
v00000203c47b11b0_0 .net "B", 31 0, L_00000203c4894390;  1 drivers
v00000203c47aec30_0 .var "result", 0 0;
E_00000203c4636b80 .event anyedge, v00000203c47b0d50_0, v00000203c47b11b0_0, v00000203c47aec30_0;
S_00000203c47b2230 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_00000203c47b26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46368c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4834bb0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47a38d0_0 .net "A", 31 0, L_00000203c4834bb0;  1 drivers
v00000203c47a3010_0 .net "A_Exponent", 7 0, L_00000203c4895fb0;  1 drivers
v00000203c47a22f0_0 .net "A_Mantissa", 23 0, L_00000203c4894610;  1 drivers
v00000203c47a3970_0 .net "A_sign", 0 0, L_00000203c4894750;  1 drivers
v00000203c47a4550_0 .var "A_swap", 31 0;
v00000203c47a2d90_0 .net "B", 31 0, L_00000203c48955b0;  1 drivers
v00000203c47a3f10_0 .net "B_Exponent", 7 0, L_00000203c4895010;  1 drivers
v00000203c47a33d0_0 .net "B_Mantissa", 23 0, L_00000203c4895ab0;  1 drivers
v00000203c47a35b0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47a4230_0 .net "B_sign", 0 0, L_00000203c48953d0;  1 drivers
v00000203c47a3a10_0 .var "B_swap", 31 0;
v00000203c47a2cf0_0 .var "Exponent", 7 0;
v00000203c47a3790_0 .var "Temp_Mantissa", 23 0;
L_00000203c4834a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a47d0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834a90;  1 drivers
L_00000203c4834b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a3e70_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834b20;  1 drivers
v00000203c47a45f0_0 .net *"_ivl_23", 30 0, L_00000203c4895e70;  1 drivers
L_00000203c4834b68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47a27f0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4834b68;  1 drivers
v00000203c47a4370_0 .net *"_ivl_29", 30 0, L_00000203c4895970;  1 drivers
v00000203c47a4690_0 .net *"_ivl_3", 22 0, L_00000203c4894570;  1 drivers
L_00000203c4834ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a4910_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834ad8;  1 drivers
v00000203c47a4410_0 .net *"_ivl_9", 22 0, L_00000203c4893e90;  1 drivers
v00000203c47a2930_0 .var "carry", 0 0;
v00000203c47a2ed0_0 .net "comp", 0 0, v00000203c47a3330_0;  1 drivers
v00000203c47a3150_0 .var "diff_Exponent", 7 0;
v00000203c47a3ab0_0 .var/i "i", 31 0;
v00000203c47a3470_0 .var "result", 31 0;
E_00000203c4636c80/0 .event anyedge, v00000203c47a3330_0, v00000203c47a38d0_0, v00000203c47a2d90_0, v00000203c47a3010_0;
E_00000203c4636c80/1 .event anyedge, v00000203c47a3f10_0, v00000203c47a33d0_0, v00000203c47a3150_0, v00000203c47a3970_0;
E_00000203c4636c80/2 .event anyedge, v00000203c47a4230_0, v00000203c47a22f0_0, v00000203c47a35b0_0, v00000203c47a2930_0;
E_00000203c4636c80/3 .event anyedge, v00000203c47a3790_0, v00000203c47a2cf0_0;
E_00000203c4636c80 .event/or E_00000203c4636c80/0, E_00000203c4636c80/1, E_00000203c4636c80/2, E_00000203c4636c80/3;
L_00000203c4894570 .part v00000203c47a4550_0, 0, 23;
L_00000203c4894610 .concat [ 23 1 0 0], L_00000203c4894570, L_00000203c4834a90;
L_00000203c4893e90 .part v00000203c47a3a10_0, 0, 23;
L_00000203c4895ab0 .concat [ 23 1 0 0], L_00000203c4893e90, L_00000203c4834ad8;
L_00000203c4895fb0 .part v00000203c47a4550_0, 23, 8;
L_00000203c4895010 .part v00000203c47a3a10_0, 23, 8;
L_00000203c4894750 .part v00000203c47a4550_0, 31, 1;
L_00000203c48953d0 .part v00000203c47a3a10_0, 31, 1;
L_00000203c4895e70 .part L_00000203c4834bb0, 0, 31;
L_00000203c48956f0 .concat [ 31 1 0 0], L_00000203c4895e70, L_00000203c4834b20;
L_00000203c4895970 .part L_00000203c48955b0, 0, 31;
L_00000203c48951f0 .concat [ 31 1 0 0], L_00000203c4895970, L_00000203c4834b68;
S_00000203c47b3040 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47b20b0_0 .net "A", 31 0, L_00000203c48956f0;  1 drivers
v00000203c47a3dd0_0 .net "B", 31 0, L_00000203c48951f0;  1 drivers
v00000203c47a3330_0 .var "result", 0 0;
E_00000203c46380c0 .event anyedge, v00000203c47b20b0_0, v00000203c47a3dd0_0, v00000203c47a3330_0;
S_00000203c47b31d0 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_00000203c47b26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4637e80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47a3830_0 .net "A", 31 0, L_00000203c4891eb0;  1 drivers
v00000203c47a2e30_0 .net "A_Exponent", 7 0, L_00000203c4891cd0;  1 drivers
v00000203c47a4730_0 .net "A_Mantissa", 23 0, L_00000203c4892450;  1 drivers
v00000203c47a36f0_0 .net "A_sign", 0 0, L_00000203c4893710;  1 drivers
L_00000203c4834778 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000203c47a3b50_0 .net "B", 31 0, L_00000203c4834778;  1 drivers
v00000203c47a2c50_0 .net "B_Exponent", 7 0, L_00000203c4893670;  1 drivers
v00000203c47a4870_0 .net "B_Mantissa", 23 0, L_00000203c4891c30;  1 drivers
v00000203c47a3bf0_0 .net "B_sign", 0 0, L_00000203c4891d70;  1 drivers
v00000203c47a3510_0 .var "Exponent", 7 0;
v00000203c47a26b0_0 .var "Mantissa", 22 0;
v00000203c47a2390_0 .var "Sign", 0 0;
v00000203c47a3fb0_0 .var "Temp_Exponent", 8 0;
v00000203c47a44b0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4834658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a49b0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834658;  1 drivers
v00000203c47a2250_0 .net *"_ivl_3", 22 0, L_00000203c4893530;  1 drivers
L_00000203c48346a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a4190_0 .net/2u *"_ivl_6", 0 0, L_00000203c48346a0;  1 drivers
v00000203c47a42d0_0 .net *"_ivl_9", 22 0, L_00000203c4893490;  1 drivers
v00000203c47a2bb0_0 .net "result", 31 0, L_00000203c4892590;  alias, 1 drivers
E_00000203c4637980/0 .event anyedge, v00000203c47a2e30_0, v00000203c47a2c50_0, v00000203c47a4730_0, v00000203c47a4870_0;
E_00000203c4637980/1 .event anyedge, v00000203c47a44b0_0, v00000203c47a3fb0_0, v00000203c47a36f0_0, v00000203c47a3bf0_0;
E_00000203c4637980 .event/or E_00000203c4637980/0, E_00000203c4637980/1;
L_00000203c4893530 .part L_00000203c4891eb0, 0, 23;
L_00000203c4892450 .concat [ 23 1 0 0], L_00000203c4893530, L_00000203c4834658;
L_00000203c4893490 .part L_00000203c4834778, 0, 23;
L_00000203c4891c30 .concat [ 23 1 0 0], L_00000203c4893490, L_00000203c48346a0;
L_00000203c4891cd0 .part L_00000203c4891eb0, 23, 8;
L_00000203c4893670 .part L_00000203c4834778, 23, 8;
L_00000203c4893710 .part L_00000203c4891eb0, 31, 1;
L_00000203c4891d70 .part L_00000203c4834778, 31, 1;
L_00000203c4892590 .concat [ 23 8 1 0], v00000203c47a26b0_0, v00000203c47a3510_0, v00000203c47a2390_0;
S_00000203c47b39a0 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_00000203c47b26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4637d00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47a2430_0 .net "A", 31 0, L_00000203c4895a10;  1 drivers
v00000203c47a3c90_0 .net "A_Exponent", 7 0, L_00000203c48950b0;  1 drivers
v00000203c47a24d0_0 .net "A_Mantissa", 23 0, L_00000203c48944d0;  1 drivers
v00000203c47a2570_0 .net "A_sign", 0 0, L_00000203c48938f0;  1 drivers
v00000203c47a4050_0 .net "B", 31 0, v00000203c47c95e0_0;  1 drivers
v00000203c47a40f0_0 .net "B_Exponent", 7 0, L_00000203c4895290;  1 drivers
v00000203c47a2610_0 .net "B_Mantissa", 23 0, L_00000203c4894a70;  1 drivers
v00000203c47a30b0_0 .net "B_sign", 0 0, L_00000203c4894b10;  1 drivers
v00000203c47a2750_0 .var "Exponent", 7 0;
v00000203c47a3d30_0 .var "Mantissa", 22 0;
v00000203c47a2f70_0 .var "Sign", 0 0;
v00000203c47a2890_0 .var "Temp_Exponent", 8 0;
v00000203c47a3650_0 .var "Temp_Mantissa", 47 0;
L_00000203c4834970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a29d0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834970;  1 drivers
v00000203c47a31f0_0 .net *"_ivl_3", 22 0, L_00000203c4893d50;  1 drivers
L_00000203c48349b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47a2a70_0 .net/2u *"_ivl_6", 0 0, L_00000203c48349b8;  1 drivers
v00000203c47a2b10_0 .net *"_ivl_9", 22 0, L_00000203c4895330;  1 drivers
v00000203c47a3290_0 .net "result", 31 0, L_00000203c4893a30;  alias, 1 drivers
E_00000203c4637d80/0 .event anyedge, v00000203c47a3c90_0, v00000203c47a40f0_0, v00000203c47a24d0_0, v00000203c47a2610_0;
E_00000203c4637d80/1 .event anyedge, v00000203c47a3650_0, v00000203c47a2890_0, v00000203c47a2570_0, v00000203c47a30b0_0;
E_00000203c4637d80 .event/or E_00000203c4637d80/0, E_00000203c4637d80/1;
L_00000203c4893d50 .part L_00000203c4895a10, 0, 23;
L_00000203c48944d0 .concat [ 23 1 0 0], L_00000203c4893d50, L_00000203c4834970;
L_00000203c4895330 .part v00000203c47c95e0_0, 0, 23;
L_00000203c4894a70 .concat [ 23 1 0 0], L_00000203c4895330, L_00000203c48349b8;
L_00000203c48950b0 .part L_00000203c4895a10, 23, 8;
L_00000203c4895290 .part v00000203c47c95e0_0, 23, 8;
L_00000203c48938f0 .part L_00000203c4895a10, 31, 1;
L_00000203c4894b10 .part v00000203c47c95e0_0, 31, 1;
L_00000203c4893a30 .concat [ 23 8 1 0], v00000203c47a3d30_0, v00000203c47a2750_0, v00000203c47a2f70_0;
S_00000203c47b2870 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_00000203c47b26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4637200 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47c8c80_0 .net "A", 31 0, v00000203c47c95e0_0;  alias, 1 drivers
v00000203c47c9e00_0 .net "A_Exponent", 7 0, L_00000203c4895470;  1 drivers
v00000203c47c9fe0_0 .net "A_Mantissa", 23 0, L_00000203c4893fd0;  1 drivers
v00000203c47ca4e0_0 .net "A_sign", 0 0, L_00000203c4894110;  1 drivers
v00000203c47c9ea0_0 .net "B", 31 0, v00000203c47a3470_0;  alias, 1 drivers
v00000203c47c8460_0 .net "B_Exponent", 7 0, L_00000203c4895650;  1 drivers
v00000203c47c8280_0 .net "B_Mantissa", 23 0, L_00000203c4893ad0;  1 drivers
v00000203c47c8640_0 .net "B_sign", 0 0, L_00000203c4895b50;  1 drivers
v00000203c47c94a0_0 .var "Exponent", 7 0;
v00000203c47ca120_0 .var "Mantissa", 22 0;
v00000203c47c8d20_0 .var "Sign", 0 0;
v00000203c47c83c0_0 .var "Temp_Exponent", 8 0;
v00000203c47c8500_0 .var "Temp_Mantissa", 47 0;
L_00000203c4834bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47c9680_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834bf8;  1 drivers
v00000203c47c8820_0 .net *"_ivl_3", 22 0, L_00000203c4895510;  1 drivers
L_00000203c4834c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ca1c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834c40;  1 drivers
v00000203c47ca580_0 .net *"_ivl_9", 22 0, L_00000203c4893df0;  1 drivers
v00000203c47c9c20_0 .net "result", 31 0, L_00000203c4894070;  alias, 1 drivers
E_00000203c46381c0/0 .event anyedge, v00000203c47c9e00_0, v00000203c47c8460_0, v00000203c47c9fe0_0, v00000203c47c8280_0;
E_00000203c46381c0/1 .event anyedge, v00000203c47c8500_0, v00000203c47c83c0_0, v00000203c47ca4e0_0, v00000203c47c8640_0;
E_00000203c46381c0 .event/or E_00000203c46381c0/0, E_00000203c46381c0/1;
L_00000203c4895510 .part v00000203c47c95e0_0, 0, 23;
L_00000203c4893fd0 .concat [ 23 1 0 0], L_00000203c4895510, L_00000203c4834bf8;
L_00000203c4893df0 .part v00000203c47a3470_0, 0, 23;
L_00000203c4893ad0 .concat [ 23 1 0 0], L_00000203c4893df0, L_00000203c4834c40;
L_00000203c4895470 .part v00000203c47c95e0_0, 23, 8;
L_00000203c4895650 .part v00000203c47a3470_0, 23, 8;
L_00000203c4894110 .part v00000203c47c95e0_0, 31, 1;
L_00000203c4895b50 .part v00000203c47a3470_0, 31, 1;
L_00000203c4894070 .concat [ 23 8 1 0], v00000203c47ca120_0, v00000203c47c94a0_0, v00000203c47c8d20_0;
S_00000203c47b3360 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_00000203c47b26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4638800 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47c9d60_0 .net "A", 31 0, L_00000203c48932b0;  alias, 1 drivers
v00000203c47ca620_0 .net "A_Exponent", 7 0, L_00000203c48958d0;  1 drivers
v00000203c47c80a0_0 .net "A_Mantissa", 23 0, L_00000203c4895bf0;  1 drivers
v00000203c47c9720_0 .net "A_sign", 0 0, L_00000203c4894e30;  1 drivers
v00000203c47c9f40_0 .net "B", 31 0, L_00000203c4894c50;  1 drivers
v00000203c47c8f00_0 .net "B_Exponent", 7 0, L_00000203c4894250;  1 drivers
v00000203c47ca800_0 .net "B_Mantissa", 23 0, L_00000203c4895830;  1 drivers
v00000203c47ca080_0 .net "B_sign", 0 0, L_00000203c4895f10;  1 drivers
v00000203c47c9860_0 .var "Exponent", 7 0;
v00000203c47c8b40_0 .var "Mantissa", 22 0;
v00000203c47c85a0_0 .var "Sign", 0 0;
v00000203c47ca6c0_0 .var "Temp_Exponent", 8 0;
v00000203c47c9cc0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4834c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ca440_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834c88;  1 drivers
v00000203c47c86e0_0 .net *"_ivl_3", 22 0, L_00000203c48941b0;  1 drivers
L_00000203c4834cd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ca760_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834cd0;  1 drivers
v00000203c47c88c0_0 .net *"_ivl_9", 22 0, L_00000203c4895790;  1 drivers
v00000203c47c8140_0 .net "result", 31 0, L_00000203c4895c90;  alias, 1 drivers
E_00000203c46387c0/0 .event anyedge, v00000203c47ca620_0, v00000203c47c8f00_0, v00000203c47c80a0_0, v00000203c47ca800_0;
E_00000203c46387c0/1 .event anyedge, v00000203c47c9cc0_0, v00000203c47ca6c0_0, v00000203c47c9720_0, v00000203c47ca080_0;
E_00000203c46387c0 .event/or E_00000203c46387c0/0, E_00000203c46387c0/1;
L_00000203c48941b0 .part L_00000203c48932b0, 0, 23;
L_00000203c4895bf0 .concat [ 23 1 0 0], L_00000203c48941b0, L_00000203c4834c88;
L_00000203c4895790 .part L_00000203c4894c50, 0, 23;
L_00000203c4895830 .concat [ 23 1 0 0], L_00000203c4895790, L_00000203c4834cd0;
L_00000203c48958d0 .part L_00000203c48932b0, 23, 8;
L_00000203c4894250 .part L_00000203c4894c50, 23, 8;
L_00000203c4894e30 .part L_00000203c48932b0, 31, 1;
L_00000203c4895f10 .part L_00000203c4894c50, 31, 1;
L_00000203c4895c90 .concat [ 23 8 1 0], v00000203c47c8b40_0, v00000203c47c9860_0, v00000203c47c85a0_0;
S_00000203c47b34f0 .scope module, "M1" "ieee754_multiplier" 5 311, 5 122 0, S_00000203c47b3680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4639040 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47cc2e0_0 .net "A", 31 0, v00000203c47d02a0_0;  alias, 1 drivers
v00000203c47ccc40_0 .net "A_Exponent", 7 0, L_00000203c4892e50;  1 drivers
v00000203c47cc240_0 .net "A_Mantissa", 23 0, L_00000203c4891b90;  1 drivers
v00000203c47ccce0_0 .net "A_sign", 0 0, L_00000203c4891870;  1 drivers
v00000203c47cb480_0 .net "B", 31 0, v00000203c47cc880_0;  1 drivers
v00000203c47cc420_0 .net "B_Exponent", 7 0, L_00000203c4891550;  1 drivers
v00000203c47ccb00_0 .net "B_Mantissa", 23 0, L_00000203c4893030;  1 drivers
v00000203c47ccba0_0 .net "B_sign", 0 0, L_00000203c4891690;  1 drivers
v00000203c47cb5c0_0 .var "Exponent", 7 0;
v00000203c47cc7e0_0 .var "Mantissa", 22 0;
v00000203c47cc9c0_0 .var "Sign", 0 0;
v00000203c47cae40_0 .var "Temp_Exponent", 8 0;
v00000203c47cad00_0 .var "Temp_Mantissa", 47 0;
L_00000203c48343d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ccd80_0 .net/2u *"_ivl_0", 0 0, L_00000203c48343d0;  1 drivers
v00000203c47cc4c0_0 .net *"_ivl_3", 22 0, L_00000203c4891370;  1 drivers
L_00000203c4834418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47cb980_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834418;  1 drivers
v00000203c47cc6a0_0 .net *"_ivl_9", 22 0, L_00000203c4891910;  1 drivers
v00000203c47cc060_0 .net "result", 31 0, L_00000203c48932b0;  alias, 1 drivers
E_00000203c4638c00/0 .event anyedge, v00000203c47ccc40_0, v00000203c47cc420_0, v00000203c47cc240_0, v00000203c47ccb00_0;
E_00000203c4638c00/1 .event anyedge, v00000203c47cad00_0, v00000203c47cae40_0, v00000203c47ccce0_0, v00000203c47ccba0_0;
E_00000203c4638c00 .event/or E_00000203c4638c00/0, E_00000203c4638c00/1;
L_00000203c4891370 .part v00000203c47d02a0_0, 0, 23;
L_00000203c4891b90 .concat [ 23 1 0 0], L_00000203c4891370, L_00000203c48343d0;
L_00000203c4891910 .part v00000203c47cc880_0, 0, 23;
L_00000203c4893030 .concat [ 23 1 0 0], L_00000203c4891910, L_00000203c4834418;
L_00000203c4892e50 .part v00000203c47d02a0_0, 23, 8;
L_00000203c4891550 .part v00000203c47cc880_0, 23, 8;
L_00000203c4891870 .part v00000203c47d02a0_0, 31, 1;
L_00000203c4891690 .part v00000203c47cc880_0, 31, 1;
L_00000203c48932b0 .concat [ 23 8 1 0], v00000203c47cc7e0_0, v00000203c47cb5c0_0, v00000203c47cc9c0_0;
S_00000203c47b2a00 .scope module, "M2" "ieee754_multiplier" 5 323, 5 122 0, S_00000203c47b3680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4638d40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47cb020_0 .net "A", 31 0, v00000203c47b0b70_0;  alias, 1 drivers
v00000203c47cc100_0 .net "A_Exponent", 7 0, L_00000203c4892090;  1 drivers
v00000203c47cbac0_0 .net "A_Mantissa", 23 0, L_00000203c48926d0;  1 drivers
v00000203c47cb0c0_0 .net "A_sign", 0 0, L_00000203c48923b0;  1 drivers
v00000203c47cc1a0_0 .net "B", 31 0, v00000203c47cbde0_0;  1 drivers
v00000203c47cce20_0 .net "B_Exponent", 7 0, L_00000203c4891230;  1 drivers
v00000203c47cb660_0 .net "B_Mantissa", 23 0, L_00000203c4892270;  1 drivers
v00000203c47cab20_0 .net "B_sign", 0 0, L_00000203c4891730;  1 drivers
v00000203c47caa80_0 .var "Exponent", 7 0;
v00000203c47ca8a0_0 .var "Mantissa", 22 0;
v00000203c47cb160_0 .var "Sign", 0 0;
v00000203c47cca60_0 .var "Temp_Exponent", 8 0;
v00000203c47cb7a0_0 .var "Temp_Mantissa", 47 0;
L_00000203c48345c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47cbb60_0 .net/2u *"_ivl_0", 0 0, L_00000203c48345c8;  1 drivers
v00000203c47cbc00_0 .net *"_ivl_3", 22 0, L_00000203c4891af0;  1 drivers
L_00000203c4834610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47caee0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834610;  1 drivers
v00000203c47cbfc0_0 .net *"_ivl_9", 22 0, L_00000203c4892c70;  1 drivers
v00000203c47cac60_0 .net "result", 31 0, L_00000203c4892810;  alias, 1 drivers
E_00000203c4638f80/0 .event anyedge, v00000203c47cc100_0, v00000203c47cce20_0, v00000203c47cbac0_0, v00000203c47cb660_0;
E_00000203c4638f80/1 .event anyedge, v00000203c47cb7a0_0, v00000203c47cca60_0, v00000203c47cb0c0_0, v00000203c47cab20_0;
E_00000203c4638f80 .event/or E_00000203c4638f80/0, E_00000203c4638f80/1;
L_00000203c4891af0 .part v00000203c47b0b70_0, 0, 23;
L_00000203c48926d0 .concat [ 23 1 0 0], L_00000203c4891af0, L_00000203c48345c8;
L_00000203c4892c70 .part v00000203c47cbde0_0, 0, 23;
L_00000203c4892270 .concat [ 23 1 0 0], L_00000203c4892c70, L_00000203c4834610;
L_00000203c4892090 .part v00000203c47b0b70_0, 23, 8;
L_00000203c4891230 .part v00000203c47cbde0_0, 23, 8;
L_00000203c48923b0 .part v00000203c47b0b70_0, 31, 1;
L_00000203c4891730 .part v00000203c47cbde0_0, 31, 1;
L_00000203c4892810 .concat [ 23 8 1 0], v00000203c47ca8a0_0, v00000203c47caa80_0, v00000203c47cb160_0;
S_00000203c47b2b90 .scope module, "M1" "ieee754_multiplier" 4 407, 5 122 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4638380 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47cb2a0_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47cc740_0 .net "A_Exponent", 7 0, L_00000203c489aab0;  1 drivers
v00000203c47ccf60_0 .net "A_Mantissa", 23 0, L_00000203c4898d50;  1 drivers
v00000203c47cb340_0 .net "A_sign", 0 0, L_00000203c4898e90;  1 drivers
v00000203c47cb3e0_0 .net "B", 31 0, v00000203c47d34a0_0;  alias, 1 drivers
v00000203c47ce0e0_0 .net "B_Exponent", 7 0, L_00000203c48994d0;  1 drivers
v00000203c47cd320_0 .net "B_Mantissa", 23 0, L_00000203c4899110;  1 drivers
v00000203c47cf620_0 .net "B_sign", 0 0, L_00000203c4899570;  1 drivers
v00000203c47ce180_0 .var "Exponent", 7 0;
v00000203c47cdf00_0 .var "Mantissa", 22 0;
v00000203c47cd140_0 .var "Sign", 0 0;
v00000203c47cf120_0 .var "Temp_Exponent", 8 0;
v00000203c47ce220_0 .var "Temp_Mantissa", 47 0;
L_00000203c48355d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47cdd20_0 .net/2u *"_ivl_0", 0 0, L_00000203c48355d0;  1 drivers
v00000203c47ce5e0_0 .net *"_ivl_3", 22 0, L_00000203c4899b10;  1 drivers
L_00000203c4835618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47cf4e0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835618;  1 drivers
v00000203c47cd820_0 .net *"_ivl_9", 22 0, L_00000203c4898df0;  1 drivers
v00000203c47ce360_0 .net "result", 31 0, L_00000203c48991b0;  alias, 1 drivers
E_00000203c4639f80/0 .event anyedge, v00000203c47cc740_0, v00000203c47ce0e0_0, v00000203c47ccf60_0, v00000203c47cd320_0;
E_00000203c4639f80/1 .event anyedge, v00000203c47ce220_0, v00000203c47cf120_0, v00000203c47cb340_0, v00000203c47cf620_0;
E_00000203c4639f80 .event/or E_00000203c4639f80/0, E_00000203c4639f80/1;
L_00000203c4899b10 .part v00000203c48195a0_0, 0, 23;
L_00000203c4898d50 .concat [ 23 1 0 0], L_00000203c4899b10, L_00000203c48355d0;
L_00000203c4898df0 .part v00000203c47d34a0_0, 0, 23;
L_00000203c4899110 .concat [ 23 1 0 0], L_00000203c4898df0, L_00000203c4835618;
L_00000203c489aab0 .part v00000203c48195a0_0, 23, 8;
L_00000203c48994d0 .part v00000203c47d34a0_0, 23, 8;
L_00000203c4898e90 .part v00000203c48195a0_0, 31, 1;
L_00000203c4899570 .part v00000203c47d34a0_0, 31, 1;
L_00000203c48991b0 .concat [ 23 8 1 0], v00000203c47cdf00_0, v00000203c47ce180_0, v00000203c47cd140_0;
S_00000203c47d83a0 .scope module, "M2" "ieee754_multiplier" 4 413, 5 122 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4639200 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47cd500_0 .net "A", 31 0, L_00000203c48991b0;  alias, 1 drivers
v00000203c47cf260_0 .net "A_Exponent", 7 0, L_00000203c4898c10;  1 drivers
v00000203c47cf300_0 .net "A_Mantissa", 23 0, L_00000203c4899d90;  1 drivers
v00000203c47ced60_0 .net "A_sign", 0 0, L_00000203c489a470;  1 drivers
v00000203c47cf1c0_0 .net "B", 31 0, L_00000203c4899750;  alias, 1 drivers
v00000203c47cdbe0_0 .net "B_Exponent", 7 0, L_00000203c489a150;  1 drivers
v00000203c47ce9a0_0 .net "B_Mantissa", 23 0, L_00000203c4898f30;  1 drivers
v00000203c47cda00_0 .net "B_sign", 0 0, L_00000203c48988f0;  1 drivers
v00000203c47cea40_0 .var "Exponent", 7 0;
v00000203c47ceae0_0 .var "Mantissa", 22 0;
v00000203c47ce400_0 .var "Sign", 0 0;
v00000203c47cdaa0_0 .var "Temp_Exponent", 8 0;
v00000203c47cd5a0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4835660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ce860_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835660;  1 drivers
v00000203c47cd1e0_0 .net *"_ivl_3", 22 0, L_00000203c4899070;  1 drivers
L_00000203c48356a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47cdb40_0 .net/2u *"_ivl_6", 0 0, L_00000203c48356a8;  1 drivers
v00000203c47cec20_0 .net *"_ivl_9", 22 0, L_00000203c489aa10;  1 drivers
v00000203c47cdc80_0 .net "result", 31 0, L_00000203c48999d0;  alias, 1 drivers
E_00000203c4639300/0 .event anyedge, v00000203c47cf260_0, v00000203c47cdbe0_0, v00000203c47cf300_0, v00000203c47ce9a0_0;
E_00000203c4639300/1 .event anyedge, v00000203c47cd5a0_0, v00000203c47cdaa0_0, v00000203c47ced60_0, v00000203c47cda00_0;
E_00000203c4639300 .event/or E_00000203c4639300/0, E_00000203c4639300/1;
L_00000203c4899070 .part L_00000203c48991b0, 0, 23;
L_00000203c4899d90 .concat [ 23 1 0 0], L_00000203c4899070, L_00000203c4835660;
L_00000203c489aa10 .part L_00000203c4899750, 0, 23;
L_00000203c4898f30 .concat [ 23 1 0 0], L_00000203c489aa10, L_00000203c48356a8;
L_00000203c4898c10 .part L_00000203c48991b0, 23, 8;
L_00000203c489a150 .part L_00000203c4899750, 23, 8;
L_00000203c489a470 .part L_00000203c48991b0, 31, 1;
L_00000203c48988f0 .part L_00000203c4899750, 31, 1;
L_00000203c48999d0 .concat [ 23 8 1 0], v00000203c47ceae0_0, v00000203c47cea40_0, v00000203c47ce400_0;
S_00000203c47d9ca0 .scope module, "Z" "Z" 4 378, 4 21 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c4639380 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c47d1880_0 .net "A1_Z", 31 0, v00000203c47ce040_0;  1 drivers
v00000203c47d0160_0 .net "A2_OUT", 31 0, v00000203c47cf940_0;  1 drivers
v00000203c47d0e80_0 .net "M1_A1", 31 0, L_00000203c488fd90;  1 drivers
v00000203c47cf9e0_0 .var "Z", 31 0;
v00000203c47cfb20_0 .net "bias", 31 0, v00000203c47d2e60_0;  1 drivers
v00000203c47d0f20_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47d07a0_0 .net "enable", 0 0, v00000203c47d43a0_0;  1 drivers
v00000203c47d0fc0_0 .var "index", 31 0;
v00000203c47d1740_0 .net "neuron_input", 31 0, v00000203c47d34a0_0;  alias, 1 drivers
o00000203c472f488 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47d2000_0 .net "reset", 0 0, o00000203c472f488;  0 drivers
v00000203c47d02a0_0 .var "result", 31 0;
v00000203c47cfe40_0 .net "weight", 31 0, v00000203c47cff80_0;  alias, 1 drivers
S_00000203c47d9660 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c47d9ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4639680 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47ce2c0_0 .net "A", 31 0, v00000203c47cf9e0_0;  1 drivers
v00000203c47ce900_0 .net "A_Exponent", 7 0, L_00000203c4891050;  1 drivers
v00000203c47cf3a0_0 .net "A_Mantissa", 23 0, L_00000203c4890010;  1 drivers
v00000203c47cd960_0 .net "A_sign", 0 0, L_00000203c488ef30;  1 drivers
v00000203c47ceb80_0 .var "A_swap", 31 0;
v00000203c47cddc0_0 .net "B", 31 0, L_00000203c488fd90;  alias, 1 drivers
v00000203c47cde60_0 .net "B_Exponent", 7 0, L_00000203c488ee90;  1 drivers
v00000203c47ce4a0_0 .net "B_Mantissa", 23 0, L_00000203c488f890;  1 drivers
v00000203c47cf440_0 .var "B_shifted_mantissa", 23 0;
v00000203c47cefe0_0 .net "B_sign", 0 0, L_00000203c488efd0;  1 drivers
v00000203c47cee00_0 .var "B_swap", 31 0;
v00000203c47ce540_0 .var "Exponent", 7 0;
v00000203c47ce680_0 .var "Temp_Mantissa", 23 0;
L_00000203c4834190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ce720_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834190;  1 drivers
L_00000203c4834220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ce7c0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834220;  1 drivers
v00000203c47cecc0_0 .net *"_ivl_23", 30 0, L_00000203c488f1b0;  1 drivers
L_00000203c4834268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47cdfa0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4834268;  1 drivers
v00000203c47cd3c0_0 .net *"_ivl_29", 30 0, L_00000203c48933f0;  1 drivers
v00000203c47cd460_0 .net *"_ivl_3", 22 0, L_00000203c488fe30;  1 drivers
L_00000203c48341d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47cd280_0 .net/2u *"_ivl_6", 0 0, L_00000203c48341d8;  1 drivers
v00000203c47cf080_0 .net *"_ivl_9", 22 0, L_00000203c488f070;  1 drivers
v00000203c47ceea0_0 .var "carry", 0 0;
v00000203c47cf580_0 .net "comp", 0 0, v00000203c47cd780_0;  1 drivers
v00000203c47cef40_0 .var "diff_Exponent", 7 0;
v00000203c47cf6c0_0 .var/i "i", 31 0;
v00000203c47ce040_0 .var "result", 31 0;
E_00000203c463b000/0 .event anyedge, v00000203c47cd780_0, v00000203c47ce2c0_0, v00000203c47cddc0_0, v00000203c47ce900_0;
E_00000203c463b000/1 .event anyedge, v00000203c47cde60_0, v00000203c47ce4a0_0, v00000203c47cef40_0, v00000203c47cd960_0;
E_00000203c463b000/2 .event anyedge, v00000203c47cefe0_0, v00000203c47cf3a0_0, v00000203c47cf440_0, v00000203c47ceea0_0;
E_00000203c463b000/3 .event anyedge, v00000203c47ce680_0, v00000203c47ce540_0;
E_00000203c463b000 .event/or E_00000203c463b000/0, E_00000203c463b000/1, E_00000203c463b000/2, E_00000203c463b000/3;
L_00000203c488fe30 .part v00000203c47ceb80_0, 0, 23;
L_00000203c4890010 .concat [ 23 1 0 0], L_00000203c488fe30, L_00000203c4834190;
L_00000203c488f070 .part v00000203c47cee00_0, 0, 23;
L_00000203c488f890 .concat [ 23 1 0 0], L_00000203c488f070, L_00000203c48341d8;
L_00000203c4891050 .part v00000203c47ceb80_0, 23, 8;
L_00000203c488ee90 .part v00000203c47cee00_0, 23, 8;
L_00000203c488ef30 .part v00000203c47ceb80_0, 31, 1;
L_00000203c488efd0 .part v00000203c47cee00_0, 31, 1;
L_00000203c488f1b0 .part v00000203c47cf9e0_0, 0, 31;
L_00000203c488f2f0 .concat [ 31 1 0 0], L_00000203c488f1b0, L_00000203c4834220;
L_00000203c48933f0 .part L_00000203c488fd90, 0, 31;
L_00000203c48930d0 .concat [ 31 1 0 0], L_00000203c48933f0, L_00000203c4834268;
S_00000203c47d89e0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47d9660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47cd640_0 .net "A", 31 0, L_00000203c488f2f0;  1 drivers
v00000203c47cd8c0_0 .net "B", 31 0, L_00000203c48930d0;  1 drivers
v00000203c47cd780_0 .var "result", 0 0;
E_00000203c463a640 .event anyedge, v00000203c47cd640_0, v00000203c47cd8c0_0, v00000203c47cd780_0;
S_00000203c47d8b70 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c47d9ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463b080 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47cd6e0_0 .net "A", 31 0, v00000203c47cf9e0_0;  alias, 1 drivers
v00000203c47d0b60_0 .net "A_Exponent", 7 0, L_00000203c4893350;  1 drivers
v00000203c47d1ba0_0 .net "A_Mantissa", 23 0, L_00000203c48915f0;  1 drivers
v00000203c47d08e0_0 .net "A_sign", 0 0, L_00000203c48917d0;  1 drivers
v00000203c47d0020_0 .var "A_swap", 31 0;
v00000203c47d0980_0 .net "B", 31 0, v00000203c47d2e60_0;  alias, 1 drivers
v00000203c47d1c40_0 .net "B_Exponent", 7 0, L_00000203c4891ff0;  1 drivers
v00000203c47d1420_0 .net "B_Mantissa", 23 0, L_00000203c48912d0;  1 drivers
v00000203c47d14c0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47d1560_0 .net "B_sign", 0 0, L_00000203c4892130;  1 drivers
v00000203c47d1ce0_0 .var "B_swap", 31 0;
v00000203c47d19c0_0 .var "Exponent", 7 0;
v00000203c47d17e0_0 .var "Temp_Mantissa", 23 0;
L_00000203c48342b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d1920_0 .net/2u *"_ivl_0", 0 0, L_00000203c48342b0;  1 drivers
L_00000203c4834340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d1380_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834340;  1 drivers
v00000203c47d11a0_0 .net *"_ivl_23", 30 0, L_00000203c4892770;  1 drivers
L_00000203c4834388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d0a20_0 .net/2u *"_ivl_26", 0 0, L_00000203c4834388;  1 drivers
v00000203c47d0c00_0 .net *"_ivl_29", 30 0, L_00000203c4891190;  1 drivers
v00000203c47d1e20_0 .net *"_ivl_3", 22 0, L_00000203c48935d0;  1 drivers
L_00000203c48342f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d0ac0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48342f8;  1 drivers
v00000203c47d1240_0 .net *"_ivl_9", 22 0, L_00000203c4893170;  1 drivers
v00000203c47d1060_0 .var "carry", 0 0;
v00000203c47d0340_0 .net "comp", 0 0, v00000203c47cd0a0_0;  1 drivers
v00000203c47d0de0_0 .var "diff_Exponent", 7 0;
v00000203c47cf8a0_0 .var/i "i", 31 0;
v00000203c47cf940_0 .var "result", 31 0;
E_00000203c463b800/0 .event anyedge, v00000203c47cd0a0_0, v00000203c47ce2c0_0, v00000203c47d0980_0, v00000203c47d0b60_0;
E_00000203c463b800/1 .event anyedge, v00000203c47d1c40_0, v00000203c47d1420_0, v00000203c47d0de0_0, v00000203c47d08e0_0;
E_00000203c463b800/2 .event anyedge, v00000203c47d1560_0, v00000203c47d1ba0_0, v00000203c47d14c0_0, v00000203c47d1060_0;
E_00000203c463b800/3 .event anyedge, v00000203c47d17e0_0, v00000203c47d19c0_0;
E_00000203c463b800 .event/or E_00000203c463b800/0, E_00000203c463b800/1, E_00000203c463b800/2, E_00000203c463b800/3;
L_00000203c48935d0 .part v00000203c47d0020_0, 0, 23;
L_00000203c48915f0 .concat [ 23 1 0 0], L_00000203c48935d0, L_00000203c48342b0;
L_00000203c4893170 .part v00000203c47d1ce0_0, 0, 23;
L_00000203c48912d0 .concat [ 23 1 0 0], L_00000203c4893170, L_00000203c48342f8;
L_00000203c4893350 .part v00000203c47d0020_0, 23, 8;
L_00000203c4891ff0 .part v00000203c47d1ce0_0, 23, 8;
L_00000203c48917d0 .part v00000203c47d0020_0, 31, 1;
L_00000203c4892130 .part v00000203c47d1ce0_0, 31, 1;
L_00000203c4892770 .part v00000203c47cf9e0_0, 0, 31;
L_00000203c48921d0 .concat [ 31 1 0 0], L_00000203c4892770, L_00000203c4834340;
L_00000203c4891190 .part v00000203c47d2e60_0, 0, 31;
L_00000203c4891410 .concat [ 31 1 0 0], L_00000203c4891190, L_00000203c4834388;
S_00000203c47d8d00 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47d8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47cf760_0 .net "A", 31 0, L_00000203c48921d0;  1 drivers
v00000203c47cf800_0 .net "B", 31 0, L_00000203c4891410;  1 drivers
v00000203c47cd0a0_0 .var "result", 0 0;
E_00000203c463b2c0 .event anyedge, v00000203c47cf760_0, v00000203c47cf800_0, v00000203c47cd0a0_0;
S_00000203c47d94d0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c47d9ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463b680 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47d1100_0 .net "A", 31 0, v00000203c47cff80_0;  alias, 1 drivers
v00000203c47d1b00_0 .net "A_Exponent", 7 0, L_00000203c4890fb0;  1 drivers
v00000203c47d1600_0 .net "A_Mantissa", 23 0, L_00000203c488f610;  1 drivers
v00000203c47cfa80_0 .net "A_sign", 0 0, L_00000203c4890790;  1 drivers
v00000203c47d12e0_0 .net "B", 31 0, v00000203c47d34a0_0;  alias, 1 drivers
v00000203c47d1d80_0 .net "B_Exponent", 7 0, L_00000203c4890150;  1 drivers
v00000203c47d1a60_0 .net "B_Mantissa", 23 0, L_00000203c488eb70;  1 drivers
v00000203c47d0480_0 .net "B_sign", 0 0, L_00000203c4890970;  1 drivers
v00000203c47cfbc0_0 .var "Exponent", 7 0;
v00000203c47d0ca0_0 .var "Mantissa", 22 0;
v00000203c47cfee0_0 .var "Sign", 0 0;
v00000203c47d00c0_0 .var "Temp_Exponent", 8 0;
v00000203c47d1ec0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4834100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d1f60_0 .net/2u *"_ivl_0", 0 0, L_00000203c4834100;  1 drivers
v00000203c47d16a0_0 .net *"_ivl_3", 22 0, L_00000203c48908d0;  1 drivers
L_00000203c4834148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d0700_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834148;  1 drivers
v00000203c47cfda0_0 .net *"_ivl_9", 22 0, L_00000203c488edf0;  1 drivers
v00000203c47d0d40_0 .net "result", 31 0, L_00000203c488fd90;  alias, 1 drivers
E_00000203c463c040/0 .event anyedge, v00000203c47d1b00_0, v00000203c47d1d80_0, v00000203c47d1600_0, v00000203c47d1a60_0;
E_00000203c463c040/1 .event anyedge, v00000203c47d1ec0_0, v00000203c47d00c0_0, v00000203c47cfa80_0, v00000203c47d0480_0;
E_00000203c463c040 .event/or E_00000203c463c040/0, E_00000203c463c040/1;
L_00000203c48908d0 .part v00000203c47cff80_0, 0, 23;
L_00000203c488f610 .concat [ 23 1 0 0], L_00000203c48908d0, L_00000203c4834100;
L_00000203c488edf0 .part v00000203c47d34a0_0, 0, 23;
L_00000203c488eb70 .concat [ 23 1 0 0], L_00000203c488edf0, L_00000203c4834148;
L_00000203c4890fb0 .part v00000203c47cff80_0, 23, 8;
L_00000203c4890150 .part v00000203c47d34a0_0, 23, 8;
L_00000203c4890790 .part v00000203c47cff80_0, 31, 1;
L_00000203c4890970 .part v00000203c47d34a0_0, 31, 1;
L_00000203c488fd90 .concat [ 23 8 1 0], v00000203c47d0ca0_0, v00000203c47cfbc0_0, v00000203c47cfee0_0;
S_00000203c47d8e90 .scope module, "mem" "memory_parametrized" 4 368, 6 33 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c4639580 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c47cfc60_0 .net "address", 1 0, v00000203c47d2140_0;  1 drivers
v00000203c47d05c0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47cfd00_0 .var/i "i", 31 0;
v00000203c47d0200 .array "mem", 2 0, 31 0;
v00000203c47cff80_0 .var "read_data", 31 0;
o00000203c472f668 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47d03e0_0 .net "reset", 0 0, o00000203c472f668;  0 drivers
v00000203c47d0520_0 .net "write_data", 31 0, v00000203c47a8790_0;  alias, 1 drivers
v00000203c47d0660_0 .net "write_enable", 0 0, v00000203c47d4440_0;  1 drivers
E_00000203c463bdc0 .event anyedge, v00000203c47cfc60_0;
S_00000203c47d97f0 .scope module, "mux" "multiplexer_parametrized" 4 360, 6 1 0, S_00000203c47a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c47c7ae0 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c47c7b18 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c47d0840_0 .net "in", 95 0, L_00000203c488fed0;  alias, 1 drivers
v00000203c47d34a0_0 .var "out", 31 0;
v00000203c47d2dc0_0 .net "sel", 1 0, v00000203c47d2140_0;  alias, 1 drivers
E_00000203c463b400 .event anyedge, v00000203c47cfc60_0, v00000203c47a7110_0;
S_00000203c47d91b0 .scope module, "sn2" "softmax_neuron" 3 140, 4 326 0, S_00000203c47a0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 96 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_00000203c463b480 .param/l "NUM_INPUTS" 0 4 326, +C4<00000000000000000000000000000011>;
L_00000203c46cafd0 .functor BUFZ 32, v00000203c47eca00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000203c47f10a0_0 .net "A1_MEM", 31 0, v00000203c47d41c0_0;  1 drivers
v00000203c47f01a0_0 .net "D1_OUT", 31 0, v00000203c47e3220_0;  1 drivers
v00000203c47f1820_0 .net "E1_D1", 31 0, v00000203c47eca00_0;  1 drivers
v00000203c47f0100_0 .net "M1_M2", 31 0, L_00000203c48a4fb0;  1 drivers
v00000203c47f1280_0 .net "M2_A1", 31 0, L_00000203c48a3250;  1 drivers
v00000203c47f13c0_0 .net "MEM_OUT", 31 0, v00000203c47f07e0_0;  1 drivers
v00000203c47f1460_0 .net "MUX_OUT", 31 0, v00000203c47f11e0_0;  1 drivers
v00000203c47f2860_0 .net "Z_E1", 31 0, v00000203c47f1dc0_0;  1 drivers
v00000203c47f1500_0 .var "a", 31 0;
v00000203c47f1b40_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47f2400_0 .var "bias", 31 0;
v00000203c47f1d20_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47f1640_0 .var "data_counter", 1 0;
v00000203c47f1780_0 .net "deltafunction_value", 31 0, L_00000203c48a4830;  1 drivers
v00000203c47f0380_0 .var "enable_Z", 0 0;
v00000203c47f24a0_0 .var "enable_d1", 0 0;
v00000203c47f2720_0 .net8 "exp", 31 0, RS_00000203c472f8a8;  alias, 3 drivers
v00000203c47f27c0_0 .net "exp_sum", 31 0, L_00000203c4890650;  alias, 1 drivers
v00000203c47f18c0_0 .net "inputdata", 95 0, L_00000203c488fed0;  alias, 1 drivers
v00000203c47f0420_0 .var "neuron_backpropagation_state", 1 0;
v00000203c47f0880_0 .var "neuron_deltafunction_state", 1 0;
v00000203c47f1a00_0 .net "neuron_enable", 0 0, o00000203c472f938;  alias, 0 drivers
v00000203c47f09c0_0 .var "neuron_feedfoward_state", 1 0;
v00000203c47f1be0_0 .net "neuron_state", 1 0, o00000203c472f998;  alias, 0 drivers
v00000203c47f0600_0 .var "weight", 31 0;
v00000203c47f0a60_0 .net "weight_memory_address", 1 0, o00000203c472f9f8;  alias, 0 drivers
v00000203c47f1c80_0 .var "write_enable", 0 0;
v00000203c47f1e60_0 .var/i "z_counter", 31 0;
S_00000203c47d8210 .scope module, "A1" "ieee754_adder" 4 419, 5 61 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463b600 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47d3360_0 .net "A", 31 0, v00000203c47f07e0_0;  alias, 1 drivers
v00000203c47d44e0_0 .net "A_Exponent", 7 0, L_00000203c48a4ab0;  1 drivers
v00000203c47d3220_0 .net "A_Mantissa", 23 0, L_00000203c48a2cb0;  1 drivers
v00000203c47d3900_0 .net "A_sign", 0 0, L_00000203c48a4650;  1 drivers
v00000203c47d3720_0 .var "A_swap", 31 0;
v00000203c47d2500_0 .net "B", 31 0, L_00000203c48a3250;  alias, 1 drivers
v00000203c47d2320_0 .net "B_Exponent", 7 0, L_00000203c48a4b50;  1 drivers
v00000203c47d4760_0 .net "B_Mantissa", 23 0, L_00000203c48a32f0;  1 drivers
v00000203c47d3cc0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47d2fa0_0 .net "B_sign", 0 0, L_00000203c48a36b0;  1 drivers
v00000203c47d3040_0 .var "B_swap", 31 0;
v00000203c47d28c0_0 .var "Exponent", 7 0;
v00000203c47d39a0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4836e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d3a40_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836e00;  1 drivers
L_00000203c4836e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d3fe0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4836e90;  1 drivers
v00000203c47d2640_0 .net *"_ivl_23", 30 0, L_00000203c48a34d0;  1 drivers
L_00000203c4836ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d4580_0 .net/2u *"_ivl_26", 0 0, L_00000203c4836ed8;  1 drivers
v00000203c47d23c0_0 .net *"_ivl_29", 30 0, L_00000203c48a3930;  1 drivers
v00000203c47d20a0_0 .net *"_ivl_3", 22 0, L_00000203c48a45b0;  1 drivers
L_00000203c4836e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d3e00_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836e48;  1 drivers
v00000203c47d3ea0_0 .net *"_ivl_9", 22 0, L_00000203c48a2d50;  1 drivers
v00000203c47d2460_0 .var "carry", 0 0;
v00000203c47d25a0_0 .net "comp", 0 0, v00000203c47d3860_0;  1 drivers
v00000203c47d3f40_0 .var "diff_Exponent", 7 0;
v00000203c47d4120_0 .var/i "i", 31 0;
v00000203c47d41c0_0 .var "result", 31 0;
E_00000203c463cd00/0 .event anyedge, v00000203c47d3860_0, v00000203c47d3360_0, v00000203c47d2500_0, v00000203c47d44e0_0;
E_00000203c463cd00/1 .event anyedge, v00000203c47d2320_0, v00000203c47d4760_0, v00000203c47d3f40_0, v00000203c47d3900_0;
E_00000203c463cd00/2 .event anyedge, v00000203c47d2fa0_0, v00000203c47d3220_0, v00000203c47d3cc0_0, v00000203c47d2460_0;
E_00000203c463cd00/3 .event anyedge, v00000203c47d39a0_0, v00000203c47d28c0_0;
E_00000203c463cd00 .event/or E_00000203c463cd00/0, E_00000203c463cd00/1, E_00000203c463cd00/2, E_00000203c463cd00/3;
L_00000203c48a45b0 .part v00000203c47d3720_0, 0, 23;
L_00000203c48a2cb0 .concat [ 23 1 0 0], L_00000203c48a45b0, L_00000203c4836e00;
L_00000203c48a2d50 .part v00000203c47d3040_0, 0, 23;
L_00000203c48a32f0 .concat [ 23 1 0 0], L_00000203c48a2d50, L_00000203c4836e48;
L_00000203c48a4ab0 .part v00000203c47d3720_0, 23, 8;
L_00000203c48a4b50 .part v00000203c47d3040_0, 23, 8;
L_00000203c48a4650 .part v00000203c47d3720_0, 31, 1;
L_00000203c48a36b0 .part v00000203c47d3040_0, 31, 1;
L_00000203c48a34d0 .part v00000203c47f07e0_0, 0, 31;
L_00000203c48a3750 .concat [ 31 1 0 0], L_00000203c48a34d0, L_00000203c4836e90;
L_00000203c48a3930 .part L_00000203c48a3250, 0, 31;
L_00000203c48a4c90 .concat [ 31 1 0 0], L_00000203c48a3930, L_00000203c4836ed8;
S_00000203c47d8080 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47d8210;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47d2d20_0 .net "A", 31 0, L_00000203c48a3750;  1 drivers
v00000203c47d3b80_0 .net "B", 31 0, L_00000203c48a4c90;  1 drivers
v00000203c47d3860_0 .var "result", 0 0;
E_00000203c463ce00 .event anyedge, v00000203c47d2d20_0, v00000203c47d3b80_0, v00000203c47d3860_0;
S_00000203c47d8850 .scope module, "D1" "ieee754_divider" 4 395, 5 180 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000203c47c7c60 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000100>;
P_00000203c47c7c98 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000000>;
v00000203c47deea0_0 .net "A", 31 0, v00000203c47eca00_0;  alias, 1 drivers
v00000203c47df620_0 .net "A1_Xn", 31 0, v00000203c47d5fc0_0;  1 drivers
v00000203c47e0de0_0 .net "A2_M3", 31 0, v00000203c47d6420_0;  1 drivers
v00000203c47dfe40_0 .net "B", 31 0, L_00000203c4890650;  alias, 1 drivers
v00000203c47e0ac0_0 .net "M1_A1", 31 0, L_00000203c48a1a90;  1 drivers
v00000203c47e0e80_0 .net "M2_A2", 31 0, L_00000203c48a1f90;  1 drivers
v00000203c47defe0_0 .net "M3_M4", 31 0, L_00000203c48a3390;  1 drivers
v00000203c47e03e0_0 .net "M4_OUT", 31 0, L_00000203c48a3d90;  1 drivers
v00000203c47e0480_0 .var "Xn", 31 0;
L_00000203c48368a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e0520_0 .net/2u *"_ivl_14", 0 0, L_00000203c48368a8;  1 drivers
v00000203c47e0f20_0 .net *"_ivl_17", 30 0, L_00000203c48a11d0;  1 drivers
L_00000203c4836668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47df940_0 .net/2u *"_ivl_2", 0 0, L_00000203c4836668;  1 drivers
L_00000203c4836980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47dfd00_0 .net/2u *"_ivl_20", 0 0, L_00000203c4836980;  1 drivers
L_00000203c48369c8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47df800_0 .net/2u *"_ivl_22", 7 0, L_00000203c48369c8;  1 drivers
v00000203c47e0980_0 .net *"_ivl_25", 22 0, L_00000203c48a13b0;  1 drivers
v00000203c47dfda0_0 .net *"_ivl_31", 0 0, L_00000203c48a2850;  1 drivers
v00000203c47df8a0_0 .net *"_ivl_33", 0 0, L_00000203c48a00f0;  1 drivers
v00000203c47dfee0_0 .net *"_ivl_35", 30 0, L_00000203c48a0190;  1 drivers
v00000203c47e0fc0_0 .net *"_ivl_39", 0 0, L_00000203c48a3110;  1 drivers
L_00000203c48366b0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47df1c0_0 .net/2u *"_ivl_4", 7 0, L_00000203c48366b0;  1 drivers
v00000203c47e0660_0 .net *"_ivl_41", 7 0, L_00000203c48a3610;  1 drivers
L_00000203c4836c98 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47e0700_0 .net/2u *"_ivl_42", 7 0, L_00000203c4836c98;  1 drivers
v00000203c47def40_0 .net *"_ivl_44", 7 0, L_00000203c48a3890;  1 drivers
v00000203c47df260_0 .net *"_ivl_47", 7 0, L_00000203c48a39d0;  1 drivers
v00000203c47e07a0_0 .net *"_ivl_48", 7 0, L_00000203c48a28f0;  1 drivers
v00000203c47df300_0 .net *"_ivl_51", 22 0, L_00000203c48a4bf0;  1 drivers
v00000203c47df3a0_0 .net *"_ivl_7", 22 0, L_00000203c48a23f0;  1 drivers
v00000203c47e1560_0 .var/i "clk", 31 0;
v00000203c47e11a0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47e32c0_0 .var "divider_counter", 2 0;
L_00000203c4836590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e1ba0_0 .net "effective_enable", 0 0, L_00000203c4836590;  1 drivers
v00000203c47e2c80_0 .net "enable", 0 0, v00000203c47f24a0_0;  1 drivers
v00000203c47e3400_0 .var/i "index", 31 0;
v00000203c47e3220_0 .var "result", 31 0;
L_00000203c48a23f0 .part L_00000203c4890650, 0, 23;
L_00000203c48a0a50 .concat [ 23 8 1 0], L_00000203c48a23f0, L_00000203c48366b0, L_00000203c4836668;
L_00000203c48a11d0 .part L_00000203c48a1a90, 0, 31;
L_00000203c48a0e10 .concat [ 31 1 0 0], L_00000203c48a11d0, L_00000203c48368a8;
L_00000203c48a13b0 .part L_00000203c4890650, 0, 23;
L_00000203c48a1450 .concat [ 23 8 1 0], L_00000203c48a13b0, L_00000203c48369c8, L_00000203c4836980;
L_00000203c48a2850 .part L_00000203c48a1f90, 31, 1;
L_00000203c48a00f0 .reduce/nor L_00000203c48a2850;
L_00000203c48a0190 .part L_00000203c48a1f90, 0, 31;
L_00000203c48a02d0 .concat [ 31 1 0 0], L_00000203c48a0190, L_00000203c48a00f0;
L_00000203c48a3110 .part L_00000203c4890650, 31, 1;
L_00000203c48a3610 .part L_00000203c48a3390, 23, 8;
L_00000203c48a3890 .arith/sum 8, L_00000203c48a3610, L_00000203c4836c98;
L_00000203c48a39d0 .part L_00000203c4890650, 23, 8;
L_00000203c48a28f0 .arith/sub 8, L_00000203c48a3890, L_00000203c48a39d0;
L_00000203c48a4bf0 .part L_00000203c48a3390, 0, 23;
L_00000203c48a3430 .concat [ 23 8 1 0], L_00000203c48a4bf0, L_00000203c48a28f0, L_00000203c48a3110;
S_00000203c47d9e30 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_00000203c47d8850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463cfc0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4836860 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000203c47d2a00_0 .net "A", 31 0, L_00000203c4836860;  1 drivers
v00000203c47d2aa0_0 .net "A_Exponent", 7 0, L_00000203c48a0af0;  1 drivers
v00000203c47d4e40_0 .net "A_Mantissa", 23 0, L_00000203c48a1d10;  1 drivers
v00000203c47d4b20_0 .net "A_sign", 0 0, L_00000203c48a14f0;  1 drivers
v00000203c47d4a80_0 .var "A_swap", 31 0;
v00000203c47d48a0_0 .net "B", 31 0, L_00000203c48a0e10;  1 drivers
v00000203c47d50c0_0 .net "B_Exponent", 7 0, L_00000203c48a0870;  1 drivers
v00000203c47d52a0_0 .net "B_Mantissa", 23 0, L_00000203c48a0d70;  1 drivers
v00000203c47d6c40_0 .var "B_shifted_mantissa", 23 0;
v00000203c47d4c60_0 .net "B_sign", 0 0, L_00000203c48a0b90;  1 drivers
v00000203c47d5b60_0 .var "B_swap", 31 0;
v00000203c47d6060_0 .var "Exponent", 7 0;
v00000203c47d6ce0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4836740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d4bc0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836740;  1 drivers
L_00000203c48367d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d6f60_0 .net/2u *"_ivl_20", 0 0, L_00000203c48367d0;  1 drivers
v00000203c47d49e0_0 .net *"_ivl_23", 30 0, L_00000203c48a22b0;  1 drivers
L_00000203c4836818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d5980_0 .net/2u *"_ivl_26", 0 0, L_00000203c4836818;  1 drivers
v00000203c47d67e0_0 .net *"_ivl_29", 30 0, L_00000203c48a1950;  1 drivers
v00000203c47d5f20_0 .net *"_ivl_3", 22 0, L_00000203c48a09b0;  1 drivers
L_00000203c4836788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d4940_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836788;  1 drivers
v00000203c47d4d00_0 .net *"_ivl_9", 22 0, L_00000203c48a1db0;  1 drivers
v00000203c47d5020_0 .var "carry", 0 0;
v00000203c47d6e20_0 .net "comp", 0 0, v00000203c47d2780_0;  1 drivers
v00000203c47d5e80_0 .var "diff_Exponent", 7 0;
v00000203c47d5c00_0 .var/i "i", 31 0;
v00000203c47d5fc0_0 .var "result", 31 0;
E_00000203c463c2c0/0 .event anyedge, v00000203c47d2780_0, v00000203c47d2a00_0, v00000203c47d48a0_0, v00000203c47d2aa0_0;
E_00000203c463c2c0/1 .event anyedge, v00000203c47d50c0_0, v00000203c47d52a0_0, v00000203c47d5e80_0, v00000203c47d4b20_0;
E_00000203c463c2c0/2 .event anyedge, v00000203c47d4c60_0, v00000203c47d4e40_0, v00000203c47d6c40_0, v00000203c47d5020_0;
E_00000203c463c2c0/3 .event anyedge, v00000203c47d6ce0_0, v00000203c47d6060_0;
E_00000203c463c2c0 .event/or E_00000203c463c2c0/0, E_00000203c463c2c0/1, E_00000203c463c2c0/2, E_00000203c463c2c0/3;
L_00000203c48a09b0 .part v00000203c47d4a80_0, 0, 23;
L_00000203c48a1d10 .concat [ 23 1 0 0], L_00000203c48a09b0, L_00000203c4836740;
L_00000203c48a1db0 .part v00000203c47d5b60_0, 0, 23;
L_00000203c48a0d70 .concat [ 23 1 0 0], L_00000203c48a1db0, L_00000203c4836788;
L_00000203c48a0af0 .part v00000203c47d4a80_0, 23, 8;
L_00000203c48a0870 .part v00000203c47d5b60_0, 23, 8;
L_00000203c48a14f0 .part v00000203c47d4a80_0, 31, 1;
L_00000203c48a0b90 .part v00000203c47d5b60_0, 31, 1;
L_00000203c48a22b0 .part L_00000203c4836860, 0, 31;
L_00000203c48a05f0 .concat [ 31 1 0 0], L_00000203c48a22b0, L_00000203c48367d0;
L_00000203c48a1950 .part L_00000203c48a0e10, 0, 31;
L_00000203c48a1b30 .concat [ 31 1 0 0], L_00000203c48a1950, L_00000203c4836818;
S_00000203c47d9980 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47d9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47d4260_0 .net "A", 31 0, L_00000203c48a05f0;  1 drivers
v00000203c47d26e0_0 .net "B", 31 0, L_00000203c48a1b30;  1 drivers
v00000203c47d2780_0 .var "result", 0 0;
E_00000203c463d7c0 .event anyedge, v00000203c47d4260_0, v00000203c47d26e0_0, v00000203c47d2780_0;
S_00000203c47d8530 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_00000203c47d8850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463d3c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4836b30 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47d7000_0 .net "A", 31 0, L_00000203c4836b30;  1 drivers
v00000203c47d6100_0 .net "A_Exponent", 7 0, L_00000203c48a1810;  1 drivers
v00000203c47d5520_0 .net "A_Mantissa", 23 0, L_00000203c48a1310;  1 drivers
v00000203c47d4ee0_0 .net "A_sign", 0 0, L_00000203c48a2170;  1 drivers
v00000203c47d6ec0_0 .var "A_swap", 31 0;
v00000203c47d57a0_0 .net "B", 31 0, L_00000203c48a02d0;  1 drivers
v00000203c47d5700_0 .net "B_Exponent", 7 0, L_00000203c48a20d0;  1 drivers
v00000203c47d4f80_0 .net "B_Mantissa", 23 0, L_00000203c48a1770;  1 drivers
v00000203c47d5160_0 .var "B_shifted_mantissa", 23 0;
v00000203c47d5de0_0 .net "B_sign", 0 0, L_00000203c48a2530;  1 drivers
v00000203c47d5200_0 .var "B_swap", 31 0;
v00000203c47d62e0_0 .var "Exponent", 7 0;
v00000203c47d5340_0 .var "Temp_Mantissa", 23 0;
L_00000203c4836a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d61a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836a10;  1 drivers
L_00000203c4836aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d6ba0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4836aa0;  1 drivers
v00000203c47d53e0_0 .net *"_ivl_23", 30 0, L_00000203c48a25d0;  1 drivers
L_00000203c4836ae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47d6240_0 .net/2u *"_ivl_26", 0 0, L_00000203c4836ae8;  1 drivers
v00000203c47d55c0_0 .net *"_ivl_29", 30 0, L_00000203c48a27b0;  1 drivers
v00000203c47d6380_0 .net *"_ivl_3", 22 0, L_00000203c48a1130;  1 drivers
L_00000203c4836a58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d5480_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836a58;  1 drivers
v00000203c47d58e0_0 .net *"_ivl_9", 22 0, L_00000203c48a16d0;  1 drivers
v00000203c47d5a20_0 .var "carry", 0 0;
v00000203c47d6920_0 .net "comp", 0 0, v00000203c47d6d80_0;  1 drivers
v00000203c47d5660_0 .var "diff_Exponent", 7 0;
v00000203c47d5840_0 .var/i "i", 31 0;
v00000203c47d6420_0 .var "result", 31 0;
E_00000203c463ff40/0 .event anyedge, v00000203c47d6d80_0, v00000203c47d7000_0, v00000203c47d57a0_0, v00000203c47d6100_0;
E_00000203c463ff40/1 .event anyedge, v00000203c47d5700_0, v00000203c47d4f80_0, v00000203c47d5660_0, v00000203c47d4ee0_0;
E_00000203c463ff40/2 .event anyedge, v00000203c47d5de0_0, v00000203c47d5520_0, v00000203c47d5160_0, v00000203c47d5a20_0;
E_00000203c463ff40/3 .event anyedge, v00000203c47d5340_0, v00000203c47d62e0_0;
E_00000203c463ff40 .event/or E_00000203c463ff40/0, E_00000203c463ff40/1, E_00000203c463ff40/2, E_00000203c463ff40/3;
L_00000203c48a1130 .part v00000203c47d6ec0_0, 0, 23;
L_00000203c48a1310 .concat [ 23 1 0 0], L_00000203c48a1130, L_00000203c4836a10;
L_00000203c48a16d0 .part v00000203c47d5200_0, 0, 23;
L_00000203c48a1770 .concat [ 23 1 0 0], L_00000203c48a16d0, L_00000203c4836a58;
L_00000203c48a1810 .part v00000203c47d6ec0_0, 23, 8;
L_00000203c48a20d0 .part v00000203c47d5200_0, 23, 8;
L_00000203c48a2170 .part v00000203c47d6ec0_0, 31, 1;
L_00000203c48a2530 .part v00000203c47d5200_0, 31, 1;
L_00000203c48a25d0 .part L_00000203c4836b30, 0, 31;
L_00000203c48a2710 .concat [ 31 1 0 0], L_00000203c48a25d0, L_00000203c4836aa0;
L_00000203c48a27b0 .part L_00000203c48a02d0, 0, 31;
L_00000203c48a0730 .concat [ 31 1 0 0], L_00000203c48a27b0, L_00000203c4836ae8;
S_00000203c47d9020 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47d8530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47d4da0_0 .net "A", 31 0, L_00000203c48a2710;  1 drivers
v00000203c47d6b00_0 .net "B", 31 0, L_00000203c48a0730;  1 drivers
v00000203c47d6d80_0 .var "result", 0 0;
E_00000203c463f2c0 .event anyedge, v00000203c47d4da0_0, v00000203c47d6b00_0, v00000203c47d6d80_0;
S_00000203c47d86c0 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_00000203c47d8850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463fcc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47d5ac0_0 .net "A", 31 0, L_00000203c48a0a50;  1 drivers
v00000203c47d5ca0_0 .net "A_Exponent", 7 0, L_00000203c48a0230;  1 drivers
v00000203c47d64c0_0 .net "A_Mantissa", 23 0, L_00000203c48a0c30;  1 drivers
v00000203c47d5d40_0 .net "A_sign", 0 0, L_00000203c48a1ef0;  1 drivers
L_00000203c48366f8 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000203c47d6560_0 .net "B", 31 0, L_00000203c48366f8;  1 drivers
v00000203c47d6600_0 .net "B_Exponent", 7 0, L_00000203c48a1270;  1 drivers
v00000203c47d66a0_0 .net "B_Mantissa", 23 0, L_00000203c48a0cd0;  1 drivers
v00000203c47d6740_0 .net "B_sign", 0 0, L_00000203c48a0eb0;  1 drivers
v00000203c47d6880_0 .var "Exponent", 7 0;
v00000203c47d69c0_0 .var "Mantissa", 22 0;
v00000203c47d6a60_0 .var "Sign", 0 0;
v00000203c47d7460_0 .var "Temp_Exponent", 8 0;
v00000203c47d7280_0 .var "Temp_Mantissa", 47 0;
L_00000203c48365d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d71e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48365d8;  1 drivers
v00000203c47d7dc0_0 .net *"_ivl_3", 22 0, L_00000203c48a2210;  1 drivers
L_00000203c4836620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d7b40_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836620;  1 drivers
v00000203c47d76e0_0 .net *"_ivl_9", 22 0, L_00000203c48a0550;  1 drivers
v00000203c47d7320_0 .net "result", 31 0, L_00000203c48a1a90;  alias, 1 drivers
E_00000203c463f840/0 .event anyedge, v00000203c47d5ca0_0, v00000203c47d6600_0, v00000203c47d64c0_0, v00000203c47d66a0_0;
E_00000203c463f840/1 .event anyedge, v00000203c47d7280_0, v00000203c47d7460_0, v00000203c47d5d40_0, v00000203c47d6740_0;
E_00000203c463f840 .event/or E_00000203c463f840/0, E_00000203c463f840/1;
L_00000203c48a2210 .part L_00000203c48a0a50, 0, 23;
L_00000203c48a0c30 .concat [ 23 1 0 0], L_00000203c48a2210, L_00000203c48365d8;
L_00000203c48a0550 .part L_00000203c48366f8, 0, 23;
L_00000203c48a0cd0 .concat [ 23 1 0 0], L_00000203c48a0550, L_00000203c4836620;
L_00000203c48a0230 .part L_00000203c48a0a50, 23, 8;
L_00000203c48a1270 .part L_00000203c48366f8, 23, 8;
L_00000203c48a1ef0 .part L_00000203c48a0a50, 31, 1;
L_00000203c48a0eb0 .part L_00000203c48366f8, 31, 1;
L_00000203c48a1a90 .concat [ 23 8 1 0], v00000203c47d69c0_0, v00000203c47d6880_0, v00000203c47d6a60_0;
S_00000203c47d9340 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_00000203c47d8850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463f8c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47d7780_0 .net "A", 31 0, L_00000203c48a1450;  1 drivers
v00000203c47d73c0_0 .net "A_Exponent", 7 0, L_00000203c48a1090;  1 drivers
v00000203c47d7960_0 .net "A_Mantissa", 23 0, L_00000203c48a2350;  1 drivers
v00000203c47d7820_0 .net "A_sign", 0 0, L_00000203c48a19f0;  1 drivers
v00000203c47d75a0_0 .net "B", 31 0, v00000203c47e0480_0;  1 drivers
v00000203c47d7a00_0 .net "B_Exponent", 7 0, L_00000203c48a1590;  1 drivers
v00000203c47d7e60_0 .net "B_Mantissa", 23 0, L_00000203c48a0ff0;  1 drivers
v00000203c47d7500_0 .net "B_sign", 0 0, L_00000203c48a1bd0;  1 drivers
v00000203c47d7aa0_0 .var "Exponent", 7 0;
v00000203c47d7140_0 .var "Mantissa", 22 0;
v00000203c47d7640_0 .var "Sign", 0 0;
v00000203c47d78c0_0 .var "Temp_Exponent", 8 0;
v00000203c47d7be0_0 .var "Temp_Mantissa", 47 0;
L_00000203c48368f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d7c80_0 .net/2u *"_ivl_0", 0 0, L_00000203c48368f0;  1 drivers
v00000203c47d7d20_0 .net *"_ivl_3", 22 0, L_00000203c48a0f50;  1 drivers
L_00000203c4836938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47d7f00_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836938;  1 drivers
v00000203c47d70a0_0 .net *"_ivl_9", 22 0, L_00000203c48a2490;  1 drivers
v00000203c47dee00_0 .net "result", 31 0, L_00000203c48a1f90;  alias, 1 drivers
E_00000203c463fe40/0 .event anyedge, v00000203c47d73c0_0, v00000203c47d7a00_0, v00000203c47d7960_0, v00000203c47d7e60_0;
E_00000203c463fe40/1 .event anyedge, v00000203c47d7be0_0, v00000203c47d78c0_0, v00000203c47d7820_0, v00000203c47d7500_0;
E_00000203c463fe40 .event/or E_00000203c463fe40/0, E_00000203c463fe40/1;
L_00000203c48a0f50 .part L_00000203c48a1450, 0, 23;
L_00000203c48a2350 .concat [ 23 1 0 0], L_00000203c48a0f50, L_00000203c48368f0;
L_00000203c48a2490 .part v00000203c47e0480_0, 0, 23;
L_00000203c48a0ff0 .concat [ 23 1 0 0], L_00000203c48a2490, L_00000203c4836938;
L_00000203c48a1090 .part L_00000203c48a1450, 23, 8;
L_00000203c48a1590 .part v00000203c47e0480_0, 23, 8;
L_00000203c48a19f0 .part L_00000203c48a1450, 31, 1;
L_00000203c48a1bd0 .part v00000203c47e0480_0, 31, 1;
L_00000203c48a1f90 .concat [ 23 8 1 0], v00000203c47d7140_0, v00000203c47d7aa0_0, v00000203c47d7640_0;
S_00000203c47d9b10 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_00000203c47d8850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c463fe80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47dff80_0 .net "A", 31 0, v00000203c47e0480_0;  alias, 1 drivers
v00000203c47df6c0_0 .net "A_Exponent", 7 0, L_00000203c48a4f10;  1 drivers
v00000203c47de9a0_0 .net "A_Mantissa", 23 0, L_00000203c48a0410;  1 drivers
v00000203c47e0020_0 .net "A_sign", 0 0, L_00000203c48a4290;  1 drivers
v00000203c47e0c00_0 .net "B", 31 0, v00000203c47d6420_0;  alias, 1 drivers
v00000203c47df440_0 .net "B_Exponent", 7 0, L_00000203c48a3ed0;  1 drivers
v00000203c47e05c0_0 .net "B_Mantissa", 23 0, L_00000203c48a46f0;  1 drivers
v00000203c47df9e0_0 .net "B_sign", 0 0, L_00000203c48a40b0;  1 drivers
v00000203c47e1060_0 .var "Exponent", 7 0;
v00000203c47dfa80_0 .var "Mantissa", 22 0;
v00000203c47e00c0_0 .var "Sign", 0 0;
v00000203c47e0a20_0 .var "Temp_Exponent", 8 0;
v00000203c47ded60_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47dfb20_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836b78;  1 drivers
v00000203c47df580_0 .net *"_ivl_3", 22 0, L_00000203c48a07d0;  1 drivers
L_00000203c4836bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47de900_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836bc0;  1 drivers
v00000203c47e0b60_0 .net *"_ivl_9", 22 0, L_00000203c48a04b0;  1 drivers
v00000203c47e0ca0_0 .net "result", 31 0, L_00000203c48a3390;  alias, 1 drivers
E_00000203c4640240/0 .event anyedge, v00000203c47df6c0_0, v00000203c47df440_0, v00000203c47de9a0_0, v00000203c47e05c0_0;
E_00000203c4640240/1 .event anyedge, v00000203c47ded60_0, v00000203c47e0a20_0, v00000203c47e0020_0, v00000203c47df9e0_0;
E_00000203c4640240 .event/or E_00000203c4640240/0, E_00000203c4640240/1;
L_00000203c48a07d0 .part v00000203c47e0480_0, 0, 23;
L_00000203c48a0410 .concat [ 23 1 0 0], L_00000203c48a07d0, L_00000203c4836b78;
L_00000203c48a04b0 .part v00000203c47d6420_0, 0, 23;
L_00000203c48a46f0 .concat [ 23 1 0 0], L_00000203c48a04b0, L_00000203c4836bc0;
L_00000203c48a4f10 .part v00000203c47e0480_0, 23, 8;
L_00000203c48a3ed0 .part v00000203c47d6420_0, 23, 8;
L_00000203c48a4290 .part v00000203c47e0480_0, 31, 1;
L_00000203c48a40b0 .part v00000203c47d6420_0, 31, 1;
L_00000203c48a3390 .concat [ 23 8 1 0], v00000203c47dfa80_0, v00000203c47e1060_0, v00000203c47e00c0_0;
S_00000203c47fd500 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_00000203c47d8850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4640a80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47df080_0 .net "A", 31 0, v00000203c47eca00_0;  alias, 1 drivers
v00000203c47deae0_0 .net "A_Exponent", 7 0, L_00000203c48a31b0;  1 drivers
v00000203c47df4e0_0 .net "A_Mantissa", 23 0, L_00000203c48a41f0;  1 drivers
v00000203c47df760_0 .net "A_sign", 0 0, L_00000203c48a3070;  1 drivers
v00000203c47dfbc0_0 .net "B", 31 0, L_00000203c48a3430;  1 drivers
v00000203c47e0840_0 .net "B_Exponent", 7 0, L_00000203c48a3c50;  1 drivers
v00000203c47e0160_0 .net "B_Mantissa", 23 0, L_00000203c48a4790;  1 drivers
v00000203c47dea40_0 .net "B_sign", 0 0, L_00000203c48a3f70;  1 drivers
v00000203c47e08e0_0 .var "Exponent", 7 0;
v00000203c47df120_0 .var "Mantissa", 22 0;
v00000203c47e0200_0 .var "Sign", 0 0;
v00000203c47e0d40_0 .var "Temp_Exponent", 8 0;
v00000203c47deb80_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836c08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47dec20_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836c08;  1 drivers
v00000203c47e02a0_0 .net *"_ivl_3", 22 0, L_00000203c48a3bb0;  1 drivers
L_00000203c4836c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47decc0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836c50;  1 drivers
v00000203c47dfc60_0 .net *"_ivl_9", 22 0, L_00000203c48a4d30;  1 drivers
v00000203c47e0340_0 .net "result", 31 0, L_00000203c48a3d90;  alias, 1 drivers
E_00000203c4640380/0 .event anyedge, v00000203c47deae0_0, v00000203c47e0840_0, v00000203c47df4e0_0, v00000203c47e0160_0;
E_00000203c4640380/1 .event anyedge, v00000203c47deb80_0, v00000203c47e0d40_0, v00000203c47df760_0, v00000203c47dea40_0;
E_00000203c4640380 .event/or E_00000203c4640380/0, E_00000203c4640380/1;
L_00000203c48a3bb0 .part v00000203c47eca00_0, 0, 23;
L_00000203c48a41f0 .concat [ 23 1 0 0], L_00000203c48a3bb0, L_00000203c4836c08;
L_00000203c48a4d30 .part L_00000203c48a3430, 0, 23;
L_00000203c48a4790 .concat [ 23 1 0 0], L_00000203c48a4d30, L_00000203c4836c50;
L_00000203c48a31b0 .part v00000203c47eca00_0, 23, 8;
L_00000203c48a3c50 .part L_00000203c48a3430, 23, 8;
L_00000203c48a3070 .part v00000203c47eca00_0, 31, 1;
L_00000203c48a3f70 .part L_00000203c48a3430, 31, 1;
L_00000203c48a3d90 .concat [ 23 8 1 0], v00000203c47df120_0, v00000203c47e08e0_0, v00000203c47e0200_0;
S_00000203c47fd690 .scope module, "E1" "ieee754_natural_exponential" 4 387, 5 297 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4640440 .param/l "ITER" 0 5 297, +C4<00000000000000000000000000001010>;
v00000203c47ed680_0 .net "A", 31 0, v00000203c47f1dc0_0;  alias, 1 drivers
v00000203c47ecdc0_0 .net "A1_M2", 31 0, v00000203c47e16a0_0;  1 drivers
v00000203c47eb240_0 .net "A2_OUT", 31 0, v00000203c47e5520_0;  1 drivers
v00000203c47ebe20_0 .net "D1_A2", 31 0, v00000203c47e8ae0_0;  1 drivers
v00000203c47ebec0_0 .net "M1_D1", 31 0, L_00000203c489ce50;  1 drivers
v00000203c47eba60_0 .net "M2_D1", 31 0, L_00000203c489c810;  1 drivers
v00000203c47ec280_0 .var/i "clk", 31 0;
v00000203c47eb880_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47ed720_0 .var "div_enable", 0 0;
v00000203c47ec8c0_0 .var "fatorial_count", 31 0;
v00000203c47ebba0_0 .var "fatorial_mul", 31 0;
v00000203c47ebf60_0 .var/i "index_division", 31 0;
v00000203c47ed040_0 .var/i "index_fatorial", 31 0;
v00000203c47ec000_0 .var "natural_exponential_counter", 2 0;
v00000203c47ecf00_0 .var "natural_exponential_sum", 31 0;
v00000203c47ecd20_0 .var "pontential_mul", 31 0;
v00000203c47eca00_0 .var "result", 31 0;
S_00000203c47fd820 .scope module, "A1" "ieee754_adder" 5 317, 5 61 0, S_00000203c47fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46407c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4835c90 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47e1a60_0 .net "A", 31 0, L_00000203c4835c90;  1 drivers
v00000203c47e3360_0 .net "A_Exponent", 7 0, L_00000203c489cd10;  1 drivers
v00000203c47e34a0_0 .net "A_Mantissa", 23 0, L_00000203c489bd70;  1 drivers
v00000203c47e2f00_0 .net "A_sign", 0 0, L_00000203c489c6d0;  1 drivers
v00000203c47e1d80_0 .var "A_swap", 31 0;
v00000203c47e2a00_0 .net "B", 31 0, v00000203c47ec8c0_0;  1 drivers
v00000203c47e2b40_0 .net "B_Exponent", 7 0, L_00000203c489b9b0;  1 drivers
v00000203c47e2e60_0 .net "B_Mantissa", 23 0, L_00000203c489d7b0;  1 drivers
v00000203c47e2aa0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47e1920_0 .net "B_sign", 0 0, L_00000203c489b870;  1 drivers
v00000203c47e1600_0 .var "B_swap", 31 0;
v00000203c47e3040_0 .var "Exponent", 7 0;
v00000203c47e2780_0 .var "Temp_Mantissa", 23 0;
L_00000203c4835b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e1240_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835b70;  1 drivers
L_00000203c4835c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e12e0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835c00;  1 drivers
v00000203c47e19c0_0 .net *"_ivl_23", 30 0, L_00000203c489c450;  1 drivers
L_00000203c4835c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e2820_0 .net/2u *"_ivl_26", 0 0, L_00000203c4835c48;  1 drivers
v00000203c47e2460_0 .net *"_ivl_29", 30 0, L_00000203c489b690;  1 drivers
v00000203c47e28c0_0 .net *"_ivl_3", 22 0, L_00000203c489d5d0;  1 drivers
L_00000203c4835bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e2320_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835bb8;  1 drivers
v00000203c47e1f60_0 .net *"_ivl_9", 22 0, L_00000203c489cb30;  1 drivers
v00000203c47e3860_0 .var "carry", 0 0;
v00000203c47e23c0_0 .net "comp", 0 0, v00000203c47e1880_0;  1 drivers
v00000203c47e2be0_0 .var "diff_Exponent", 7 0;
v00000203c47e3540_0 .var/i "i", 31 0;
v00000203c47e16a0_0 .var "result", 31 0;
E_00000203c4641cc0/0 .event anyedge, v00000203c47e1880_0, v00000203c47e1a60_0, v00000203c47e2a00_0, v00000203c47e3360_0;
E_00000203c4641cc0/1 .event anyedge, v00000203c47e2b40_0, v00000203c47e2e60_0, v00000203c47e2be0_0, v00000203c47e2f00_0;
E_00000203c4641cc0/2 .event anyedge, v00000203c47e1920_0, v00000203c47e34a0_0, v00000203c47e2aa0_0, v00000203c47e3860_0;
E_00000203c4641cc0/3 .event anyedge, v00000203c47e2780_0, v00000203c47e3040_0;
E_00000203c4641cc0 .event/or E_00000203c4641cc0/0, E_00000203c4641cc0/1, E_00000203c4641cc0/2, E_00000203c4641cc0/3;
L_00000203c489d5d0 .part v00000203c47e1d80_0, 0, 23;
L_00000203c489bd70 .concat [ 23 1 0 0], L_00000203c489d5d0, L_00000203c4835b70;
L_00000203c489cb30 .part v00000203c47e1600_0, 0, 23;
L_00000203c489d7b0 .concat [ 23 1 0 0], L_00000203c489cb30, L_00000203c4835bb8;
L_00000203c489cd10 .part v00000203c47e1d80_0, 23, 8;
L_00000203c489b9b0 .part v00000203c47e1600_0, 23, 8;
L_00000203c489c6d0 .part v00000203c47e1d80_0, 31, 1;
L_00000203c489b870 .part v00000203c47e1600_0, 31, 1;
L_00000203c489c450 .part L_00000203c4835c90, 0, 31;
L_00000203c489c770 .concat [ 31 1 0 0], L_00000203c489c450, L_00000203c4835c00;
L_00000203c489b690 .part v00000203c47ec8c0_0, 0, 31;
L_00000203c489c130 .concat [ 31 1 0 0], L_00000203c489b690, L_00000203c4835c48;
S_00000203c47fc0b0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47fd820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47e1100_0 .net "A", 31 0, L_00000203c489c770;  1 drivers
v00000203c47e2280_0 .net "B", 31 0, L_00000203c489c130;  1 drivers
v00000203c47e1880_0 .var "result", 0 0;
E_00000203c4641ec0 .event anyedge, v00000203c47e1100_0, v00000203c47e2280_0, v00000203c47e1880_0;
S_00000203c47fd9b0 .scope module, "A2" "ieee754_adder" 5 340, 5 61 0, S_00000203c47fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4641fc0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47e2fa0_0 .net "A", 31 0, v00000203c47e8ae0_0;  alias, 1 drivers
v00000203c47e1c40_0 .net "A_Exponent", 7 0, L_00000203c48a0370;  1 drivers
v00000203c47e1420_0 .net "A_Mantissa", 23 0, L_00000203c489f150;  1 drivers
v00000203c47e2640_0 .net "A_sign", 0 0, L_00000203c48a2030;  1 drivers
v00000203c47e17e0_0 .var "A_swap", 31 0;
v00000203c47e2d20_0 .net "B", 31 0, v00000203c47ecf00_0;  1 drivers
v00000203c47e2dc0_0 .net "B_Exponent", 7 0, L_00000203c48a0910;  1 drivers
v00000203c47e35e0_0 .net "B_Mantissa", 23 0, L_00000203c48a18b0;  1 drivers
v00000203c47e1b00_0 .var "B_shifted_mantissa", 23 0;
v00000203c47e30e0_0 .net "B_sign", 0 0, L_00000203c48a0690;  1 drivers
v00000203c47e14c0_0 .var "B_swap", 31 0;
v00000203c47e3180_0 .var "Exponent", 7 0;
v00000203c47e1ce0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4836470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e1740_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836470;  1 drivers
L_00000203c4836500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e3680_0 .net/2u *"_ivl_20", 0 0, L_00000203c4836500;  1 drivers
v00000203c47e3720_0 .net *"_ivl_23", 30 0, L_00000203c48a1630;  1 drivers
L_00000203c4836548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e37c0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4836548;  1 drivers
v00000203c47e1ec0_0 .net *"_ivl_29", 30 0, L_00000203c48a1c70;  1 drivers
v00000203c47e2000_0 .net *"_ivl_3", 22 0, L_00000203c489f0b0;  1 drivers
L_00000203c48364b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e20a0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48364b8;  1 drivers
v00000203c47e2140_0 .net *"_ivl_9", 22 0, L_00000203c489f3d0;  1 drivers
v00000203c47e21e0_0 .var "carry", 0 0;
v00000203c47e2500_0 .net "comp", 0 0, v00000203c47e1380_0;  1 drivers
v00000203c47e25a0_0 .var "diff_Exponent", 7 0;
v00000203c47e26e0_0 .var/i "i", 31 0;
v00000203c47e5520_0 .var "result", 31 0;
E_00000203c4642000/0 .event anyedge, v00000203c47e1380_0, v00000203c47e2fa0_0, v00000203c47e2d20_0, v00000203c47e1c40_0;
E_00000203c4642000/1 .event anyedge, v00000203c47e2dc0_0, v00000203c47e35e0_0, v00000203c47e25a0_0, v00000203c47e2640_0;
E_00000203c4642000/2 .event anyedge, v00000203c47e30e0_0, v00000203c47e1420_0, v00000203c47e1b00_0, v00000203c47e21e0_0;
E_00000203c4642000/3 .event anyedge, v00000203c47e1ce0_0, v00000203c47e3180_0;
E_00000203c4642000 .event/or E_00000203c4642000/0, E_00000203c4642000/1, E_00000203c4642000/2, E_00000203c4642000/3;
L_00000203c489f0b0 .part v00000203c47e17e0_0, 0, 23;
L_00000203c489f150 .concat [ 23 1 0 0], L_00000203c489f0b0, L_00000203c4836470;
L_00000203c489f3d0 .part v00000203c47e14c0_0, 0, 23;
L_00000203c48a18b0 .concat [ 23 1 0 0], L_00000203c489f3d0, L_00000203c48364b8;
L_00000203c48a0370 .part v00000203c47e17e0_0, 23, 8;
L_00000203c48a0910 .part v00000203c47e14c0_0, 23, 8;
L_00000203c48a2030 .part v00000203c47e17e0_0, 31, 1;
L_00000203c48a0690 .part v00000203c47e14c0_0, 31, 1;
L_00000203c48a1630 .part v00000203c47e8ae0_0, 0, 31;
L_00000203c48a1e50 .concat [ 31 1 0 0], L_00000203c48a1630, L_00000203c4836500;
L_00000203c48a1c70 .part v00000203c47ecf00_0, 0, 31;
L_00000203c48a2670 .concat [ 31 1 0 0], L_00000203c48a1c70, L_00000203c4836548;
S_00000203c47fc880 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47fd9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47e2960_0 .net "A", 31 0, L_00000203c48a1e50;  1 drivers
v00000203c47e1e20_0 .net "B", 31 0, L_00000203c48a2670;  1 drivers
v00000203c47e1380_0 .var "result", 0 0;
E_00000203c4641800 .event anyedge, v00000203c47e2960_0, v00000203c47e1e20_0, v00000203c47e1380_0;
S_00000203c47fc560 .scope module, "D1" "ieee754_divider" 5 332, 5 180 0, S_00000203c47fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000203c47c72e0 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_00000203c47c7318 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_00000203c46c96e0 .functor BUFZ 1, v00000203c47ed720_0, C4<0>, C4<0>, C4<0>;
v00000203c47e8900_0 .net "A", 31 0, L_00000203c489ce50;  alias, 1 drivers
v00000203c47e99e0_0 .net "A1_Xn", 31 0, v00000203c47e4bc0_0;  1 drivers
v00000203c47eb060_0 .net "A2_M3", 31 0, v00000203c47e6060_0;  1 drivers
v00000203c47ea3e0_0 .net "B", 31 0, L_00000203c489c810;  alias, 1 drivers
v00000203c47eaa20_0 .net "M1_A1", 31 0, L_00000203c489d030;  1 drivers
v00000203c47e9e40_0 .net "M2_A2", 31 0, L_00000203c489ee30;  1 drivers
v00000203c47eae80_0 .net "M3_M4", 31 0, L_00000203c489ef70;  1 drivers
v00000203c47ea480_0 .net "M4_OUT", 31 0, L_00000203c489e2f0;  1 drivers
v00000203c47eaca0_0 .var "Xn", 31 0;
L_00000203c4836038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e9f80_0 .net/2u *"_ivl_14", 0 0, L_00000203c4836038;  1 drivers
v00000203c47eaac0_0 .net *"_ivl_17", 30 0, L_00000203c489eb10;  1 drivers
L_00000203c4835df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ead40_0 .net/2u *"_ivl_2", 0 0, L_00000203c4835df8;  1 drivers
L_00000203c4836110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47eafc0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4836110;  1 drivers
L_00000203c4836158 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47eab60_0 .net/2u *"_ivl_22", 7 0, L_00000203c4836158;  1 drivers
v00000203c47e8fe0_0 .net *"_ivl_25", 22 0, L_00000203c489f290;  1 drivers
v00000203c47ea340_0 .net *"_ivl_31", 0 0, L_00000203c489f790;  1 drivers
v00000203c47e9d00_0 .net *"_ivl_33", 0 0, L_00000203c489f8d0;  1 drivers
v00000203c47e9440_0 .net *"_ivl_35", 30 0, L_00000203c489dad0;  1 drivers
v00000203c47e9b20_0 .net *"_ivl_39", 0 0, L_00000203c489e390;  1 drivers
L_00000203c4835e40 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47e9a80_0 .net/2u *"_ivl_4", 7 0, L_00000203c4835e40;  1 drivers
v00000203c47e8cc0_0 .net *"_ivl_41", 7 0, L_00000203c489e610;  1 drivers
L_00000203c4836428 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47ea020_0 .net/2u *"_ivl_42", 7 0, L_00000203c4836428;  1 drivers
v00000203c47e9120_0 .net *"_ivl_44", 7 0, L_00000203c489e750;  1 drivers
v00000203c47ea0c0_0 .net *"_ivl_47", 7 0, L_00000203c489e7f0;  1 drivers
v00000203c47ea660_0 .net *"_ivl_48", 7 0, L_00000203c489e890;  1 drivers
v00000203c47ea2a0_0 .net *"_ivl_51", 22 0, L_00000203c489e930;  1 drivers
v00000203c47e9760_0 .net *"_ivl_7", 22 0, L_00000203c489b370;  1 drivers
v00000203c47e8e00_0 .var/i "clk", 31 0;
v00000203c47ea840_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47e9940_0 .var "divider_counter", 2 0;
v00000203c47ea980_0 .net "effective_enable", 0 0, L_00000203c46c96e0;  1 drivers
v00000203c47e89a0_0 .net "enable", 0 0, v00000203c47ed720_0;  1 drivers
v00000203c47ea8e0_0 .var/i "index", 31 0;
v00000203c47e8ae0_0 .var "result", 31 0;
L_00000203c489b370 .part L_00000203c489c810, 0, 23;
L_00000203c489bf50 .concat [ 23 8 1 0], L_00000203c489b370, L_00000203c4835e40, L_00000203c4835df8;
L_00000203c489eb10 .part L_00000203c489d030, 0, 31;
L_00000203c489dcb0 .concat [ 31 1 0 0], L_00000203c489eb10, L_00000203c4836038;
L_00000203c489f290 .part L_00000203c489c810, 0, 23;
L_00000203c489f5b0 .concat [ 23 8 1 0], L_00000203c489f290, L_00000203c4836158, L_00000203c4836110;
L_00000203c489f790 .part L_00000203c489ee30, 31, 1;
L_00000203c489f8d0 .reduce/nor L_00000203c489f790;
L_00000203c489dad0 .part L_00000203c489ee30, 0, 31;
L_00000203c489d990 .concat [ 31 1 0 0], L_00000203c489dad0, L_00000203c489f8d0;
L_00000203c489e390 .part L_00000203c489c810, 31, 1;
L_00000203c489e610 .part L_00000203c489ef70, 23, 8;
L_00000203c489e750 .arith/sum 8, L_00000203c489e610, L_00000203c4836428;
L_00000203c489e7f0 .part L_00000203c489c810, 23, 8;
L_00000203c489e890 .arith/sub 8, L_00000203c489e750, L_00000203c489e7f0;
L_00000203c489e930 .part L_00000203c489ef70, 0, 23;
L_00000203c489f010 .concat [ 23 8 1 0], L_00000203c489e930, L_00000203c489e890, L_00000203c489e390;
S_00000203c47fdb40 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_00000203c47fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4641f80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4835ff0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000203c47e5200_0 .net "A", 31 0, L_00000203c4835ff0;  1 drivers
v00000203c47e3ea0_0 .net "A_Exponent", 7 0, L_00000203c489b4b0;  1 drivers
v00000203c47e4120_0 .net "A_Mantissa", 23 0, L_00000203c489d2b0;  1 drivers
v00000203c47e4b20_0 .net "A_sign", 0 0, L_00000203c489f6f0;  1 drivers
v00000203c47e46c0_0 .var "A_swap", 31 0;
v00000203c47e3cc0_0 .net "B", 31 0, L_00000203c489dcb0;  1 drivers
v00000203c47e4ee0_0 .net "B_Exponent", 7 0, L_00000203c489fe70;  1 drivers
v00000203c47e4080_0 .net "B_Mantissa", 23 0, L_00000203c489d3f0;  1 drivers
v00000203c47e4e40_0 .var "B_shifted_mantissa", 23 0;
v00000203c47e3fe0_0 .net "B_sign", 0 0, L_00000203c489f970;  1 drivers
v00000203c47e5ac0_0 .var "B_swap", 31 0;
v00000203c47e41c0_0 .var "Exponent", 7 0;
v00000203c47e4940_0 .var "Temp_Mantissa", 23 0;
L_00000203c4835ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e3b80_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835ed0;  1 drivers
L_00000203c4835f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e5e80_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835f60;  1 drivers
v00000203c47e4800_0 .net *"_ivl_23", 30 0, L_00000203c489fa10;  1 drivers
L_00000203c4835fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e4760_0 .net/2u *"_ivl_26", 0 0, L_00000203c4835fa8;  1 drivers
v00000203c47e5f20_0 .net *"_ivl_29", 30 0, L_00000203c489e570;  1 drivers
v00000203c47e4f80_0 .net *"_ivl_3", 22 0, L_00000203c489c090;  1 drivers
L_00000203c4835f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e5020_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835f18;  1 drivers
v00000203c47e39a0_0 .net *"_ivl_9", 22 0, L_00000203c489d0d0;  1 drivers
v00000203c47e55c0_0 .var "carry", 0 0;
v00000203c47e43a0_0 .net "comp", 0 0, v00000203c47e5b60_0;  1 drivers
v00000203c47e4260_0 .var "diff_Exponent", 7 0;
v00000203c47e49e0_0 .var/i "i", 31 0;
v00000203c47e4bc0_0 .var "result", 31 0;
E_00000203c4642180/0 .event anyedge, v00000203c47e5b60_0, v00000203c47e5200_0, v00000203c47e3cc0_0, v00000203c47e3ea0_0;
E_00000203c4642180/1 .event anyedge, v00000203c47e4ee0_0, v00000203c47e4080_0, v00000203c47e4260_0, v00000203c47e4b20_0;
E_00000203c4642180/2 .event anyedge, v00000203c47e3fe0_0, v00000203c47e4120_0, v00000203c47e4e40_0, v00000203c47e55c0_0;
E_00000203c4642180/3 .event anyedge, v00000203c47e4940_0, v00000203c47e41c0_0;
E_00000203c4642180 .event/or E_00000203c4642180/0, E_00000203c4642180/1, E_00000203c4642180/2, E_00000203c4642180/3;
L_00000203c489c090 .part v00000203c47e46c0_0, 0, 23;
L_00000203c489d2b0 .concat [ 23 1 0 0], L_00000203c489c090, L_00000203c4835ed0;
L_00000203c489d0d0 .part v00000203c47e5ac0_0, 0, 23;
L_00000203c489d3f0 .concat [ 23 1 0 0], L_00000203c489d0d0, L_00000203c4835f18;
L_00000203c489b4b0 .part v00000203c47e46c0_0, 23, 8;
L_00000203c489fe70 .part v00000203c47e5ac0_0, 23, 8;
L_00000203c489f6f0 .part v00000203c47e46c0_0, 31, 1;
L_00000203c489f970 .part v00000203c47e5ac0_0, 31, 1;
L_00000203c489fa10 .part L_00000203c4835ff0, 0, 31;
L_00000203c489f1f0 .concat [ 31 1 0 0], L_00000203c489fa10, L_00000203c4835f60;
L_00000203c489e570 .part L_00000203c489dcb0, 0, 31;
L_00000203c489e070 .concat [ 31 1 0 0], L_00000203c489e570, L_00000203c4835fa8;
S_00000203c47fdcd0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47fdb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47e4620_0 .net "A", 31 0, L_00000203c489f1f0;  1 drivers
v00000203c47e50c0_0 .net "B", 31 0, L_00000203c489e070;  1 drivers
v00000203c47e5b60_0 .var "result", 0 0;
E_00000203c4642540 .event anyedge, v00000203c47e4620_0, v00000203c47e50c0_0, v00000203c47e5b60_0;
S_00000203c47fca10 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_00000203c47fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46430c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c48362c0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47e4300_0 .net "A", 31 0, L_00000203c48362c0;  1 drivers
v00000203c47e5ca0_0 .net "A_Exponent", 7 0, L_00000203c489f650;  1 drivers
v00000203c47e58e0_0 .net "A_Mantissa", 23 0, L_00000203c489e6b0;  1 drivers
v00000203c47e5fc0_0 .net "A_sign", 0 0, L_00000203c489fd30;  1 drivers
v00000203c47e3e00_0 .var "A_swap", 31 0;
v00000203c47e52a0_0 .net "B", 31 0, L_00000203c489d990;  1 drivers
v00000203c47e5160_0 .net "B_Exponent", 7 0, L_00000203c489f830;  1 drivers
v00000203c47e48a0_0 .net "B_Mantissa", 23 0, L_00000203c489f510;  1 drivers
v00000203c47e4a80_0 .var "B_shifted_mantissa", 23 0;
v00000203c47e3900_0 .net "B_sign", 0 0, L_00000203c489de90;  1 drivers
v00000203c47e4c60_0 .var "B_swap", 31 0;
v00000203c47e4440_0 .var "Exponent", 7 0;
v00000203c47e5660_0 .var "Temp_Mantissa", 23 0;
L_00000203c48361a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e5340_0 .net/2u *"_ivl_0", 0 0, L_00000203c48361a0;  1 drivers
L_00000203c4836230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e5700_0 .net/2u *"_ivl_20", 0 0, L_00000203c4836230;  1 drivers
v00000203c47e44e0_0 .net *"_ivl_23", 30 0, L_00000203c489e9d0;  1 drivers
L_00000203c4836278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47e5c00_0 .net/2u *"_ivl_26", 0 0, L_00000203c4836278;  1 drivers
v00000203c47e57a0_0 .net *"_ivl_29", 30 0, L_00000203c489ebb0;  1 drivers
v00000203c47e5980_0 .net *"_ivl_3", 22 0, L_00000203c489f330;  1 drivers
L_00000203c48361e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e53e0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48361e8;  1 drivers
v00000203c47e5a20_0 .net *"_ivl_9", 22 0, L_00000203c489d8f0;  1 drivers
v00000203c47e4d00_0 .var "carry", 0 0;
v00000203c47e4da0_0 .net "comp", 0 0, v00000203c47e5840_0;  1 drivers
v00000203c47e5d40_0 .var "diff_Exponent", 7 0;
v00000203c47e5de0_0 .var/i "i", 31 0;
v00000203c47e6060_0 .var "result", 31 0;
E_00000203c4642700/0 .event anyedge, v00000203c47e5840_0, v00000203c47e4300_0, v00000203c47e52a0_0, v00000203c47e5ca0_0;
E_00000203c4642700/1 .event anyedge, v00000203c47e5160_0, v00000203c47e48a0_0, v00000203c47e5d40_0, v00000203c47e5fc0_0;
E_00000203c4642700/2 .event anyedge, v00000203c47e3900_0, v00000203c47e58e0_0, v00000203c47e4a80_0, v00000203c47e4d00_0;
E_00000203c4642700/3 .event anyedge, v00000203c47e5660_0, v00000203c47e4440_0;
E_00000203c4642700 .event/or E_00000203c4642700/0, E_00000203c4642700/1, E_00000203c4642700/2, E_00000203c4642700/3;
L_00000203c489f330 .part v00000203c47e3e00_0, 0, 23;
L_00000203c489e6b0 .concat [ 23 1 0 0], L_00000203c489f330, L_00000203c48361a0;
L_00000203c489d8f0 .part v00000203c47e4c60_0, 0, 23;
L_00000203c489f510 .concat [ 23 1 0 0], L_00000203c489d8f0, L_00000203c48361e8;
L_00000203c489f650 .part v00000203c47e3e00_0, 23, 8;
L_00000203c489f830 .part v00000203c47e4c60_0, 23, 8;
L_00000203c489fd30 .part v00000203c47e3e00_0, 31, 1;
L_00000203c489de90 .part v00000203c47e4c60_0, 31, 1;
L_00000203c489e9d0 .part L_00000203c48362c0, 0, 31;
L_00000203c489ff10 .concat [ 31 1 0 0], L_00000203c489e9d0, L_00000203c4836230;
L_00000203c489ebb0 .part L_00000203c489d990, 0, 31;
L_00000203c489e1b0 .concat [ 31 1 0 0], L_00000203c489ebb0, L_00000203c4836278;
S_00000203c47fcba0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c47fca10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47e5480_0 .net "A", 31 0, L_00000203c489ff10;  1 drivers
v00000203c47e4580_0 .net "B", 31 0, L_00000203c489e1b0;  1 drivers
v00000203c47e5840_0 .var "result", 0 0;
E_00000203c4642740 .event anyedge, v00000203c47e5480_0, v00000203c47e4580_0, v00000203c47e5840_0;
S_00000203c47fde60 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_00000203c47fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4642980 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47e3a40_0 .net "A", 31 0, L_00000203c489bf50;  1 drivers
v00000203c47e3f40_0 .net "A_Exponent", 7 0, L_00000203c489b2d0;  1 drivers
v00000203c47e3ae0_0 .net "A_Mantissa", 23 0, L_00000203c489c1d0;  1 drivers
v00000203c47e3c20_0 .net "A_sign", 0 0, L_00000203c489d350;  1 drivers
L_00000203c4835e88 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000203c47e3d60_0 .net "B", 31 0, L_00000203c4835e88;  1 drivers
v00000203c47e61a0_0 .net "B_Exponent", 7 0, L_00000203c489cf90;  1 drivers
v00000203c47e8680_0 .net "B_Mantissa", 23 0, L_00000203c489be10;  1 drivers
v00000203c47e8400_0 .net "B_sign", 0 0, L_00000203c489b410;  1 drivers
v00000203c47e7460_0 .var "Exponent", 7 0;
v00000203c47e6100_0 .var "Mantissa", 22 0;
v00000203c47e7aa0_0 .var "Sign", 0 0;
v00000203c47e6f60_0 .var "Temp_Exponent", 8 0;
v00000203c47e8860_0 .var "Temp_Mantissa", 47 0;
L_00000203c4835d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e80e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835d68;  1 drivers
v00000203c47e7b40_0 .net *"_ivl_3", 22 0, L_00000203c489b910;  1 drivers
L_00000203c4835db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e6ba0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835db0;  1 drivers
v00000203c47e6420_0 .net *"_ivl_9", 22 0, L_00000203c489c9f0;  1 drivers
v00000203c47e6d80_0 .net "result", 31 0, L_00000203c489d030;  alias, 1 drivers
E_00000203c46438c0/0 .event anyedge, v00000203c47e3f40_0, v00000203c47e61a0_0, v00000203c47e3ae0_0, v00000203c47e8680_0;
E_00000203c46438c0/1 .event anyedge, v00000203c47e8860_0, v00000203c47e6f60_0, v00000203c47e3c20_0, v00000203c47e8400_0;
E_00000203c46438c0 .event/or E_00000203c46438c0/0, E_00000203c46438c0/1;
L_00000203c489b910 .part L_00000203c489bf50, 0, 23;
L_00000203c489c1d0 .concat [ 23 1 0 0], L_00000203c489b910, L_00000203c4835d68;
L_00000203c489c9f0 .part L_00000203c4835e88, 0, 23;
L_00000203c489be10 .concat [ 23 1 0 0], L_00000203c489c9f0, L_00000203c4835db0;
L_00000203c489b2d0 .part L_00000203c489bf50, 23, 8;
L_00000203c489cf90 .part L_00000203c4835e88, 23, 8;
L_00000203c489d350 .part L_00000203c489bf50, 31, 1;
L_00000203c489b410 .part L_00000203c4835e88, 31, 1;
L_00000203c489d030 .concat [ 23 8 1 0], v00000203c47e6100_0, v00000203c47e7460_0, v00000203c47e7aa0_0;
S_00000203c47fc6f0 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_00000203c47fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4643340 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47e7140_0 .net "A", 31 0, L_00000203c489f5b0;  1 drivers
v00000203c47e7780_0 .net "A_Exponent", 7 0, L_00000203c489fab0;  1 drivers
v00000203c47e71e0_0 .net "A_Mantissa", 23 0, L_00000203c489e110;  1 drivers
v00000203c47e7000_0 .net "A_sign", 0 0, L_00000203c489ea70;  1 drivers
v00000203c47e6c40_0 .net "B", 31 0, v00000203c47eaca0_0;  1 drivers
v00000203c47e64c0_0 .net "B_Exponent", 7 0, L_00000203c489e430;  1 drivers
v00000203c47e7a00_0 .net "B_Mantissa", 23 0, L_00000203c489fb50;  1 drivers
v00000203c47e67e0_0 .net "B_sign", 0 0, L_00000203c489ddf0;  1 drivers
v00000203c47e7640_0 .var "Exponent", 7 0;
v00000203c47e6ce0_0 .var "Mantissa", 22 0;
v00000203c47e6380_0 .var "Sign", 0 0;
v00000203c47e7280_0 .var "Temp_Exponent", 8 0;
v00000203c47e73c0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e8040_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836080;  1 drivers
v00000203c47e66a0_0 .net *"_ivl_3", 22 0, L_00000203c489dd50;  1 drivers
L_00000203c48360c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e7e60_0 .net/2u *"_ivl_6", 0 0, L_00000203c48360c8;  1 drivers
v00000203c47e6560_0 .net *"_ivl_9", 22 0, L_00000203c489f470;  1 drivers
v00000203c47e6920_0 .net "result", 31 0, L_00000203c489ee30;  alias, 1 drivers
E_00000203c4643540/0 .event anyedge, v00000203c47e7780_0, v00000203c47e64c0_0, v00000203c47e71e0_0, v00000203c47e7a00_0;
E_00000203c4643540/1 .event anyedge, v00000203c47e73c0_0, v00000203c47e7280_0, v00000203c47e7000_0, v00000203c47e67e0_0;
E_00000203c4643540 .event/or E_00000203c4643540/0, E_00000203c4643540/1;
L_00000203c489dd50 .part L_00000203c489f5b0, 0, 23;
L_00000203c489e110 .concat [ 23 1 0 0], L_00000203c489dd50, L_00000203c4836080;
L_00000203c489f470 .part v00000203c47eaca0_0, 0, 23;
L_00000203c489fb50 .concat [ 23 1 0 0], L_00000203c489f470, L_00000203c48360c8;
L_00000203c489fab0 .part L_00000203c489f5b0, 23, 8;
L_00000203c489e430 .part v00000203c47eaca0_0, 23, 8;
L_00000203c489ea70 .part L_00000203c489f5b0, 31, 1;
L_00000203c489ddf0 .part v00000203c47eaca0_0, 31, 1;
L_00000203c489ee30 .concat [ 23 8 1 0], v00000203c47e6ce0_0, v00000203c47e7640_0, v00000203c47e6380_0;
S_00000203c47fc240 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_00000203c47fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4643c00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47e8180_0 .net "A", 31 0, v00000203c47eaca0_0;  alias, 1 drivers
v00000203c47e7be0_0 .net "A_Exponent", 7 0, L_00000203c489fbf0;  1 drivers
v00000203c47e6600_0 .net "A_Mantissa", 23 0, L_00000203c489ecf0;  1 drivers
v00000203c47e7320_0 .net "A_sign", 0 0, L_00000203c489eed0;  1 drivers
v00000203c47e7d20_0 .net "B", 31 0, v00000203c47e6060_0;  alias, 1 drivers
v00000203c47e6a60_0 .net "B_Exponent", 7 0, L_00000203c489fc90;  1 drivers
v00000203c47e6740_0 .net "B_Mantissa", 23 0, L_00000203c489ed90;  1 drivers
v00000203c47e78c0_0 .net "B_sign", 0 0, L_00000203c489fdd0;  1 drivers
v00000203c47e7f00_0 .var "Exponent", 7 0;
v00000203c47e6e20_0 .var "Mantissa", 22 0;
v00000203c47e7c80_0 .var "Sign", 0 0;
v00000203c47e6240_0 .var "Temp_Exponent", 8 0;
v00000203c47e62e0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e76e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836308;  1 drivers
v00000203c47e8720_0 .net *"_ivl_3", 22 0, L_00000203c489ec50;  1 drivers
L_00000203c4836350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e7960_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836350;  1 drivers
v00000203c47e6b00_0 .net *"_ivl_9", 22 0, L_00000203c489df30;  1 drivers
v00000203c47e8220_0 .net "result", 31 0, L_00000203c489ef70;  alias, 1 drivers
E_00000203c4643d40/0 .event anyedge, v00000203c47e7be0_0, v00000203c47e6a60_0, v00000203c47e6600_0, v00000203c47e6740_0;
E_00000203c4643d40/1 .event anyedge, v00000203c47e62e0_0, v00000203c47e6240_0, v00000203c47e7320_0, v00000203c47e78c0_0;
E_00000203c4643d40 .event/or E_00000203c4643d40/0, E_00000203c4643d40/1;
L_00000203c489ec50 .part v00000203c47eaca0_0, 0, 23;
L_00000203c489ecf0 .concat [ 23 1 0 0], L_00000203c489ec50, L_00000203c4836308;
L_00000203c489df30 .part v00000203c47e6060_0, 0, 23;
L_00000203c489ed90 .concat [ 23 1 0 0], L_00000203c489df30, L_00000203c4836350;
L_00000203c489fbf0 .part v00000203c47eaca0_0, 23, 8;
L_00000203c489fc90 .part v00000203c47e6060_0, 23, 8;
L_00000203c489eed0 .part v00000203c47eaca0_0, 31, 1;
L_00000203c489fdd0 .part v00000203c47e6060_0, 31, 1;
L_00000203c489ef70 .concat [ 23 8 1 0], v00000203c47e6e20_0, v00000203c47e7f00_0, v00000203c47e7c80_0;
S_00000203c47fc3d0 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_00000203c47fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4643dc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47e6880_0 .net "A", 31 0, L_00000203c489ce50;  alias, 1 drivers
v00000203c47e69c0_0 .net "A_Exponent", 7 0, L_00000203c489db70;  1 drivers
v00000203c47e7500_0 .net "A_Mantissa", 23 0, L_00000203c48a0050;  1 drivers
v00000203c47e7fa0_0 .net "A_sign", 0 0, L_00000203c489dc10;  1 drivers
v00000203c47e6ec0_0 .net "B", 31 0, L_00000203c489f010;  1 drivers
v00000203c47e70a0_0 .net "B_Exponent", 7 0, L_00000203c489ffb0;  1 drivers
v00000203c47e75a0_0 .net "B_Mantissa", 23 0, L_00000203c489dfd0;  1 drivers
v00000203c47e7820_0 .net "B_sign", 0 0, L_00000203c489e250;  1 drivers
v00000203c47e82c0_0 .var "Exponent", 7 0;
v00000203c47e7dc0_0 .var "Mantissa", 22 0;
v00000203c47e8360_0 .var "Sign", 0 0;
v00000203c47e84a0_0 .var "Temp_Exponent", 8 0;
v00000203c47e8540_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e85e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836398;  1 drivers
v00000203c47e87c0_0 .net *"_ivl_3", 22 0, L_00000203c489da30;  1 drivers
L_00000203c48363e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e8a40_0 .net/2u *"_ivl_6", 0 0, L_00000203c48363e0;  1 drivers
v00000203c47e9080_0 .net *"_ivl_9", 22 0, L_00000203c489e4d0;  1 drivers
v00000203c47e9ee0_0 .net "result", 31 0, L_00000203c489e2f0;  alias, 1 drivers
E_00000203c46444c0/0 .event anyedge, v00000203c47e69c0_0, v00000203c47e70a0_0, v00000203c47e7500_0, v00000203c47e75a0_0;
E_00000203c46444c0/1 .event anyedge, v00000203c47e8540_0, v00000203c47e84a0_0, v00000203c47e7fa0_0, v00000203c47e7820_0;
E_00000203c46444c0 .event/or E_00000203c46444c0/0, E_00000203c46444c0/1;
L_00000203c489da30 .part L_00000203c489ce50, 0, 23;
L_00000203c48a0050 .concat [ 23 1 0 0], L_00000203c489da30, L_00000203c4836398;
L_00000203c489e4d0 .part L_00000203c489f010, 0, 23;
L_00000203c489dfd0 .concat [ 23 1 0 0], L_00000203c489e4d0, L_00000203c48363e0;
L_00000203c489db70 .part L_00000203c489ce50, 23, 8;
L_00000203c489ffb0 .part L_00000203c489f010, 23, 8;
L_00000203c489dc10 .part L_00000203c489ce50, 31, 1;
L_00000203c489e250 .part L_00000203c489f010, 31, 1;
L_00000203c489e2f0 .concat [ 23 8 1 0], v00000203c47e7dc0_0, v00000203c47e82c0_0, v00000203c47e8360_0;
S_00000203c47fcd30 .scope module, "M1" "ieee754_multiplier" 5 311, 5 122 0, S_00000203c47fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4644dc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47e8b80_0 .net "A", 31 0, v00000203c47f1dc0_0;  alias, 1 drivers
v00000203c47ea520_0 .net "A_Exponent", 7 0, L_00000203c489c310;  1 drivers
v00000203c47e93a0_0 .net "A_Mantissa", 23 0, L_00000203c489c270;  1 drivers
v00000203c47e8c20_0 .net "A_sign", 0 0, L_00000203c489cc70;  1 drivers
v00000203c47eaf20_0 .net "B", 31 0, v00000203c47ecd20_0;  1 drivers
v00000203c47e8d60_0 .net "B_Exponent", 7 0, L_00000203c489b0f0;  1 drivers
v00000203c47eac00_0 .net "B_Mantissa", 23 0, L_00000203c489cbd0;  1 drivers
v00000203c47ea160_0 .net "B_sign", 0 0, L_00000203c489bcd0;  1 drivers
v00000203c47eade0_0 .var "Exponent", 7 0;
v00000203c47e8ea0_0 .var "Mantissa", 22 0;
v00000203c47e8f40_0 .var "Sign", 0 0;
v00000203c47e9800_0 .var "Temp_Exponent", 8 0;
v00000203c47e94e0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4835ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e9580_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835ae0;  1 drivers
v00000203c47ea5c0_0 .net *"_ivl_3", 22 0, L_00000203c489b230;  1 drivers
L_00000203c4835b28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47e91c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835b28;  1 drivers
v00000203c47e9bc0_0 .net *"_ivl_9", 22 0, L_00000203c489beb0;  1 drivers
v00000203c47e98a0_0 .net "result", 31 0, L_00000203c489ce50;  alias, 1 drivers
E_00000203c46447c0/0 .event anyedge, v00000203c47ea520_0, v00000203c47e8d60_0, v00000203c47e93a0_0, v00000203c47eac00_0;
E_00000203c46447c0/1 .event anyedge, v00000203c47e94e0_0, v00000203c47e9800_0, v00000203c47e8c20_0, v00000203c47ea160_0;
E_00000203c46447c0 .event/or E_00000203c46447c0/0, E_00000203c46447c0/1;
L_00000203c489b230 .part v00000203c47f1dc0_0, 0, 23;
L_00000203c489c270 .concat [ 23 1 0 0], L_00000203c489b230, L_00000203c4835ae0;
L_00000203c489beb0 .part v00000203c47ecd20_0, 0, 23;
L_00000203c489cbd0 .concat [ 23 1 0 0], L_00000203c489beb0, L_00000203c4835b28;
L_00000203c489c310 .part v00000203c47f1dc0_0, 23, 8;
L_00000203c489b0f0 .part v00000203c47ecd20_0, 23, 8;
L_00000203c489cc70 .part v00000203c47f1dc0_0, 31, 1;
L_00000203c489bcd0 .part v00000203c47ecd20_0, 31, 1;
L_00000203c489ce50 .concat [ 23 8 1 0], v00000203c47e8ea0_0, v00000203c47eade0_0, v00000203c47e8f40_0;
S_00000203c47fcec0 .scope module, "M2" "ieee754_multiplier" 5 323, 5 122 0, S_00000203c47fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4644e00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47ea200_0 .net "A", 31 0, v00000203c47e16a0_0;  alias, 1 drivers
v00000203c47e9c60_0 .net "A_Exponent", 7 0, L_00000203c489cef0;  1 drivers
v00000203c47ea700_0 .net "A_Mantissa", 23 0, L_00000203c489b730;  1 drivers
v00000203c47e9260_0 .net "A_sign", 0 0, L_00000203c489c590;  1 drivers
v00000203c47e9300_0 .net "B", 31 0, v00000203c47ebba0_0;  1 drivers
v00000203c47e9620_0 .net "B_Exponent", 7 0, L_00000203c489baf0;  1 drivers
v00000203c47e96c0_0 .net "B_Mantissa", 23 0, L_00000203c489d850;  1 drivers
v00000203c47e9da0_0 .net "B_sign", 0 0, L_00000203c489c950;  1 drivers
v00000203c47ea7a0_0 .var "Exponent", 7 0;
v00000203c47ecc80_0 .var "Mantissa", 22 0;
v00000203c47ed360_0 .var "Sign", 0 0;
v00000203c47eb560_0 .var "Temp_Exponent", 8 0;
v00000203c47ebd80_0 .var "Temp_Mantissa", 47 0;
L_00000203c4835cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47eb920_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835cd8;  1 drivers
v00000203c47ebb00_0 .net *"_ivl_3", 22 0, L_00000203c489c4f0;  1 drivers
L_00000203c4835d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47eb6a0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835d20;  1 drivers
v00000203c47eb600_0 .net *"_ivl_9", 22 0, L_00000203c489cdb0;  1 drivers
v00000203c47ec1e0_0 .net "result", 31 0, L_00000203c489c810;  alias, 1 drivers
E_00000203c4644f80/0 .event anyedge, v00000203c47e9c60_0, v00000203c47e9620_0, v00000203c47ea700_0, v00000203c47e96c0_0;
E_00000203c4644f80/1 .event anyedge, v00000203c47ebd80_0, v00000203c47eb560_0, v00000203c47e9260_0, v00000203c47e9da0_0;
E_00000203c4644f80 .event/or E_00000203c4644f80/0, E_00000203c4644f80/1;
L_00000203c489c4f0 .part v00000203c47e16a0_0, 0, 23;
L_00000203c489b730 .concat [ 23 1 0 0], L_00000203c489c4f0, L_00000203c4835cd8;
L_00000203c489cdb0 .part v00000203c47ebba0_0, 0, 23;
L_00000203c489d850 .concat [ 23 1 0 0], L_00000203c489cdb0, L_00000203c4835d20;
L_00000203c489cef0 .part v00000203c47e16a0_0, 23, 8;
L_00000203c489baf0 .part v00000203c47ebba0_0, 23, 8;
L_00000203c489c590 .part v00000203c47e16a0_0, 31, 1;
L_00000203c489c950 .part v00000203c47ebba0_0, 31, 1;
L_00000203c489c810 .concat [ 23 8 1 0], v00000203c47ecc80_0, v00000203c47ea7a0_0, v00000203c47ed360_0;
S_00000203c47fd050 .scope module, "M1" "ieee754_multiplier" 4 407, 5 122 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4644180 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47ecaa0_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c47ec460_0 .net "A_Exponent", 7 0, L_00000203c48a48d0;  1 drivers
v00000203c47ecfa0_0 .net "A_Mantissa", 23 0, L_00000203c48a43d0;  1 drivers
v00000203c47ec960_0 .net "A_sign", 0 0, L_00000203c48a4a10;  1 drivers
v00000203c47ece60_0 .net "B", 31 0, v00000203c47f11e0_0;  alias, 1 drivers
v00000203c47ebc40_0 .net "B_Exponent", 7 0, L_00000203c48a3e30;  1 drivers
v00000203c47ed0e0_0 .net "B_Mantissa", 23 0, L_00000203c48a4010;  1 drivers
v00000203c47ec6e0_0 .net "B_sign", 0 0, L_00000203c48a4dd0;  1 drivers
v00000203c47eb100_0 .var "Exponent", 7 0;
v00000203c47eb1a0_0 .var "Mantissa", 22 0;
v00000203c47ed180_0 .var "Sign", 0 0;
v00000203c47ecb40_0 .var "Temp_Exponent", 8 0;
v00000203c47ebce0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836ce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ec0a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836ce0;  1 drivers
v00000203c47ed220_0 .net *"_ivl_3", 22 0, L_00000203c48a3a70;  1 drivers
L_00000203c4836d28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ec140_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836d28;  1 drivers
v00000203c47ed2c0_0 .net *"_ivl_9", 22 0, L_00000203c48a4510;  1 drivers
v00000203c47eb4c0_0 .net "result", 31 0, L_00000203c48a4fb0;  alias, 1 drivers
E_00000203c4644680/0 .event anyedge, v00000203c47ec460_0, v00000203c47ebc40_0, v00000203c47ecfa0_0, v00000203c47ed0e0_0;
E_00000203c4644680/1 .event anyedge, v00000203c47ebce0_0, v00000203c47ecb40_0, v00000203c47ec960_0, v00000203c47ec6e0_0;
E_00000203c4644680 .event/or E_00000203c4644680/0, E_00000203c4644680/1;
L_00000203c48a3a70 .part v00000203c48195a0_0, 0, 23;
L_00000203c48a43d0 .concat [ 23 1 0 0], L_00000203c48a3a70, L_00000203c4836ce0;
L_00000203c48a4510 .part v00000203c47f11e0_0, 0, 23;
L_00000203c48a4010 .concat [ 23 1 0 0], L_00000203c48a4510, L_00000203c4836d28;
L_00000203c48a48d0 .part v00000203c48195a0_0, 23, 8;
L_00000203c48a3e30 .part v00000203c47f11e0_0, 23, 8;
L_00000203c48a4a10 .part v00000203c48195a0_0, 31, 1;
L_00000203c48a4dd0 .part v00000203c47f11e0_0, 31, 1;
L_00000203c48a4fb0 .concat [ 23 8 1 0], v00000203c47eb1a0_0, v00000203c47eb100_0, v00000203c47ed180_0;
S_00000203c47fd1e0 .scope module, "M2" "ieee754_multiplier" 4 413, 5 122 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4645540 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47eb9c0_0 .net "A", 31 0, L_00000203c48a4fb0;  alias, 1 drivers
v00000203c47ec780_0 .net "A_Exponent", 7 0, L_00000203c48a4330;  1 drivers
v00000203c47ec320_0 .net "A_Mantissa", 23 0, L_00000203c48a4470;  1 drivers
v00000203c47ed400_0 .net "A_sign", 0 0, L_00000203c48a3cf0;  1 drivers
v00000203c47ed4a0_0 .net "B", 31 0, L_00000203c48a4830;  alias, 1 drivers
v00000203c47eb2e0_0 .net "B_Exponent", 7 0, L_00000203c48a5050;  1 drivers
v00000203c47ec3c0_0 .net "B_Mantissa", 23 0, L_00000203c48a4970;  1 drivers
v00000203c47ec500_0 .net "B_sign", 0 0, L_00000203c48a3570;  1 drivers
v00000203c47ec5a0_0 .var "Exponent", 7 0;
v00000203c47ec640_0 .var "Mantissa", 22 0;
v00000203c47ed540_0 .var "Sign", 0 0;
v00000203c47ed5e0_0 .var "Temp_Exponent", 8 0;
v00000203c47ec820_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ecbe0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836d70;  1 drivers
v00000203c47ed7c0_0 .net *"_ivl_3", 22 0, L_00000203c48a4150;  1 drivers
L_00000203c4836db8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ed860_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836db8;  1 drivers
v00000203c47eb380_0 .net *"_ivl_9", 22 0, L_00000203c48a37f0;  1 drivers
v00000203c47eb420_0 .net "result", 31 0, L_00000203c48a3250;  alias, 1 drivers
E_00000203c4645780/0 .event anyedge, v00000203c47ec780_0, v00000203c47eb2e0_0, v00000203c47ec320_0, v00000203c47ec3c0_0;
E_00000203c4645780/1 .event anyedge, v00000203c47ec820_0, v00000203c47ed5e0_0, v00000203c47ed400_0, v00000203c47ec500_0;
E_00000203c4645780 .event/or E_00000203c4645780/0, E_00000203c4645780/1;
L_00000203c48a4150 .part L_00000203c48a4fb0, 0, 23;
L_00000203c48a4470 .concat [ 23 1 0 0], L_00000203c48a4150, L_00000203c4836d70;
L_00000203c48a37f0 .part L_00000203c48a4830, 0, 23;
L_00000203c48a4970 .concat [ 23 1 0 0], L_00000203c48a37f0, L_00000203c4836db8;
L_00000203c48a4330 .part L_00000203c48a4fb0, 23, 8;
L_00000203c48a5050 .part L_00000203c48a4830, 23, 8;
L_00000203c48a3cf0 .part L_00000203c48a4fb0, 31, 1;
L_00000203c48a3570 .part L_00000203c48a4830, 31, 1;
L_00000203c48a3250 .concat [ 23 8 1 0], v00000203c47ec640_0, v00000203c47ec5a0_0, v00000203c47ed540_0;
S_00000203c47fd370 .scope module, "Z" "Z" 4 378, 4 21 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c4645f40 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c47f16e0_0 .net "A1_Z", 31 0, v00000203c47ef160_0;  1 drivers
v00000203c47f0920_0 .net "A2_OUT", 31 0, v00000203c47effc0_0;  1 drivers
v00000203c47f1fa0_0 .net "M1_A1", 31 0, L_00000203c4899890;  1 drivers
v00000203c47f1aa0_0 .var "Z", 31 0;
v00000203c47f0f60_0 .net "bias", 31 0, v00000203c47f2400_0;  1 drivers
v00000203c47f0ec0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47f0ce0_0 .net "enable", 0 0, v00000203c47f0380_0;  1 drivers
v00000203c47f1140_0 .var "index", 31 0;
v00000203c47f2180_0 .net "neuron_input", 31 0, v00000203c47f11e0_0;  alias, 1 drivers
o00000203c47372e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47f2040_0 .net "reset", 0 0, o00000203c47372e8;  0 drivers
v00000203c47f1dc0_0 .var "result", 31 0;
v00000203c47f15a0_0 .net "weight", 31 0, v00000203c47f07e0_0;  alias, 1 drivers
S_00000203c48003f0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c47fd370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46460c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47eea80_0 .net "A", 31 0, v00000203c47f1aa0_0;  1 drivers
v00000203c47ee9e0_0 .net "A_Exponent", 7 0, L_00000203c489add0;  1 drivers
v00000203c47ed9a0_0 .net "A_Mantissa", 23 0, L_00000203c489a970;  1 drivers
v00000203c47eeee0_0 .net "A_sign", 0 0, L_00000203c489d670;  1 drivers
v00000203c47ef200_0 .var "A_swap", 31 0;
v00000203c47eda40_0 .net "B", 31 0, L_00000203c4899890;  alias, 1 drivers
v00000203c47ef520_0 .net "B_Exponent", 7 0, L_00000203c489afb0;  1 drivers
v00000203c47ef0c0_0 .net "B_Mantissa", 23 0, L_00000203c489ac90;  1 drivers
v00000203c47efca0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47eebc0_0 .net "B_sign", 0 0, L_00000203c489bff0;  1 drivers
v00000203c47eeb20_0 .var "B_swap", 31 0;
v00000203c47edcc0_0 .var "Exponent", 7 0;
v00000203c47ef5c0_0 .var "Temp_Mantissa", 23 0;
L_00000203c48358a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47edfe0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48358a0;  1 drivers
L_00000203c4835930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47edc20_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835930;  1 drivers
v00000203c47efd40_0 .net *"_ivl_23", 30 0, L_00000203c489d170;  1 drivers
L_00000203c4835978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ef480_0 .net/2u *"_ivl_26", 0 0, L_00000203c4835978;  1 drivers
v00000203c47efe80_0 .net *"_ivl_29", 30 0, L_00000203c489ca90;  1 drivers
v00000203c47ef660_0 .net *"_ivl_3", 22 0, L_00000203c4899930;  1 drivers
L_00000203c48358e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ef700_0 .net/2u *"_ivl_6", 0 0, L_00000203c48358e8;  1 drivers
v00000203c47ed900_0 .net *"_ivl_9", 22 0, L_00000203c489ad30;  1 drivers
v00000203c47ef2a0_0 .var "carry", 0 0;
v00000203c47ee760_0 .net "comp", 0 0, v00000203c47ee940_0;  1 drivers
v00000203c47eec60_0 .var "diff_Exponent", 7 0;
v00000203c47eed00_0 .var/i "i", 31 0;
v00000203c47ef160_0 .var "result", 31 0;
E_00000203c4645440/0 .event anyedge, v00000203c47ee940_0, v00000203c47eea80_0, v00000203c47eda40_0, v00000203c47ee9e0_0;
E_00000203c4645440/1 .event anyedge, v00000203c47ef520_0, v00000203c47ef0c0_0, v00000203c47eec60_0, v00000203c47eeee0_0;
E_00000203c4645440/2 .event anyedge, v00000203c47eebc0_0, v00000203c47ed9a0_0, v00000203c47efca0_0, v00000203c47ef2a0_0;
E_00000203c4645440/3 .event anyedge, v00000203c47ef5c0_0, v00000203c47edcc0_0;
E_00000203c4645440 .event/or E_00000203c4645440/0, E_00000203c4645440/1, E_00000203c4645440/2, E_00000203c4645440/3;
L_00000203c4899930 .part v00000203c47ef200_0, 0, 23;
L_00000203c489a970 .concat [ 23 1 0 0], L_00000203c4899930, L_00000203c48358a0;
L_00000203c489ad30 .part v00000203c47eeb20_0, 0, 23;
L_00000203c489ac90 .concat [ 23 1 0 0], L_00000203c489ad30, L_00000203c48358e8;
L_00000203c489add0 .part v00000203c47ef200_0, 23, 8;
L_00000203c489afb0 .part v00000203c47eeb20_0, 23, 8;
L_00000203c489d670 .part v00000203c47ef200_0, 31, 1;
L_00000203c489bff0 .part v00000203c47eeb20_0, 31, 1;
L_00000203c489d170 .part v00000203c47f1aa0_0, 0, 31;
L_00000203c489d710 .concat [ 31 1 0 0], L_00000203c489d170, L_00000203c4835930;
L_00000203c489ca90 .part L_00000203c4899890, 0, 31;
L_00000203c489c8b0 .concat [ 31 1 0 0], L_00000203c489ca90, L_00000203c4835978;
S_00000203c4801b60 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c48003f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47eb7e0_0 .net "A", 31 0, L_00000203c489d710;  1 drivers
v00000203c47eb740_0 .net "B", 31 0, L_00000203c489c8b0;  1 drivers
v00000203c47ee940_0 .var "result", 0 0;
E_00000203c4645580 .event anyedge, v00000203c47eb7e0_0, v00000203c47eb740_0, v00000203c47ee940_0;
S_00000203c48008a0 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c47fd370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4646ac0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47eff20_0 .net "A", 31 0, v00000203c47f1aa0_0;  alias, 1 drivers
v00000203c47ee800_0 .net "A_Exponent", 7 0, L_00000203c489d530;  1 drivers
v00000203c47ef980_0 .net "A_Mantissa", 23 0, L_00000203c489c3b0;  1 drivers
v00000203c47efa20_0 .net "A_sign", 0 0, L_00000203c489bb90;  1 drivers
v00000203c47eef80_0 .var "A_swap", 31 0;
v00000203c47ee580_0 .net "B", 31 0, v00000203c47f2400_0;  alias, 1 drivers
v00000203c47eee40_0 .net "B_Exponent", 7 0, L_00000203c489b190;  1 drivers
v00000203c47efde0_0 .net "B_Mantissa", 23 0, L_00000203c489b7d0;  1 drivers
v00000203c47ee080_0 .var "B_shifted_mantissa", 23 0;
v00000203c47ef020_0 .net "B_sign", 0 0, L_00000203c489b550;  1 drivers
v00000203c47ef3e0_0 .var "B_swap", 31 0;
v00000203c47ef840_0 .var "Exponent", 7 0;
v00000203c47edea0_0 .var "Temp_Mantissa", 23 0;
L_00000203c48359c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47ef7a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48359c0;  1 drivers
L_00000203c4835a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47edd60_0 .net/2u *"_ivl_20", 0 0, L_00000203c4835a50;  1 drivers
v00000203c47ee120_0 .net *"_ivl_23", 30 0, L_00000203c489d210;  1 drivers
L_00000203c4835a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ede00_0 .net/2u *"_ivl_26", 0 0, L_00000203c4835a98;  1 drivers
v00000203c47efb60_0 .net *"_ivl_29", 30 0, L_00000203c489b5f0;  1 drivers
v00000203c47ee3a0_0 .net *"_ivl_3", 22 0, L_00000203c489d490;  1 drivers
L_00000203c4835a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47edf40_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835a08;  1 drivers
v00000203c47ee620_0 .net *"_ivl_9", 22 0, L_00000203c489ba50;  1 drivers
v00000203c47ee1c0_0 .var "carry", 0 0;
v00000203c47ee440_0 .net "comp", 0 0, v00000203c47ef340_0;  1 drivers
v00000203c47efc00_0 .var "diff_Exponent", 7 0;
v00000203c47ef8e0_0 .var/i "i", 31 0;
v00000203c47effc0_0 .var "result", 31 0;
E_00000203c4646e40/0 .event anyedge, v00000203c47ef340_0, v00000203c47eea80_0, v00000203c47ee580_0, v00000203c47ee800_0;
E_00000203c4646e40/1 .event anyedge, v00000203c47eee40_0, v00000203c47efde0_0, v00000203c47efc00_0, v00000203c47efa20_0;
E_00000203c4646e40/2 .event anyedge, v00000203c47ef020_0, v00000203c47ef980_0, v00000203c47ee080_0, v00000203c47ee1c0_0;
E_00000203c4646e40/3 .event anyedge, v00000203c47edea0_0, v00000203c47ef840_0;
E_00000203c4646e40 .event/or E_00000203c4646e40/0, E_00000203c4646e40/1, E_00000203c4646e40/2, E_00000203c4646e40/3;
L_00000203c489d490 .part v00000203c47eef80_0, 0, 23;
L_00000203c489c3b0 .concat [ 23 1 0 0], L_00000203c489d490, L_00000203c48359c0;
L_00000203c489ba50 .part v00000203c47ef3e0_0, 0, 23;
L_00000203c489b7d0 .concat [ 23 1 0 0], L_00000203c489ba50, L_00000203c4835a08;
L_00000203c489d530 .part v00000203c47eef80_0, 23, 8;
L_00000203c489b190 .part v00000203c47ef3e0_0, 23, 8;
L_00000203c489bb90 .part v00000203c47eef80_0, 31, 1;
L_00000203c489b550 .part v00000203c47ef3e0_0, 31, 1;
L_00000203c489d210 .part v00000203c47f1aa0_0, 0, 31;
L_00000203c489bc30 .concat [ 31 1 0 0], L_00000203c489d210, L_00000203c4835a50;
L_00000203c489b5f0 .part v00000203c47f2400_0, 0, 31;
L_00000203c489c630 .concat [ 31 1 0 0], L_00000203c489b5f0, L_00000203c4835a98;
S_00000203c4801070 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c48008a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47eeda0_0 .net "A", 31 0, L_00000203c489bc30;  1 drivers
v00000203c47efac0_0 .net "B", 31 0, L_00000203c489c630;  1 drivers
v00000203c47ef340_0 .var "result", 0 0;
E_00000203c4646580 .event anyedge, v00000203c47eeda0_0, v00000203c47efac0_0, v00000203c47ef340_0;
S_00000203c4800ee0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c47fd370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c4646440 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47f0060_0 .net "A", 31 0, v00000203c47f07e0_0;  alias, 1 drivers
v00000203c47edae0_0 .net "A_Exponent", 7 0, L_00000203c4898990;  1 drivers
v00000203c47edb80_0 .net "A_Mantissa", 23 0, L_00000203c489a510;  1 drivers
v00000203c47ee260_0 .net "A_sign", 0 0, L_00000203c489a650;  1 drivers
v00000203c47ee300_0 .net "B", 31 0, v00000203c47f11e0_0;  alias, 1 drivers
v00000203c47ee4e0_0 .net "B_Exponent", 7 0, L_00000203c489a8d0;  1 drivers
v00000203c47ee6c0_0 .net "B_Mantissa", 23 0, L_00000203c48992f0;  1 drivers
v00000203c47ee8a0_0 .net "B_sign", 0 0, L_00000203c48996b0;  1 drivers
v00000203c47f2220_0 .var "Exponent", 7 0;
v00000203c47f22c0_0 .var "Mantissa", 22 0;
v00000203c47f2360_0 .var "Sign", 0 0;
v00000203c47f06a0_0 .var "Temp_Exponent", 8 0;
v00000203c47f04c0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4835810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f02e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4835810;  1 drivers
v00000203c47f0740_0 .net *"_ivl_3", 22 0, L_00000203c4899610;  1 drivers
L_00000203c4835858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f2540_0 .net/2u *"_ivl_6", 0 0, L_00000203c4835858;  1 drivers
v00000203c47f1960_0 .net *"_ivl_9", 22 0, L_00000203c489a5b0;  1 drivers
v00000203c47f0e20_0 .net "result", 31 0, L_00000203c4899890;  alias, 1 drivers
E_00000203c4646700/0 .event anyedge, v00000203c47edae0_0, v00000203c47ee4e0_0, v00000203c47edb80_0, v00000203c47ee6c0_0;
E_00000203c4646700/1 .event anyedge, v00000203c47f04c0_0, v00000203c47f06a0_0, v00000203c47ee260_0, v00000203c47ee8a0_0;
E_00000203c4646700 .event/or E_00000203c4646700/0, E_00000203c4646700/1;
L_00000203c4899610 .part v00000203c47f07e0_0, 0, 23;
L_00000203c489a510 .concat [ 23 1 0 0], L_00000203c4899610, L_00000203c4835810;
L_00000203c489a5b0 .part v00000203c47f11e0_0, 0, 23;
L_00000203c48992f0 .concat [ 23 1 0 0], L_00000203c489a5b0, L_00000203c4835858;
L_00000203c4898990 .part v00000203c47f07e0_0, 23, 8;
L_00000203c489a8d0 .part v00000203c47f11e0_0, 23, 8;
L_00000203c489a650 .part v00000203c47f07e0_0, 31, 1;
L_00000203c48996b0 .part v00000203c47f11e0_0, 31, 1;
L_00000203c4899890 .concat [ 23 8 1 0], v00000203c47f22c0_0, v00000203c47f2220_0, v00000203c47f2360_0;
S_00000203c4801200 .scope module, "mem" "memory_parametrized" 4 368, 6 33 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c4646080 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c47f25e0_0 .net "address", 1 0, v00000203c47f1640_0;  1 drivers
v00000203c47f0d80_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47f0560_0 .var/i "i", 31 0;
v00000203c47f0ba0 .array "mem", 2 0, 31 0;
v00000203c47f07e0_0 .var "read_data", 31 0;
o00000203c47374c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c47f2680_0 .net "reset", 0 0, o00000203c47374c8;  0 drivers
v00000203c47f0c40_0 .net "write_data", 31 0, v00000203c47d41c0_0;  alias, 1 drivers
v00000203c47f1320_0 .net "write_enable", 0 0, v00000203c47f1c80_0;  1 drivers
E_00000203c4647d00 .event anyedge, v00000203c47f25e0_0;
S_00000203c4801390 .scope module, "mux" "multiplexer_parametrized" 4 360, 6 1 0, S_00000203c47d91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c47c7360 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c47c7398 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c47f0240_0 .net "in", 95 0, L_00000203c488fed0;  alias, 1 drivers
v00000203c47f11e0_0 .var "out", 31 0;
v00000203c47f1000_0 .net "sel", 1 0, v00000203c47f1640_0;  alias, 1 drivers
E_00000203c4647ec0 .event anyedge, v00000203c47f25e0_0, v00000203c47a7110_0;
S_00000203c4801520 .scope module, "sn3" "softmax_neuron" 3 158, 4 326 0, S_00000203c47a0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 96 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_00000203c4647280 .param/l "NUM_INPUTS" 0 4 326, +C4<00000000000000000000000000000011>;
L_00000203c46cb510 .functor BUFZ 32, v00000203c480eec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000203c4814780_0 .net "A1_MEM", 31 0, v00000203c47f4a20_0;  1 drivers
v00000203c4813060_0 .net "D1_OUT", 31 0, v00000203c47fa060_0;  1 drivers
v00000203c48141e0_0 .net "E1_D1", 31 0, v00000203c480eec0_0;  1 drivers
v00000203c48123e0_0 .net "M1_M2", 31 0, L_00000203c488d6d0;  1 drivers
v00000203c4813b00_0 .net "M2_A1", 31 0, L_00000203c488e030;  1 drivers
v00000203c4812e80_0 .net "MEM_OUT", 31 0, v00000203c4813420_0;  1 drivers
v00000203c48136a0_0 .net "MUX_OUT", 31 0, v00000203c48143c0_0;  1 drivers
v00000203c4812480_0 .net "Z_E1", 31 0, v00000203c48128e0_0;  1 drivers
v00000203c4813c40_0 .var "a", 31 0;
v00000203c48134c0_0 .net "alpha", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c4812980_0 .var "bias", 31 0;
v00000203c4813600_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4814460_0 .var "data_counter", 1 0;
v00000203c48127a0_0 .net "deltafunction_value", 31 0, L_00000203c48d3270;  1 drivers
v00000203c4814000_0 .var "enable_Z", 0 0;
v00000203c4812a20_0 .var "enable_d1", 0 0;
v00000203c4814500_0 .net8 "exp", 31 0, RS_00000203c472f8a8;  alias, 3 drivers
v00000203c48125c0_0 .net "exp_sum", 31 0, L_00000203c4890650;  alias, 1 drivers
v00000203c4812f20_0 .net "inputdata", 95 0, L_00000203c488fed0;  alias, 1 drivers
v00000203c4812660_0 .var "neuron_backpropagation_state", 1 0;
v00000203c4812ac0_0 .var "neuron_deltafunction_state", 1 0;
v00000203c4813ce0_0 .net "neuron_enable", 0 0, o00000203c472f938;  alias, 0 drivers
v00000203c4812b60_0 .var "neuron_feedfoward_state", 1 0;
v00000203c4812c00_0 .net "neuron_state", 1 0, o00000203c472f998;  alias, 0 drivers
v00000203c4812fc0_0 .var "weight", 31 0;
v00000203c4813100_0 .net "weight_memory_address", 1 0, o00000203c472f9f8;  alias, 0 drivers
v00000203c48150e0_0 .var "write_enable", 0 0;
v00000203c4814dc0_0 .var/i "z_counter", 31 0;
S_00000203c4801cf0 .scope module, "A1" "ieee754_adder" 4 419, 5 61 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c46474c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47f3580_0 .net "A", 31 0, v00000203c4813420_0;  alias, 1 drivers
v00000203c47f4840_0 .net "A_Exponent", 7 0, L_00000203c488e530;  1 drivers
v00000203c47f4200_0 .net "A_Mantissa", 23 0, L_00000203c488e0d0;  1 drivers
v00000203c47f2d60_0 .net "A_sign", 0 0, L_00000203c48d2050;  1 drivers
v00000203c47f42a0_0 .var "A_swap", 31 0;
v00000203c47f4520_0 .net "B", 31 0, L_00000203c488e030;  alias, 1 drivers
v00000203c47f39e0_0 .net "B_Exponent", 7 0, L_00000203c488e5d0;  1 drivers
v00000203c47f4700_0 .net "B_Mantissa", 23 0, L_00000203c488e350;  1 drivers
v00000203c47f45c0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47f2a40_0 .net "B_sign", 0 0, L_00000203c48d3130;  1 drivers
v00000203c47f4660_0 .var "B_swap", 31 0;
v00000203c47f3e40_0 .var "Exponent", 7 0;
v00000203c47f2900_0 .var "Temp_Mantissa", 23 0;
L_00000203c4838510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f29a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4838510;  1 drivers
L_00000203c48385a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f3ee0_0 .net/2u *"_ivl_20", 0 0, L_00000203c48385a0;  1 drivers
v00000203c47f4e80_0 .net *"_ivl_23", 30 0, L_00000203c48d33b0;  1 drivers
L_00000203c48385e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f2ae0_0 .net/2u *"_ivl_26", 0 0, L_00000203c48385e8;  1 drivers
v00000203c47f3440_0 .net *"_ivl_29", 30 0, L_00000203c48d3950;  1 drivers
v00000203c47f3b20_0 .net *"_ivl_3", 22 0, L_00000203c488e210;  1 drivers
L_00000203c4838558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f3a80_0 .net/2u *"_ivl_6", 0 0, L_00000203c4838558;  1 drivers
v00000203c47f2cc0_0 .net *"_ivl_9", 22 0, L_00000203c488e170;  1 drivers
v00000203c47f3f80_0 .var "carry", 0 0;
v00000203c47f40c0_0 .net "comp", 0 0, v00000203c47f20e0_0;  1 drivers
v00000203c47f3120_0 .var "diff_Exponent", 7 0;
v00000203c47f2b80_0 .var/i "i", 31 0;
v00000203c47f4a20_0 .var "result", 31 0;
E_00000203c4647440/0 .event anyedge, v00000203c47f20e0_0, v00000203c47f3580_0, v00000203c47f4520_0, v00000203c47f4840_0;
E_00000203c4647440/1 .event anyedge, v00000203c47f39e0_0, v00000203c47f4700_0, v00000203c47f3120_0, v00000203c47f2d60_0;
E_00000203c4647440/2 .event anyedge, v00000203c47f2a40_0, v00000203c47f4200_0, v00000203c47f45c0_0, v00000203c47f3f80_0;
E_00000203c4647440/3 .event anyedge, v00000203c47f2900_0, v00000203c47f3e40_0;
E_00000203c4647440 .event/or E_00000203c4647440/0, E_00000203c4647440/1, E_00000203c4647440/2, E_00000203c4647440/3;
L_00000203c488e210 .part v00000203c47f42a0_0, 0, 23;
L_00000203c488e0d0 .concat [ 23 1 0 0], L_00000203c488e210, L_00000203c4838510;
L_00000203c488e170 .part v00000203c47f4660_0, 0, 23;
L_00000203c488e350 .concat [ 23 1 0 0], L_00000203c488e170, L_00000203c4838558;
L_00000203c488e530 .part v00000203c47f42a0_0, 23, 8;
L_00000203c488e5d0 .part v00000203c47f4660_0, 23, 8;
L_00000203c48d2050 .part v00000203c47f42a0_0, 31, 1;
L_00000203c48d3130 .part v00000203c47f4660_0, 31, 1;
L_00000203c48d33b0 .part v00000203c4813420_0, 0, 31;
L_00000203c48d3e50 .concat [ 31 1 0 0], L_00000203c48d33b0, L_00000203c48385a0;
L_00000203c48d3950 .part L_00000203c488e030, 0, 31;
L_00000203c48d39f0 .concat [ 31 1 0 0], L_00000203c48d3950, L_00000203c48385e8;
S_00000203c48016b0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4801cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47f0b00_0 .net "A", 31 0, L_00000203c48d3e50;  1 drivers
v00000203c47f1f00_0 .net "B", 31 0, L_00000203c48d39f0;  1 drivers
v00000203c47f20e0_0 .var "result", 0 0;
E_00000203c3fda360 .event anyedge, v00000203c47f0b00_0, v00000203c47f1f00_0, v00000203c47f20e0_0;
S_00000203c4800d50 .scope module, "D1" "ieee754_divider" 4 395, 5 180 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000203c47c6960 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000100>;
P_00000203c47c6998 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000000>;
v00000203c47f9340_0 .net "A", 31 0, v00000203c480eec0_0;  alias, 1 drivers
v00000203c47f9de0_0 .net "A1_Xn", 31 0, v00000203c47f4b60_0;  1 drivers
v00000203c47f7e00_0 .net "A2_M3", 31 0, v00000203c47f6320_0;  1 drivers
v00000203c47f7ae0_0 .net "B", 31 0, L_00000203c4890650;  alias, 1 drivers
v00000203c47f9980_0 .net "M1_A1", 31 0, L_00000203c48aad70;  1 drivers
v00000203c47f7c20_0 .net "M2_A2", 31 0, L_00000203c48aa370;  1 drivers
v00000203c47f90c0_0 .net "M3_M4", 31 0, L_00000203c488cc30;  1 drivers
v00000203c47f9b60_0 .net "M4_OUT", 31 0, L_00000203c488ca50;  1 drivers
v00000203c47f7fe0_0 .var "Xn", 31 0;
L_00000203c4837fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f83a0_0 .net/2u *"_ivl_14", 0 0, L_00000203c4837fb8;  1 drivers
v00000203c47f8620_0 .net *"_ivl_17", 30 0, L_00000203c48ab950;  1 drivers
L_00000203c4837d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f93e0_0 .net/2u *"_ivl_2", 0 0, L_00000203c4837d78;  1 drivers
L_00000203c4838090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f9e80_0 .net/2u *"_ivl_20", 0 0, L_00000203c4838090;  1 drivers
L_00000203c48380d8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47f8a80_0 .net/2u *"_ivl_22", 7 0, L_00000203c48380d8;  1 drivers
v00000203c47f9160_0 .net *"_ivl_25", 22 0, L_00000203c48aa410;  1 drivers
v00000203c47f8440_0 .net *"_ivl_31", 0 0, L_00000203c488d8b0;  1 drivers
v00000203c47f9ac0_0 .net *"_ivl_33", 0 0, L_00000203c488e3f0;  1 drivers
v00000203c47f9200_0 .net *"_ivl_35", 30 0, L_00000203c488cb90;  1 drivers
v00000203c47f86c0_0 .net *"_ivl_39", 0 0, L_00000203c488db30;  1 drivers
L_00000203c4837dc0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47f92a0_0 .net/2u *"_ivl_4", 7 0, L_00000203c4837dc0;  1 drivers
v00000203c47f9f20_0 .net *"_ivl_41", 7 0, L_00000203c488dbd0;  1 drivers
L_00000203c48383a8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c47f8260_0 .net/2u *"_ivl_42", 7 0, L_00000203c48383a8;  1 drivers
v00000203c47f9480_0 .net *"_ivl_44", 7 0, L_00000203c488c190;  1 drivers
v00000203c47f9520_0 .net *"_ivl_47", 7 0, L_00000203c488e670;  1 drivers
v00000203c47f9ca0_0 .net *"_ivl_48", 7 0, L_00000203c488d950;  1 drivers
v00000203c47f7f40_0 .net *"_ivl_51", 22 0, L_00000203c488ce10;  1 drivers
v00000203c47f9700_0 .net *"_ivl_7", 22 0, L_00000203c48aa550;  1 drivers
v00000203c47f8300_0 .var/i "clk", 31 0;
v00000203c47f8760_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c47f8800_0 .var "divider_counter", 2 0;
L_00000203c4837ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f88a0_0 .net "effective_enable", 0 0, L_00000203c4837ca0;  1 drivers
v00000203c47f79a0_0 .net "enable", 0 0, v00000203c4812a20_0;  1 drivers
v00000203c47f9fc0_0 .var/i "index", 31 0;
v00000203c47fa060_0 .var "result", 31 0;
L_00000203c48aa550 .part L_00000203c4890650, 0, 23;
L_00000203c48ab270 .concat [ 23 8 1 0], L_00000203c48aa550, L_00000203c4837dc0, L_00000203c4837d78;
L_00000203c48ab950 .part L_00000203c48aad70, 0, 31;
L_00000203c48aa230 .concat [ 31 1 0 0], L_00000203c48ab950, L_00000203c4837fb8;
L_00000203c48aa410 .part L_00000203c4890650, 0, 23;
L_00000203c48aa4b0 .concat [ 23 8 1 0], L_00000203c48aa410, L_00000203c48380d8, L_00000203c4838090;
L_00000203c488d8b0 .part L_00000203c48aa370, 31, 1;
L_00000203c488e3f0 .reduce/nor L_00000203c488d8b0;
L_00000203c488cb90 .part L_00000203c48aa370, 0, 31;
L_00000203c488cd70 .concat [ 31 1 0 0], L_00000203c488cb90, L_00000203c488e3f0;
L_00000203c488db30 .part L_00000203c4890650, 31, 1;
L_00000203c488dbd0 .part L_00000203c488cc30, 23, 8;
L_00000203c488c190 .arith/sum 8, L_00000203c488dbd0, L_00000203c48383a8;
L_00000203c488e670 .part L_00000203c4890650, 23, 8;
L_00000203c488d950 .arith/sub 8, L_00000203c488c190, L_00000203c488e670;
L_00000203c488ce10 .part L_00000203c488cc30, 0, 23;
L_00000203c488d9f0 .concat [ 23 8 1 0], L_00000203c488ce10, L_00000203c488d950, L_00000203c488db30;
S_00000203c4801840 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_00000203c4800d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd9760 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4837f70 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000203c47f33a0_0 .net "A", 31 0, L_00000203c4837f70;  1 drivers
v00000203c47f3620_0 .net "A_Exponent", 7 0, L_00000203c48aa9b0;  1 drivers
v00000203c47f4ca0_0 .net "A_Mantissa", 23 0, L_00000203c48abb30;  1 drivers
v00000203c47f4020_0 .net "A_sign", 0 0, L_00000203c48abc70;  1 drivers
v00000203c47f4d40_0 .var "A_swap", 31 0;
v00000203c47f4de0_0 .net "B", 31 0, L_00000203c48aa230;  1 drivers
v00000203c47f4fc0_0 .net "B_Exponent", 7 0, L_00000203c48aaa50;  1 drivers
v00000203c47f4ac0_0 .net "B_Mantissa", 23 0, L_00000203c48ab770;  1 drivers
v00000203c47f2fe0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47f3800_0 .net "B_sign", 0 0, L_00000203c48abbd0;  1 drivers
v00000203c47f2c20_0 .var "B_swap", 31 0;
v00000203c47f4f20_0 .var "Exponent", 7 0;
v00000203c47f38a0_0 .var "Temp_Mantissa", 23 0;
L_00000203c4837e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f3940_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837e50;  1 drivers
L_00000203c4837ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f2e00_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837ee0;  1 drivers
v00000203c47f2ea0_0 .net *"_ivl_23", 30 0, L_00000203c48aacd0;  1 drivers
L_00000203c4837f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f4340_0 .net/2u *"_ivl_26", 0 0, L_00000203c4837f28;  1 drivers
v00000203c47f2f40_0 .net *"_ivl_29", 30 0, L_00000203c48ab810;  1 drivers
v00000203c47f47a0_0 .net *"_ivl_3", 22 0, L_00000203c48ab6d0;  1 drivers
L_00000203c4837e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f43e0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837e98;  1 drivers
v00000203c47f5060_0 .net *"_ivl_9", 22 0, L_00000203c48ab130;  1 drivers
v00000203c47f31c0_0 .var "carry", 0 0;
v00000203c47f48e0_0 .net "comp", 0 0, v00000203c47f4160_0;  1 drivers
v00000203c47f4980_0 .var "diff_Exponent", 7 0;
v00000203c47f3080_0 .var/i "i", 31 0;
v00000203c47f4b60_0 .var "result", 31 0;
E_00000203c3fd9920/0 .event anyedge, v00000203c47f4160_0, v00000203c47f33a0_0, v00000203c47f4de0_0, v00000203c47f3620_0;
E_00000203c3fd9920/1 .event anyedge, v00000203c47f4fc0_0, v00000203c47f4ac0_0, v00000203c47f4980_0, v00000203c47f4020_0;
E_00000203c3fd9920/2 .event anyedge, v00000203c47f3800_0, v00000203c47f4ca0_0, v00000203c47f2fe0_0, v00000203c47f31c0_0;
E_00000203c3fd9920/3 .event anyedge, v00000203c47f38a0_0, v00000203c47f4f20_0;
E_00000203c3fd9920 .event/or E_00000203c3fd9920/0, E_00000203c3fd9920/1, E_00000203c3fd9920/2, E_00000203c3fd9920/3;
L_00000203c48ab6d0 .part v00000203c47f4d40_0, 0, 23;
L_00000203c48abb30 .concat [ 23 1 0 0], L_00000203c48ab6d0, L_00000203c4837e50;
L_00000203c48ab130 .part v00000203c47f2c20_0, 0, 23;
L_00000203c48ab770 .concat [ 23 1 0 0], L_00000203c48ab130, L_00000203c4837e98;
L_00000203c48aa9b0 .part v00000203c47f4d40_0, 23, 8;
L_00000203c48aaa50 .part v00000203c47f2c20_0, 23, 8;
L_00000203c48abc70 .part v00000203c47f4d40_0, 31, 1;
L_00000203c48abbd0 .part v00000203c47f2c20_0, 31, 1;
L_00000203c48aacd0 .part L_00000203c4837f70, 0, 31;
L_00000203c48ab1d0 .concat [ 31 1 0 0], L_00000203c48aacd0, L_00000203c4837ee0;
L_00000203c48ab810 .part L_00000203c48aa230, 0, 31;
L_00000203c48ab8b0 .concat [ 31 1 0 0], L_00000203c48ab810, L_00000203c4837f28;
S_00000203c48000d0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4801840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47f3760_0 .net "A", 31 0, L_00000203c48ab1d0;  1 drivers
v00000203c47f3bc0_0 .net "B", 31 0, L_00000203c48ab8b0;  1 drivers
v00000203c47f4160_0 .var "result", 0 0;
E_00000203c3fd9ee0 .event anyedge, v00000203c47f3760_0, v00000203c47f3bc0_0, v00000203c47f4160_0;
S_00000203c4800a30 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_00000203c4800d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd9b20 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4838240 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47f3c60_0 .net "A", 31 0, L_00000203c4838240;  1 drivers
v00000203c47f4c00_0 .net "A_Exponent", 7 0, L_00000203c488ccd0;  1 drivers
v00000203c47f3300_0 .net "A_Mantissa", 23 0, L_00000203c488c870;  1 drivers
v00000203c47f36c0_0 .net "A_sign", 0 0, L_00000203c488ceb0;  1 drivers
v00000203c47f3d00_0 .var "A_swap", 31 0;
v00000203c47f3da0_0 .net "B", 31 0, L_00000203c488cd70;  1 drivers
v00000203c47f5a60_0 .net "B_Exponent", 7 0, L_00000203c488d770;  1 drivers
v00000203c47f61e0_0 .net "B_Mantissa", 23 0, L_00000203c488c230;  1 drivers
v00000203c47f5880_0 .var "B_shifted_mantissa", 23 0;
v00000203c47f68c0_0 .net "B_sign", 0 0, L_00000203c488c690;  1 drivers
v00000203c47f6640_0 .var "B_swap", 31 0;
v00000203c47f6e60_0 .var "Exponent", 7 0;
v00000203c47f5920_0 .var "Temp_Mantissa", 23 0;
L_00000203c4838120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f72c0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4838120;  1 drivers
L_00000203c48381b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f7360_0 .net/2u *"_ivl_20", 0 0, L_00000203c48381b0;  1 drivers
v00000203c47f5d80_0 .net *"_ivl_23", 30 0, L_00000203c488e850;  1 drivers
L_00000203c48381f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47f5380_0 .net/2u *"_ivl_26", 0 0, L_00000203c48381f8;  1 drivers
v00000203c47f6b40_0 .net *"_ivl_29", 30 0, L_00000203c488c4b0;  1 drivers
v00000203c47f7180_0 .net *"_ivl_3", 22 0, L_00000203c48aa5f0;  1 drivers
L_00000203c4838168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f6be0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4838168;  1 drivers
v00000203c47f6a00_0 .net *"_ivl_9", 22 0, L_00000203c488ddb0;  1 drivers
v00000203c47f6280_0 .var "carry", 0 0;
v00000203c47f6d20_0 .net "comp", 0 0, v00000203c47f4480_0;  1 drivers
v00000203c47f6460_0 .var "diff_Exponent", 7 0;
v00000203c47f7680_0 .var/i "i", 31 0;
v00000203c47f6320_0 .var "result", 31 0;
E_00000203c3fd9d60/0 .event anyedge, v00000203c47f4480_0, v00000203c47f3c60_0, v00000203c47f3da0_0, v00000203c47f4c00_0;
E_00000203c3fd9d60/1 .event anyedge, v00000203c47f5a60_0, v00000203c47f61e0_0, v00000203c47f6460_0, v00000203c47f36c0_0;
E_00000203c3fd9d60/2 .event anyedge, v00000203c47f68c0_0, v00000203c47f3300_0, v00000203c47f5880_0, v00000203c47f6280_0;
E_00000203c3fd9d60/3 .event anyedge, v00000203c47f5920_0, v00000203c47f6e60_0;
E_00000203c3fd9d60 .event/or E_00000203c3fd9d60/0, E_00000203c3fd9d60/1, E_00000203c3fd9d60/2, E_00000203c3fd9d60/3;
L_00000203c48aa5f0 .part v00000203c47f3d00_0, 0, 23;
L_00000203c488c870 .concat [ 23 1 0 0], L_00000203c48aa5f0, L_00000203c4838120;
L_00000203c488ddb0 .part v00000203c47f6640_0, 0, 23;
L_00000203c488c230 .concat [ 23 1 0 0], L_00000203c488ddb0, L_00000203c4838168;
L_00000203c488ccd0 .part v00000203c47f3d00_0, 23, 8;
L_00000203c488d770 .part v00000203c47f6640_0, 23, 8;
L_00000203c488ceb0 .part v00000203c47f3d00_0, 31, 1;
L_00000203c488c690 .part v00000203c47f6640_0, 31, 1;
L_00000203c488e850 .part L_00000203c4838240, 0, 31;
L_00000203c488c0f0 .concat [ 31 1 0 0], L_00000203c488e850, L_00000203c48381b0;
L_00000203c488c4b0 .part L_00000203c488cd70, 0, 31;
L_00000203c488c410 .concat [ 31 1 0 0], L_00000203c488c4b0, L_00000203c48381f8;
S_00000203c4800580 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4800a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47f34e0_0 .net "A", 31 0, L_00000203c488c0f0;  1 drivers
v00000203c47f3260_0 .net "B", 31 0, L_00000203c488c410;  1 drivers
v00000203c47f4480_0 .var "result", 0 0;
E_00000203c3fdac20 .event anyedge, v00000203c47f34e0_0, v00000203c47f3260_0, v00000203c47f4480_0;
S_00000203c48019d0 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_00000203c4800d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdaf20 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47f66e0_0 .net "A", 31 0, L_00000203c48ab270;  1 drivers
v00000203c47f6c80_0 .net "A_Exponent", 7 0, L_00000203c48aa870;  1 drivers
v00000203c47f6780_0 .net "A_Mantissa", 23 0, L_00000203c48aaf50;  1 drivers
v00000203c47f5e20_0 .net "A_sign", 0 0, L_00000203c48aa910;  1 drivers
L_00000203c4837e08 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000203c47f59c0_0 .net "B", 31 0, L_00000203c4837e08;  1 drivers
v00000203c47f5ec0_0 .net "B_Exponent", 7 0, L_00000203c48ab630;  1 drivers
v00000203c47f6f00_0 .net "B_Mantissa", 23 0, L_00000203c48ab4f0;  1 drivers
v00000203c47f6dc0_0 .net "B_sign", 0 0, L_00000203c48aac30;  1 drivers
v00000203c47f5420_0 .var "Exponent", 7 0;
v00000203c47f6fa0_0 .var "Mantissa", 22 0;
v00000203c47f6500_0 .var "Sign", 0 0;
v00000203c47f5b00_0 .var "Temp_Exponent", 8 0;
v00000203c47f7040_0 .var "Temp_Mantissa", 47 0;
L_00000203c4837ce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f5f60_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837ce8;  1 drivers
v00000203c47f5ba0_0 .net *"_ivl_3", 22 0, L_00000203c48aa730;  1 drivers
L_00000203c4837d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f63c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837d30;  1 drivers
v00000203c47f6960_0 .net *"_ivl_9", 22 0, L_00000203c48aaff0;  1 drivers
v00000203c47f6820_0 .net "result", 31 0, L_00000203c48aad70;  alias, 1 drivers
E_00000203c3fda6a0/0 .event anyedge, v00000203c47f6c80_0, v00000203c47f5ec0_0, v00000203c47f6780_0, v00000203c47f6f00_0;
E_00000203c3fda6a0/1 .event anyedge, v00000203c47f7040_0, v00000203c47f5b00_0, v00000203c47f5e20_0, v00000203c47f6dc0_0;
E_00000203c3fda6a0 .event/or E_00000203c3fda6a0/0, E_00000203c3fda6a0/1;
L_00000203c48aa730 .part L_00000203c48ab270, 0, 23;
L_00000203c48aaf50 .concat [ 23 1 0 0], L_00000203c48aa730, L_00000203c4837ce8;
L_00000203c48aaff0 .part L_00000203c4837e08, 0, 23;
L_00000203c48ab4f0 .concat [ 23 1 0 0], L_00000203c48aaff0, L_00000203c4837d30;
L_00000203c48aa870 .part L_00000203c48ab270, 23, 8;
L_00000203c48ab630 .part L_00000203c4837e08, 23, 8;
L_00000203c48aa910 .part L_00000203c48ab270, 31, 1;
L_00000203c48aac30 .part L_00000203c4837e08, 31, 1;
L_00000203c48aad70 .concat [ 23 8 1 0], v00000203c47f6fa0_0, v00000203c47f5420_0, v00000203c47f6500_0;
S_00000203c4801e80 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_00000203c4800d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdad20 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47f6aa0_0 .net "A", 31 0, L_00000203c48aa4b0;  1 drivers
v00000203c47f6000_0 .net "A_Exponent", 7 0, L_00000203c48abe50;  1 drivers
v00000203c47f51a0_0 .net "A_Mantissa", 23 0, L_00000203c48aa0f0;  1 drivers
v00000203c47f70e0_0 .net "A_sign", 0 0, L_00000203c48abf90;  1 drivers
v00000203c47f7400_0 .net "B", 31 0, v00000203c47f7fe0_0;  1 drivers
v00000203c47f5c40_0 .net "B_Exponent", 7 0, L_00000203c48abef0;  1 drivers
v00000203c47f7220_0 .net "B_Mantissa", 23 0, L_00000203c48abdb0;  1 drivers
v00000203c47f65a0_0 .net "B_sign", 0 0, L_00000203c48aa2d0;  1 drivers
v00000203c47f7860_0 .var "Exponent", 7 0;
v00000203c47f74a0_0 .var "Mantissa", 22 0;
v00000203c47f7540_0 .var "Sign", 0 0;
v00000203c47f75e0_0 .var "Temp_Exponent", 8 0;
v00000203c47f7720_0 .var "Temp_Mantissa", 47 0;
L_00000203c4838000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f5240_0 .net/2u *"_ivl_0", 0 0, L_00000203c4838000;  1 drivers
v00000203c47f60a0_0 .net *"_ivl_3", 22 0, L_00000203c48ab9f0;  1 drivers
L_00000203c4838048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f5100_0 .net/2u *"_ivl_6", 0 0, L_00000203c4838048;  1 drivers
v00000203c47f77c0_0 .net *"_ivl_9", 22 0, L_00000203c48abd10;  1 drivers
v00000203c47f52e0_0 .net "result", 31 0, L_00000203c48aa370;  alias, 1 drivers
E_00000203c3fdb2e0/0 .event anyedge, v00000203c47f6000_0, v00000203c47f5c40_0, v00000203c47f51a0_0, v00000203c47f7220_0;
E_00000203c3fdb2e0/1 .event anyedge, v00000203c47f7720_0, v00000203c47f75e0_0, v00000203c47f70e0_0, v00000203c47f65a0_0;
E_00000203c3fdb2e0 .event/or E_00000203c3fdb2e0/0, E_00000203c3fdb2e0/1;
L_00000203c48ab9f0 .part L_00000203c48aa4b0, 0, 23;
L_00000203c48aa0f0 .concat [ 23 1 0 0], L_00000203c48ab9f0, L_00000203c4838000;
L_00000203c48abd10 .part v00000203c47f7fe0_0, 0, 23;
L_00000203c48abdb0 .concat [ 23 1 0 0], L_00000203c48abd10, L_00000203c4838048;
L_00000203c48abe50 .part L_00000203c48aa4b0, 23, 8;
L_00000203c48abef0 .part v00000203c47f7fe0_0, 23, 8;
L_00000203c48abf90 .part L_00000203c48aa4b0, 31, 1;
L_00000203c48aa2d0 .part v00000203c47f7fe0_0, 31, 1;
L_00000203c48aa370 .concat [ 23 8 1 0], v00000203c47f74a0_0, v00000203c47f7860_0, v00000203c47f7540_0;
S_00000203c4800260 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_00000203c4800d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdb420 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47f54c0_0 .net "A", 31 0, v00000203c47f7fe0_0;  alias, 1 drivers
v00000203c47f5560_0 .net "A_Exponent", 7 0, L_00000203c488d130;  1 drivers
v00000203c47f5600_0 .net "A_Mantissa", 23 0, L_00000203c488e490;  1 drivers
v00000203c47f56a0_0 .net "A_sign", 0 0, L_00000203c488d270;  1 drivers
v00000203c47f5740_0 .net "B", 31 0, v00000203c47f6320_0;  alias, 1 drivers
v00000203c47f57e0_0 .net "B_Exponent", 7 0, L_00000203c488c370;  1 drivers
v00000203c47f5ce0_0 .net "B_Mantissa", 23 0, L_00000203c488e2b0;  1 drivers
v00000203c47f6140_0 .net "B_sign", 0 0, L_00000203c488d1d0;  1 drivers
v00000203c47f9d40_0 .var "Exponent", 7 0;
v00000203c47f7b80_0 .var "Mantissa", 22 0;
v00000203c47f8bc0_0 .var "Sign", 0 0;
v00000203c47f8c60_0 .var "Temp_Exponent", 8 0;
v00000203c47f9840_0 .var "Temp_Mantissa", 47 0;
L_00000203c4838288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f7ea0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4838288;  1 drivers
v00000203c47f9660_0 .net *"_ivl_3", 22 0, L_00000203c488c730;  1 drivers
L_00000203c48382d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f7d60_0 .net/2u *"_ivl_6", 0 0, L_00000203c48382d0;  1 drivers
v00000203c47f8080_0 .net *"_ivl_9", 22 0, L_00000203c488e7b0;  1 drivers
v00000203c47f84e0_0 .net "result", 31 0, L_00000203c488cc30;  alias, 1 drivers
E_00000203c3fdb160/0 .event anyedge, v00000203c47f5560_0, v00000203c47f57e0_0, v00000203c47f5600_0, v00000203c47f5ce0_0;
E_00000203c3fdb160/1 .event anyedge, v00000203c47f9840_0, v00000203c47f8c60_0, v00000203c47f56a0_0, v00000203c47f6140_0;
E_00000203c3fdb160 .event/or E_00000203c3fdb160/0, E_00000203c3fdb160/1;
L_00000203c488c730 .part v00000203c47f7fe0_0, 0, 23;
L_00000203c488e490 .concat [ 23 1 0 0], L_00000203c488c730, L_00000203c4838288;
L_00000203c488e7b0 .part v00000203c47f6320_0, 0, 23;
L_00000203c488e2b0 .concat [ 23 1 0 0], L_00000203c488e7b0, L_00000203c48382d0;
L_00000203c488d130 .part v00000203c47f7fe0_0, 23, 8;
L_00000203c488c370 .part v00000203c47f6320_0, 23, 8;
L_00000203c488d270 .part v00000203c47f7fe0_0, 31, 1;
L_00000203c488d1d0 .part v00000203c47f6320_0, 31, 1;
L_00000203c488cc30 .concat [ 23 8 1 0], v00000203c47f7b80_0, v00000203c47f9d40_0, v00000203c47f8bc0_0;
S_00000203c4800710 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_00000203c4800d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdb1e0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c47f81c0_0 .net "A", 31 0, v00000203c480eec0_0;  alias, 1 drivers
v00000203c47f8ee0_0 .net "A_Exponent", 7 0, L_00000203c488c5f0;  1 drivers
v00000203c47f8120_0 .net "A_Mantissa", 23 0, L_00000203c488c2d0;  1 drivers
v00000203c47f97a0_0 .net "A_sign", 0 0, L_00000203c488c7d0;  1 drivers
v00000203c47f9a20_0 .net "B", 31 0, L_00000203c488d9f0;  1 drivers
v00000203c47f7a40_0 .net "B_Exponent", 7 0, L_00000203c488dd10;  1 drivers
v00000203c47f89e0_0 .net "B_Mantissa", 23 0, L_00000203c488c910;  1 drivers
v00000203c47f8580_0 .net "B_sign", 0 0, L_00000203c488c9b0;  1 drivers
v00000203c47f8940_0 .var "Exponent", 7 0;
v00000203c47f8da0_0 .var "Mantissa", 22 0;
v00000203c47f98e0_0 .var "Sign", 0 0;
v00000203c47f95c0_0 .var "Temp_Exponent", 8 0;
v00000203c47f8e40_0 .var "Temp_Mantissa", 47 0;
L_00000203c4838318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f8f80_0 .net/2u *"_ivl_0", 0 0, L_00000203c4838318;  1 drivers
v00000203c47f8d00_0 .net *"_ivl_3", 22 0, L_00000203c488e710;  1 drivers
L_00000203c4838360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47f9020_0 .net/2u *"_ivl_6", 0 0, L_00000203c4838360;  1 drivers
v00000203c47f8b20_0 .net *"_ivl_9", 22 0, L_00000203c488c550;  1 drivers
v00000203c47f9c00_0 .net "result", 31 0, L_00000203c488ca50;  alias, 1 drivers
E_00000203c3fdb360/0 .event anyedge, v00000203c47f8ee0_0, v00000203c47f7a40_0, v00000203c47f8120_0, v00000203c47f89e0_0;
E_00000203c3fdb360/1 .event anyedge, v00000203c47f8e40_0, v00000203c47f95c0_0, v00000203c47f97a0_0, v00000203c47f8580_0;
E_00000203c3fdb360 .event/or E_00000203c3fdb360/0, E_00000203c3fdb360/1;
L_00000203c488e710 .part v00000203c480eec0_0, 0, 23;
L_00000203c488c2d0 .concat [ 23 1 0 0], L_00000203c488e710, L_00000203c4838318;
L_00000203c488c550 .part L_00000203c488d9f0, 0, 23;
L_00000203c488c910 .concat [ 23 1 0 0], L_00000203c488c550, L_00000203c4838360;
L_00000203c488c5f0 .part v00000203c480eec0_0, 23, 8;
L_00000203c488dd10 .part L_00000203c488d9f0, 23, 8;
L_00000203c488c7d0 .part v00000203c480eec0_0, 31, 1;
L_00000203c488c9b0 .part L_00000203c488d9f0, 31, 1;
L_00000203c488ca50 .concat [ 23 8 1 0], v00000203c47f8da0_0, v00000203c47f8940_0, v00000203c47f98e0_0;
S_00000203c4800bc0 .scope module, "E1" "ieee754_natural_exponential" 4 387, 5 297 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdb4a0 .param/l "ITER" 0 5 297, +C4<00000000000000000000000000001010>;
v00000203c480f1e0_0 .net "A", 31 0, v00000203c48128e0_0;  alias, 1 drivers
v00000203c480d700_0 .net "A1_M2", 31 0, v00000203c47fbc80_0;  1 drivers
v00000203c480e740_0 .net "A2_OUT", 31 0, v00000203c47dd1e0_0;  1 drivers
v00000203c480db60_0 .net "D1_A2", 31 0, v00000203c480b400_0;  1 drivers
v00000203c480d2a0_0 .net "M1_D1", 31 0, L_00000203c48a6f90;  1 drivers
v00000203c480d7a0_0 .net "M2_D1", 31 0, L_00000203c48a57d0;  1 drivers
v00000203c480e920_0 .var/i "clk", 31 0;
v00000203c480d340_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c480e9c0_0 .var "div_enable", 0 0;
v00000203c480de80_0 .var "fatorial_count", 31 0;
v00000203c480df20_0 .var "fatorial_mul", 31 0;
v00000203c480dc00_0 .var/i "index_division", 31 0;
v00000203c480e240_0 .var/i "index_fatorial", 31 0;
v00000203c480d980_0 .var "natural_exponential_counter", 2 0;
v00000203c480ed80_0 .var "natural_exponential_sum", 31 0;
v00000203c480e7e0_0 .var "pontential_mul", 31 0;
v00000203c480eec0_0 .var "result", 31 0;
S_00000203c4806030 .scope module, "A1" "ieee754_adder" 5 317, 5 61 0, S_00000203c4800bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdb5e0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c48373a0 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47fb6e0_0 .net "A", 31 0, L_00000203c48373a0;  1 drivers
v00000203c47fb1e0_0 .net "A_Exponent", 7 0, L_00000203c48a5e10;  1 drivers
v00000203c47faba0_0 .net "A_Mantissa", 23 0, L_00000203c48a6b30;  1 drivers
v00000203c47fb3c0_0 .net "A_sign", 0 0, L_00000203c48a5230;  1 drivers
v00000203c47fab00_0 .var "A_swap", 31 0;
v00000203c47fa600_0 .net "B", 31 0, v00000203c480de80_0;  1 drivers
v00000203c47fa4c0_0 .net "B_Exponent", 7 0, L_00000203c48a6090;  1 drivers
v00000203c47fa2e0_0 .net "B_Mantissa", 23 0, L_00000203c48a6e50;  1 drivers
v00000203c47fa6a0_0 .var "B_shifted_mantissa", 23 0;
v00000203c47fa7e0_0 .net "B_sign", 0 0, L_00000203c48a64f0;  1 drivers
v00000203c47fb460_0 .var "B_swap", 31 0;
v00000203c47fb640_0 .var "Exponent", 7 0;
v00000203c47fb280_0 .var "Temp_Mantissa", 23 0;
L_00000203c4837280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47fa1a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837280;  1 drivers
L_00000203c4837310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47fb820_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837310;  1 drivers
v00000203c47fb500_0 .net *"_ivl_23", 30 0, L_00000203c48a6770;  1 drivers
L_00000203c4837358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47fbdc0_0 .net/2u *"_ivl_26", 0 0, L_00000203c4837358;  1 drivers
v00000203c47fb0a0_0 .net *"_ivl_29", 30 0, L_00000203c48a5730;  1 drivers
v00000203c47fbaa0_0 .net *"_ivl_3", 22 0, L_00000203c48a61d0;  1 drivers
L_00000203c48372c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47fa740_0 .net/2u *"_ivl_6", 0 0, L_00000203c48372c8;  1 drivers
v00000203c47fb960_0 .net *"_ivl_9", 22 0, L_00000203c48a6590;  1 drivers
v00000203c47fa560_0 .var "carry", 0 0;
v00000203c47fa420_0 .net "comp", 0 0, v00000203c47fa100_0;  1 drivers
v00000203c47fa880_0 .var "diff_Exponent", 7 0;
v00000203c47fac40_0 .var/i "i", 31 0;
v00000203c47fbc80_0 .var "result", 31 0;
E_00000203c3fda720/0 .event anyedge, v00000203c47fa100_0, v00000203c47fb6e0_0, v00000203c47fa600_0, v00000203c47fb1e0_0;
E_00000203c3fda720/1 .event anyedge, v00000203c47fa4c0_0, v00000203c47fa2e0_0, v00000203c47fa880_0, v00000203c47fb3c0_0;
E_00000203c3fda720/2 .event anyedge, v00000203c47fa7e0_0, v00000203c47faba0_0, v00000203c47fa6a0_0, v00000203c47fa560_0;
E_00000203c3fda720/3 .event anyedge, v00000203c47fb280_0, v00000203c47fb640_0;
E_00000203c3fda720 .event/or E_00000203c3fda720/0, E_00000203c3fda720/1, E_00000203c3fda720/2, E_00000203c3fda720/3;
L_00000203c48a61d0 .part v00000203c47fab00_0, 0, 23;
L_00000203c48a6b30 .concat [ 23 1 0 0], L_00000203c48a61d0, L_00000203c4837280;
L_00000203c48a6590 .part v00000203c47fb460_0, 0, 23;
L_00000203c48a6e50 .concat [ 23 1 0 0], L_00000203c48a6590, L_00000203c48372c8;
L_00000203c48a5e10 .part v00000203c47fab00_0, 23, 8;
L_00000203c48a6090 .part v00000203c47fb460_0, 23, 8;
L_00000203c48a5230 .part v00000203c47fab00_0, 31, 1;
L_00000203c48a64f0 .part v00000203c47fb460_0, 31, 1;
L_00000203c48a6770 .part L_00000203c48373a0, 0, 31;
L_00000203c48a73f0 .concat [ 31 1 0 0], L_00000203c48a6770, L_00000203c4837310;
L_00000203c48a5730 .part v00000203c480de80_0, 0, 31;
L_00000203c48a7670 .concat [ 31 1 0 0], L_00000203c48a5730, L_00000203c4837358;
S_00000203c4805b80 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4806030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47f7900_0 .net "A", 31 0, L_00000203c48a73f0;  1 drivers
v00000203c47f7cc0_0 .net "B", 31 0, L_00000203c48a7670;  1 drivers
v00000203c47fa100_0 .var "result", 0 0;
E_00000203c3fda7e0 .event anyedge, v00000203c47f7900_0, v00000203c47f7cc0_0, v00000203c47fa100_0;
S_00000203c48077a0 .scope module, "A2" "ieee754_adder" 5 340, 5 61 0, S_00000203c4800bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdb8e0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c47fba00_0 .net "A", 31 0, v00000203c480b400_0;  alias, 1 drivers
v00000203c47fb780_0 .net "A_Exponent", 7 0, L_00000203c48aaeb0;  1 drivers
v00000203c47fa9c0_0 .net "A_Mantissa", 23 0, L_00000203c48aae10;  1 drivers
v00000203c47fb320_0 .net "A_sign", 0 0, L_00000203c48ab3b0;  1 drivers
v00000203c47faa60_0 .var "A_swap", 31 0;
v00000203c47fb5a0_0 .net "B", 31 0, v00000203c480ed80_0;  1 drivers
v00000203c47face0_0 .net "B_Exponent", 7 0, L_00000203c48aa690;  1 drivers
v00000203c47fad80_0 .net "B_Mantissa", 23 0, L_00000203c48ab590;  1 drivers
v00000203c47fbb40_0 .var "B_shifted_mantissa", 23 0;
v00000203c47fbe60_0 .net "B_sign", 0 0, L_00000203c48aa7d0;  1 drivers
v00000203c47fbbe0_0 .var "B_swap", 31 0;
v00000203c47fbd20_0 .var "Exponent", 7 0;
v00000203c47fbf00_0 .var "Temp_Mantissa", 23 0;
L_00000203c4837b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47fbfa0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837b80;  1 drivers
L_00000203c4837c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47fa240_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837c10;  1 drivers
v00000203c47fae20_0 .net *"_ivl_23", 30 0, L_00000203c48aba90;  1 drivers
L_00000203c4837c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47fa380_0 .net/2u *"_ivl_26", 0 0, L_00000203c4837c58;  1 drivers
v00000203c47faec0_0 .net *"_ivl_29", 30 0, L_00000203c48aaaf0;  1 drivers
v00000203c47fb000_0 .net *"_ivl_3", 22 0, L_00000203c48aa190;  1 drivers
L_00000203c4837bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47fb140_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837bc8;  1 drivers
v00000203c47dc920_0 .net *"_ivl_9", 22 0, L_00000203c48aab90;  1 drivers
v00000203c47dc2e0_0 .var "carry", 0 0;
v00000203c47dde60_0 .net "comp", 0 0, v00000203c47faf60_0;  1 drivers
v00000203c47dcce0_0 .var "diff_Exponent", 7 0;
v00000203c47dc240_0 .var/i "i", 31 0;
v00000203c47dd1e0_0 .var "result", 31 0;
E_00000203c3fdb920/0 .event anyedge, v00000203c47faf60_0, v00000203c47fba00_0, v00000203c47fb5a0_0, v00000203c47fb780_0;
E_00000203c3fdb920/1 .event anyedge, v00000203c47face0_0, v00000203c47fad80_0, v00000203c47dcce0_0, v00000203c47fb320_0;
E_00000203c3fdb920/2 .event anyedge, v00000203c47fbe60_0, v00000203c47fa9c0_0, v00000203c47fbb40_0, v00000203c47dc2e0_0;
E_00000203c3fdb920/3 .event anyedge, v00000203c47fbf00_0, v00000203c47fbd20_0;
E_00000203c3fdb920 .event/or E_00000203c3fdb920/0, E_00000203c3fdb920/1, E_00000203c3fdb920/2, E_00000203c3fdb920/3;
L_00000203c48aa190 .part v00000203c47faa60_0, 0, 23;
L_00000203c48aae10 .concat [ 23 1 0 0], L_00000203c48aa190, L_00000203c4837b80;
L_00000203c48aab90 .part v00000203c47fbbe0_0, 0, 23;
L_00000203c48ab590 .concat [ 23 1 0 0], L_00000203c48aab90, L_00000203c4837bc8;
L_00000203c48aaeb0 .part v00000203c47faa60_0, 23, 8;
L_00000203c48aa690 .part v00000203c47fbbe0_0, 23, 8;
L_00000203c48ab3b0 .part v00000203c47faa60_0, 31, 1;
L_00000203c48aa7d0 .part v00000203c47fbbe0_0, 31, 1;
L_00000203c48aba90 .part v00000203c480b400_0, 0, 31;
L_00000203c48ab310 .concat [ 31 1 0 0], L_00000203c48aba90, L_00000203c4837c10;
L_00000203c48aaaf0 .part v00000203c480ed80_0, 0, 31;
L_00000203c48ab450 .concat [ 31 1 0 0], L_00000203c48aaaf0, L_00000203c4837c58;
S_00000203c4804be0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c48077a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47fb8c0_0 .net "A", 31 0, L_00000203c48ab310;  1 drivers
v00000203c47fa920_0 .net "B", 31 0, L_00000203c48ab450;  1 drivers
v00000203c47faf60_0 .var "result", 0 0;
E_00000203c3fdc320 .event anyedge, v00000203c47fb8c0_0, v00000203c47fa920_0, v00000203c47faf60_0;
S_00000203c4806350 .scope module, "D1" "ieee754_divider" 5 332, 5 180 0, S_00000203c4800bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000203c47c60e0 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_00000203c47c6118 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_00000203c46cb190 .functor BUFZ 1, v00000203c480e9c0_0, C4<0>, C4<0>, C4<0>;
v00000203c480cda0_0 .net "A", 31 0, L_00000203c48a6f90;  alias, 1 drivers
v00000203c480c800_0 .net "A1_Xn", 31 0, v00000203c47dc1a0_0;  1 drivers
v00000203c480bae0_0 .net "A2_M3", 31 0, v00000203c47ddb40_0;  1 drivers
v00000203c480ba40_0 .net "B", 31 0, L_00000203c48a57d0;  alias, 1 drivers
v00000203c480afa0_0 .net "M1_A1", 31 0, L_00000203c48a77b0;  1 drivers
v00000203c480ae60_0 .net "M2_A2", 31 0, L_00000203c48a8bb0;  1 drivers
v00000203c480c8a0_0 .net "M3_M4", 31 0, L_00000203c48a87f0;  1 drivers
v00000203c480b540_0 .net "M4_OUT", 31 0, L_00000203c48a86b0;  1 drivers
v00000203c480aaa0_0 .var "Xn", 31 0;
L_00000203c4837748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480af00_0 .net/2u *"_ivl_14", 0 0, L_00000203c4837748;  1 drivers
v00000203c480c940_0 .net *"_ivl_17", 30 0, L_00000203c48a9d30;  1 drivers
L_00000203c4837508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c480bfe0_0 .net/2u *"_ivl_2", 0 0, L_00000203c4837508;  1 drivers
L_00000203c4837820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c480aa00_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837820;  1 drivers
L_00000203c4837868 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c480ab40_0 .net/2u *"_ivl_22", 7 0, L_00000203c4837868;  1 drivers
v00000203c480b0e0_0 .net *"_ivl_25", 22 0, L_00000203c48a78f0;  1 drivers
v00000203c480c080_0 .net *"_ivl_31", 0 0, L_00000203c48a8610;  1 drivers
v00000203c480a960_0 .net *"_ivl_33", 0 0, L_00000203c48a9970;  1 drivers
v00000203c480b4a0_0 .net *"_ivl_35", 30 0, L_00000203c48a9290;  1 drivers
v00000203c480ad20_0 .net *"_ivl_39", 0 0, L_00000203c48a8750;  1 drivers
L_00000203c4837550 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c480abe0_0 .net/2u *"_ivl_4", 7 0, L_00000203c4837550;  1 drivers
v00000203c480ac80_0 .net *"_ivl_41", 7 0, L_00000203c48a9f10;  1 drivers
L_00000203c4837b38 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000203c480b040_0 .net/2u *"_ivl_42", 7 0, L_00000203c4837b38;  1 drivers
v00000203c480ce40_0 .net *"_ivl_44", 7 0, L_00000203c48a9fb0;  1 drivers
v00000203c480c1c0_0 .net *"_ivl_47", 7 0, L_00000203c48a8890;  1 drivers
v00000203c480c440_0 .net *"_ivl_48", 7 0, L_00000203c48a8930;  1 drivers
v00000203c480c760_0 .net *"_ivl_51", 22 0, L_00000203c48a89d0;  1 drivers
v00000203c480bb80_0 .net *"_ivl_7", 22 0, L_00000203c48a5f50;  1 drivers
v00000203c480b220_0 .var/i "clk", 31 0;
v00000203c480b2c0_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c480b360_0 .var "divider_counter", 2 0;
v00000203c480be00_0 .net "effective_enable", 0 0, L_00000203c46cb190;  1 drivers
v00000203c480bf40_0 .net "enable", 0 0, v00000203c480e9c0_0;  1 drivers
v00000203c480c4e0_0 .var/i "index", 31 0;
v00000203c480b400_0 .var "result", 31 0;
L_00000203c48a5f50 .part L_00000203c48a57d0, 0, 23;
L_00000203c48a6130 .concat [ 23 8 1 0], L_00000203c48a5f50, L_00000203c4837550, L_00000203c4837508;
L_00000203c48a9d30 .part L_00000203c48a77b0, 0, 31;
L_00000203c48a9150 .concat [ 31 1 0 0], L_00000203c48a9d30, L_00000203c4837748;
L_00000203c48a78f0 .part L_00000203c48a57d0, 0, 23;
L_00000203c48a8430 .concat [ 23 8 1 0], L_00000203c48a78f0, L_00000203c4837868, L_00000203c4837820;
L_00000203c48a8610 .part L_00000203c48a8bb0, 31, 1;
L_00000203c48a9970 .reduce/nor L_00000203c48a8610;
L_00000203c48a9290 .part L_00000203c48a8bb0, 0, 31;
L_00000203c48a8cf0 .concat [ 31 1 0 0], L_00000203c48a9290, L_00000203c48a9970;
L_00000203c48a8750 .part L_00000203c48a57d0, 31, 1;
L_00000203c48a9f10 .part L_00000203c48a87f0, 23, 8;
L_00000203c48a9fb0 .arith/sum 8, L_00000203c48a9f10, L_00000203c4837b38;
L_00000203c48a8890 .part L_00000203c48a57d0, 23, 8;
L_00000203c48a8930 .arith/sub 8, L_00000203c48a9fb0, L_00000203c48a8890;
L_00000203c48a89d0 .part L_00000203c48a87f0, 0, 23;
L_00000203c48ab090 .concat [ 23 8 1 0], L_00000203c48a89d0, L_00000203c48a8930, L_00000203c48a8750;
S_00000203c48064e0 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_00000203c4806350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fdb9e0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c4837700 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000203c47de860_0 .net "A", 31 0, L_00000203c4837700;  1 drivers
v00000203c47dc6a0_0 .net "A_Exponent", 7 0, L_00000203c48a8250;  1 drivers
v00000203c47de220_0 .net "A_Mantissa", 23 0, L_00000203c48a91f0;  1 drivers
v00000203c47de360_0 .net "A_sign", 0 0, L_00000203c48a9470;  1 drivers
v00000203c47de7c0_0 .var "A_swap", 31 0;
v00000203c47dd820_0 .net "B", 31 0, L_00000203c48a9150;  1 drivers
v00000203c47dd960_0 .net "B_Exponent", 7 0, L_00000203c48a8e30;  1 drivers
v00000203c47dd000_0 .net "B_Mantissa", 23 0, L_00000203c48a9330;  1 drivers
v00000203c47dd780_0 .var "B_shifted_mantissa", 23 0;
v00000203c47dd140_0 .net "B_sign", 0 0, L_00000203c48a84d0;  1 drivers
v00000203c47ddf00_0 .var "B_swap", 31 0;
v00000203c47de180_0 .var "Exponent", 7 0;
v00000203c47de720_0 .var "Temp_Mantissa", 23 0;
L_00000203c48375e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47dd6e0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48375e0;  1 drivers
L_00000203c4837670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47ddfa0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837670;  1 drivers
v00000203c47ddaa0_0 .net *"_ivl_23", 30 0, L_00000203c48a9650;  1 drivers
L_00000203c48376b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47dcf60_0 .net/2u *"_ivl_26", 0 0, L_00000203c48376b8;  1 drivers
v00000203c47dce20_0 .net *"_ivl_29", 30 0, L_00000203c48a7e90;  1 drivers
v00000203c47dd280_0 .net *"_ivl_3", 22 0, L_00000203c48a6270;  1 drivers
L_00000203c4837628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47de2c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837628;  1 drivers
v00000203c47dcec0_0 .net *"_ivl_9", 22 0, L_00000203c48a7a30;  1 drivers
v00000203c47dddc0_0 .var "carry", 0 0;
v00000203c47dc880_0 .net "comp", 0 0, v00000203c47dcba0_0;  1 drivers
v00000203c47de680_0 .var "diff_Exponent", 7 0;
v00000203c47de4a0_0 .var/i "i", 31 0;
v00000203c47dc1a0_0 .var "result", 31 0;
E_00000203c3fdbfa0/0 .event anyedge, v00000203c47dcba0_0, v00000203c47de860_0, v00000203c47dd820_0, v00000203c47dc6a0_0;
E_00000203c3fdbfa0/1 .event anyedge, v00000203c47dd960_0, v00000203c47dd000_0, v00000203c47de680_0, v00000203c47de360_0;
E_00000203c3fdbfa0/2 .event anyedge, v00000203c47dd140_0, v00000203c47de220_0, v00000203c47dd780_0, v00000203c47dddc0_0;
E_00000203c3fdbfa0/3 .event anyedge, v00000203c47de720_0, v00000203c47de180_0;
E_00000203c3fdbfa0 .event/or E_00000203c3fdbfa0/0, E_00000203c3fdbfa0/1, E_00000203c3fdbfa0/2, E_00000203c3fdbfa0/3;
L_00000203c48a6270 .part v00000203c47de7c0_0, 0, 23;
L_00000203c48a91f0 .concat [ 23 1 0 0], L_00000203c48a6270, L_00000203c48375e0;
L_00000203c48a7a30 .part v00000203c47ddf00_0, 0, 23;
L_00000203c48a9330 .concat [ 23 1 0 0], L_00000203c48a7a30, L_00000203c4837628;
L_00000203c48a8250 .part v00000203c47de7c0_0, 23, 8;
L_00000203c48a8e30 .part v00000203c47ddf00_0, 23, 8;
L_00000203c48a9470 .part v00000203c47de7c0_0, 31, 1;
L_00000203c48a84d0 .part v00000203c47ddf00_0, 31, 1;
L_00000203c48a9650 .part L_00000203c4837700, 0, 31;
L_00000203c48a9830 .concat [ 31 1 0 0], L_00000203c48a9650, L_00000203c4837670;
L_00000203c48a7e90 .part L_00000203c48a9150, 0, 31;
L_00000203c48a7b70 .concat [ 31 1 0 0], L_00000203c48a7e90, L_00000203c48376b8;
S_00000203c4804280 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c48064e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47ddbe0_0 .net "A", 31 0, L_00000203c48a9830;  1 drivers
v00000203c47de400_0 .net "B", 31 0, L_00000203c48a7b70;  1 drivers
v00000203c47dcba0_0 .var "result", 0 0;
E_00000203c3fdbaa0 .event anyedge, v00000203c47ddbe0_0, v00000203c47de400_0, v00000203c47dcba0_0;
S_00000203c4804410 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_00000203c4806350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd9460 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_00000203c48379d0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203c47de5e0_0 .net "A", 31 0, L_00000203c48379d0;  1 drivers
v00000203c47dd0a0_0 .net "A_Exponent", 7 0, L_00000203c48aa050;  1 drivers
v00000203c47dc7e0_0 .net "A_Mantissa", 23 0, L_00000203c48a8a70;  1 drivers
v00000203c47dd320_0 .net "A_sign", 0 0, L_00000203c48a9a10;  1 drivers
v00000203c47dc380_0 .var "A_swap", 31 0;
v00000203c47dd3c0_0 .net "B", 31 0, L_00000203c48a8cf0;  1 drivers
v00000203c47de040_0 .net "B_Exponent", 7 0, L_00000203c48a7f30;  1 drivers
v00000203c47dc100_0 .net "B_Mantissa", 23 0, L_00000203c48a7cb0;  1 drivers
v00000203c47dc420_0 .var "B_shifted_mantissa", 23 0;
v00000203c47dd460_0 .net "B_sign", 0 0, L_00000203c48a9dd0;  1 drivers
v00000203c47dd8c0_0 .var "B_swap", 31 0;
v00000203c47dc4c0_0 .var "Exponent", 7 0;
v00000203c47ddd20_0 .var "Temp_Mantissa", 23 0;
L_00000203c48378b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47dda00_0 .net/2u *"_ivl_0", 0 0, L_00000203c48378b0;  1 drivers
L_00000203c4837940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47dc560_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837940;  1 drivers
v00000203c47dc9c0_0 .net *"_ivl_23", 30 0, L_00000203c48a7fd0;  1 drivers
L_00000203c4837988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c47dd500_0 .net/2u *"_ivl_26", 0 0, L_00000203c4837988;  1 drivers
v00000203c47dc740_0 .net *"_ivl_29", 30 0, L_00000203c48a7d50;  1 drivers
v00000203c47de0e0_0 .net *"_ivl_3", 22 0, L_00000203c48a7c10;  1 drivers
L_00000203c48378f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c47dc600_0 .net/2u *"_ivl_6", 0 0, L_00000203c48378f8;  1 drivers
v00000203c47dca60_0 .net *"_ivl_9", 22 0, L_00000203c48a7ad0;  1 drivers
v00000203c47dcb00_0 .var "carry", 0 0;
v00000203c47ddc80_0 .net "comp", 0 0, v00000203c47dd640_0;  1 drivers
v00000203c47dcc40_0 .var "diff_Exponent", 7 0;
v00000203c47dd5a0_0 .var/i "i", 31 0;
v00000203c47ddb40_0 .var "result", 31 0;
E_00000203c3fd9020/0 .event anyedge, v00000203c47dd640_0, v00000203c47de5e0_0, v00000203c47dd3c0_0, v00000203c47dd0a0_0;
E_00000203c3fd9020/1 .event anyedge, v00000203c47de040_0, v00000203c47dc100_0, v00000203c47dcc40_0, v00000203c47dd320_0;
E_00000203c3fd9020/2 .event anyedge, v00000203c47dd460_0, v00000203c47dc7e0_0, v00000203c47dc420_0, v00000203c47dcb00_0;
E_00000203c3fd9020/3 .event anyedge, v00000203c47ddd20_0, v00000203c47dc4c0_0;
E_00000203c3fd9020 .event/or E_00000203c3fd9020/0, E_00000203c3fd9020/1, E_00000203c3fd9020/2, E_00000203c3fd9020/3;
L_00000203c48a7c10 .part v00000203c47dc380_0, 0, 23;
L_00000203c48a8a70 .concat [ 23 1 0 0], L_00000203c48a7c10, L_00000203c48378b0;
L_00000203c48a7ad0 .part v00000203c47dd8c0_0, 0, 23;
L_00000203c48a7cb0 .concat [ 23 1 0 0], L_00000203c48a7ad0, L_00000203c48378f8;
L_00000203c48aa050 .part v00000203c47dc380_0, 23, 8;
L_00000203c48a7f30 .part v00000203c47dd8c0_0, 23, 8;
L_00000203c48a9a10 .part v00000203c47dc380_0, 31, 1;
L_00000203c48a9dd0 .part v00000203c47dd8c0_0, 31, 1;
L_00000203c48a7fd0 .part L_00000203c48379d0, 0, 31;
L_00000203c48a8390 .concat [ 31 1 0 0], L_00000203c48a7fd0, L_00000203c4837940;
L_00000203c48a7d50 .part L_00000203c48a8cf0, 0, 31;
L_00000203c48a8b10 .concat [ 31 1 0 0], L_00000203c48a7d50, L_00000203c4837988;
S_00000203c4807930 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4804410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c47dcd80_0 .net "A", 31 0, L_00000203c48a8390;  1 drivers
v00000203c47de540_0 .net "B", 31 0, L_00000203c48a8b10;  1 drivers
v00000203c47dd640_0 .var "result", 0 0;
E_00000203c3fd86a0 .event anyedge, v00000203c47dcd80_0, v00000203c47de540_0, v00000203c47dd640_0;
S_00000203c4807160 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_00000203c4806350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd9360 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c48088e0_0 .net "A", 31 0, L_00000203c48a6130;  1 drivers
v00000203c480a280_0 .net "A_Exponent", 7 0, L_00000203c48a5cd0;  1 drivers
v00000203c4808660_0 .net "A_Mantissa", 23 0, L_00000203c48a70d0;  1 drivers
v00000203c4809b00_0 .net "A_sign", 0 0, L_00000203c48a7350;  1 drivers
L_00000203c4837598 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000203c48082a0_0 .net "B", 31 0, L_00000203c4837598;  1 drivers
v00000203c4808e80_0 .net "B_Exponent", 7 0, L_00000203c48a5d70;  1 drivers
v00000203c4808de0_0 .net "B_Mantissa", 23 0, L_00000203c48a72b0;  1 drivers
v00000203c4808ac0_0 .net "B_sign", 0 0, L_00000203c48a7710;  1 drivers
v00000203c48092e0_0 .var "Exponent", 7 0;
v00000203c4808980_0 .var "Mantissa", 22 0;
v00000203c4809d80_0 .var "Sign", 0 0;
v00000203c4808d40_0 .var "Temp_Exponent", 8 0;
v00000203c4809380_0 .var "Temp_Mantissa", 47 0;
L_00000203c4837478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480a320_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837478;  1 drivers
v00000203c4809920_0 .net *"_ivl_3", 22 0, L_00000203c48a5af0;  1 drivers
L_00000203c48374c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480a5a0_0 .net/2u *"_ivl_6", 0 0, L_00000203c48374c0;  1 drivers
v00000203c4808700_0 .net *"_ivl_9", 22 0, L_00000203c48a5b90;  1 drivers
v00000203c48083e0_0 .net "result", 31 0, L_00000203c48a77b0;  alias, 1 drivers
E_00000203c3fd90e0/0 .event anyedge, v00000203c480a280_0, v00000203c4808e80_0, v00000203c4808660_0, v00000203c4808de0_0;
E_00000203c3fd90e0/1 .event anyedge, v00000203c4809380_0, v00000203c4808d40_0, v00000203c4809b00_0, v00000203c4808ac0_0;
E_00000203c3fd90e0 .event/or E_00000203c3fd90e0/0, E_00000203c3fd90e0/1;
L_00000203c48a5af0 .part L_00000203c48a6130, 0, 23;
L_00000203c48a70d0 .concat [ 23 1 0 0], L_00000203c48a5af0, L_00000203c4837478;
L_00000203c48a5b90 .part L_00000203c4837598, 0, 23;
L_00000203c48a72b0 .concat [ 23 1 0 0], L_00000203c48a5b90, L_00000203c48374c0;
L_00000203c48a5cd0 .part L_00000203c48a6130, 23, 8;
L_00000203c48a5d70 .part L_00000203c4837598, 23, 8;
L_00000203c48a7350 .part L_00000203c48a6130, 31, 1;
L_00000203c48a7710 .part L_00000203c4837598, 31, 1;
L_00000203c48a77b0 .concat [ 23 8 1 0], v00000203c4808980_0, v00000203c48092e0_0, v00000203c4809d80_0;
S_00000203c48061c0 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_00000203c4806350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd8a60 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4808a20_0 .net "A", 31 0, L_00000203c48a8430;  1 drivers
v00000203c4809740_0 .net "A_Exponent", 7 0, L_00000203c48a8070;  1 drivers
v00000203c4808b60_0 .net "A_Mantissa", 23 0, L_00000203c48a8ed0;  1 drivers
v00000203c480a000_0 .net "A_sign", 0 0, L_00000203c48a8f70;  1 drivers
v00000203c4808480_0 .net "B", 31 0, v00000203c480aaa0_0;  1 drivers
v00000203c4809420_0 .net "B_Exponent", 7 0, L_00000203c48a8570;  1 drivers
v00000203c48099c0_0 .net "B_Mantissa", 23 0, L_00000203c48a95b0;  1 drivers
v00000203c480a460_0 .net "B_sign", 0 0, L_00000203c48a7990;  1 drivers
v00000203c480a640_0 .var "Exponent", 7 0;
v00000203c48087a0_0 .var "Mantissa", 22 0;
v00000203c4809ce0_0 .var "Sign", 0 0;
v00000203c480a8c0_0 .var "Temp_Exponent", 8 0;
v00000203c480a3c0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4837790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4808340_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837790;  1 drivers
v00000203c48097e0_0 .net *"_ivl_3", 22 0, L_00000203c48a81b0;  1 drivers
L_00000203c48377d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480a500_0 .net/2u *"_ivl_6", 0 0, L_00000203c48377d8;  1 drivers
v00000203c4808840_0 .net *"_ivl_9", 22 0, L_00000203c48a8c50;  1 drivers
v00000203c4808c00_0 .net "result", 31 0, L_00000203c48a8bb0;  alias, 1 drivers
E_00000203c3fd8be0/0 .event anyedge, v00000203c4809740_0, v00000203c4809420_0, v00000203c4808b60_0, v00000203c48099c0_0;
E_00000203c3fd8be0/1 .event anyedge, v00000203c480a3c0_0, v00000203c480a8c0_0, v00000203c480a000_0, v00000203c480a460_0;
E_00000203c3fd8be0 .event/or E_00000203c3fd8be0/0, E_00000203c3fd8be0/1;
L_00000203c48a81b0 .part L_00000203c48a8430, 0, 23;
L_00000203c48a8ed0 .concat [ 23 1 0 0], L_00000203c48a81b0, L_00000203c4837790;
L_00000203c48a8c50 .part v00000203c480aaa0_0, 0, 23;
L_00000203c48a95b0 .concat [ 23 1 0 0], L_00000203c48a8c50, L_00000203c48377d8;
L_00000203c48a8070 .part L_00000203c48a8430, 23, 8;
L_00000203c48a8570 .part v00000203c480aaa0_0, 23, 8;
L_00000203c48a8f70 .part L_00000203c48a8430, 31, 1;
L_00000203c48a7990 .part v00000203c480aaa0_0, 31, 1;
L_00000203c48a8bb0 .concat [ 23 8 1 0], v00000203c48087a0_0, v00000203c480a640_0, v00000203c4809ce0_0;
S_00000203c48045a0 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_00000203c4806350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd8720 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4808200_0 .net "A", 31 0, v00000203c480aaa0_0;  alias, 1 drivers
v00000203c4809880_0 .net "A_Exponent", 7 0, L_00000203c48a90b0;  1 drivers
v00000203c4808f20_0 .net "A_Mantissa", 23 0, L_00000203c48a98d0;  1 drivers
v00000203c4809ba0_0 .net "A_sign", 0 0, L_00000203c48a9510;  1 drivers
v00000203c480a6e0_0 .net "B", 31 0, v00000203c47ddb40_0;  alias, 1 drivers
v00000203c4808520_0 .net "B_Exponent", 7 0, L_00000203c48a93d0;  1 drivers
v00000203c48094c0_0 .net "B_Mantissa", 23 0, L_00000203c48a9b50;  1 drivers
v00000203c4809e20_0 .net "B_sign", 0 0, L_00000203c48a9e70;  1 drivers
v00000203c480a0a0_0 .var "Exponent", 7 0;
v00000203c4808ca0_0 .var "Mantissa", 22 0;
v00000203c48096a0_0 .var "Sign", 0 0;
v00000203c48085c0_0 .var "Temp_Exponent", 8 0;
v00000203c4808fc0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4837a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4809060_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837a18;  1 drivers
v00000203c4809100_0 .net *"_ivl_3", 22 0, L_00000203c48a7df0;  1 drivers
L_00000203c4837a60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480a780_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837a60;  1 drivers
v00000203c4809ec0_0 .net *"_ivl_9", 22 0, L_00000203c48a9010;  1 drivers
v00000203c48091a0_0 .net "result", 31 0, L_00000203c48a87f0;  alias, 1 drivers
E_00000203c3fd8c60/0 .event anyedge, v00000203c4809880_0, v00000203c4808520_0, v00000203c4808f20_0, v00000203c48094c0_0;
E_00000203c3fd8c60/1 .event anyedge, v00000203c4808fc0_0, v00000203c48085c0_0, v00000203c4809ba0_0, v00000203c4809e20_0;
E_00000203c3fd8c60 .event/or E_00000203c3fd8c60/0, E_00000203c3fd8c60/1;
L_00000203c48a7df0 .part v00000203c480aaa0_0, 0, 23;
L_00000203c48a98d0 .concat [ 23 1 0 0], L_00000203c48a7df0, L_00000203c4837a18;
L_00000203c48a9010 .part v00000203c47ddb40_0, 0, 23;
L_00000203c48a9b50 .concat [ 23 1 0 0], L_00000203c48a9010, L_00000203c4837a60;
L_00000203c48a90b0 .part v00000203c480aaa0_0, 23, 8;
L_00000203c48a93d0 .part v00000203c47ddb40_0, 23, 8;
L_00000203c48a9510 .part v00000203c480aaa0_0, 31, 1;
L_00000203c48a9e70 .part v00000203c47ddb40_0, 31, 1;
L_00000203c48a87f0 .concat [ 23 8 1 0], v00000203c4808ca0_0, v00000203c480a0a0_0, v00000203c48096a0_0;
S_00000203c48072f0 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_00000203c4806350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd8d60 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4809240_0 .net "A", 31 0, L_00000203c48a6f90;  alias, 1 drivers
v00000203c4809560_0 .net "A_Exponent", 7 0, L_00000203c48a8110;  1 drivers
v00000203c4809600_0 .net "A_Mantissa", 23 0, L_00000203c48a8d90;  1 drivers
v00000203c4809f60_0 .net "A_sign", 0 0, L_00000203c48a82f0;  1 drivers
v00000203c4809a60_0 .net "B", 31 0, L_00000203c48ab090;  1 drivers
v00000203c4809c40_0 .net "B_Exponent", 7 0, L_00000203c48a9bf0;  1 drivers
v00000203c4808160_0 .net "B_Mantissa", 23 0, L_00000203c48a9790;  1 drivers
v00000203c480a140_0 .net "B_sign", 0 0, L_00000203c48a9c90;  1 drivers
v00000203c480a1e0_0 .var "Exponent", 7 0;
v00000203c480a820_0 .var "Mantissa", 22 0;
v00000203c480c120_0 .var "Sign", 0 0;
v00000203c480bea0_0 .var "Temp_Exponent", 8 0;
v00000203c480c6c0_0 .var "Temp_Mantissa", 47 0;
L_00000203c4837aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480b180_0 .net/2u *"_ivl_0", 0 0, L_00000203c4837aa8;  1 drivers
v00000203c480cb20_0 .net *"_ivl_3", 22 0, L_00000203c48a9ab0;  1 drivers
L_00000203c4837af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480cbc0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837af0;  1 drivers
v00000203c480b5e0_0 .net *"_ivl_9", 22 0, L_00000203c48a96f0;  1 drivers
v00000203c480c260_0 .net "result", 31 0, L_00000203c48a86b0;  alias, 1 drivers
E_00000203c3fd8f20/0 .event anyedge, v00000203c4809560_0, v00000203c4809c40_0, v00000203c4809600_0, v00000203c4808160_0;
E_00000203c3fd8f20/1 .event anyedge, v00000203c480c6c0_0, v00000203c480bea0_0, v00000203c4809f60_0, v00000203c480a140_0;
E_00000203c3fd8f20 .event/or E_00000203c3fd8f20/0, E_00000203c3fd8f20/1;
L_00000203c48a9ab0 .part L_00000203c48a6f90, 0, 23;
L_00000203c48a8d90 .concat [ 23 1 0 0], L_00000203c48a9ab0, L_00000203c4837aa8;
L_00000203c48a96f0 .part L_00000203c48ab090, 0, 23;
L_00000203c48a9790 .concat [ 23 1 0 0], L_00000203c48a96f0, L_00000203c4837af0;
L_00000203c48a8110 .part L_00000203c48a6f90, 23, 8;
L_00000203c48a9bf0 .part L_00000203c48ab090, 23, 8;
L_00000203c48a82f0 .part L_00000203c48a6f90, 31, 1;
L_00000203c48a9c90 .part L_00000203c48ab090, 31, 1;
L_00000203c48a86b0 .concat [ 23 8 1 0], v00000203c480a820_0, v00000203c480a1e0_0, v00000203c480c120_0;
S_00000203c4807480 .scope module, "M1" "ieee754_multiplier" 5 311, 5 122 0, S_00000203c4800bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd87a0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c480c300_0 .net "A", 31 0, v00000203c48128e0_0;  alias, 1 drivers
v00000203c480bcc0_0 .net "A_Exponent", 7 0, L_00000203c48a55f0;  1 drivers
v00000203c480b900_0 .net "A_Mantissa", 23 0, L_00000203c48a6630;  1 drivers
v00000203c480adc0_0 .net "A_sign", 0 0, L_00000203c48a5690;  1 drivers
v00000203c480b680_0 .net "B", 31 0, v00000203c480e7e0_0;  1 drivers
v00000203c480bc20_0 .net "B_Exponent", 7 0, L_00000203c48a52d0;  1 drivers
v00000203c480c3a0_0 .net "B_Mantissa", 23 0, L_00000203c48a7530;  1 drivers
v00000203c480cc60_0 .net "B_sign", 0 0, L_00000203c48a75d0;  1 drivers
v00000203c480cee0_0 .var "Exponent", 7 0;
v00000203c480b720_0 .var "Mantissa", 22 0;
v00000203c480c580_0 .var "Sign", 0 0;
v00000203c480d0c0_0 .var "Temp_Exponent", 8 0;
v00000203c480cd00_0 .var "Temp_Mantissa", 47 0;
L_00000203c48371f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480b7c0_0 .net/2u *"_ivl_0", 0 0, L_00000203c48371f0;  1 drivers
v00000203c480c620_0 .net *"_ivl_3", 22 0, L_00000203c48a6db0;  1 drivers
L_00000203c4837238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480cf80_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837238;  1 drivers
v00000203c480b860_0 .net *"_ivl_9", 22 0, L_00000203c48a7030;  1 drivers
v00000203c480b9a0_0 .net "result", 31 0, L_00000203c48a6f90;  alias, 1 drivers
E_00000203c3fd8960/0 .event anyedge, v00000203c480bcc0_0, v00000203c480bc20_0, v00000203c480b900_0, v00000203c480c3a0_0;
E_00000203c3fd8960/1 .event anyedge, v00000203c480cd00_0, v00000203c480d0c0_0, v00000203c480adc0_0, v00000203c480cc60_0;
E_00000203c3fd8960 .event/or E_00000203c3fd8960/0, E_00000203c3fd8960/1;
L_00000203c48a6db0 .part v00000203c48128e0_0, 0, 23;
L_00000203c48a6630 .concat [ 23 1 0 0], L_00000203c48a6db0, L_00000203c48371f0;
L_00000203c48a7030 .part v00000203c480e7e0_0, 0, 23;
L_00000203c48a7530 .concat [ 23 1 0 0], L_00000203c48a7030, L_00000203c4837238;
L_00000203c48a55f0 .part v00000203c48128e0_0, 23, 8;
L_00000203c48a52d0 .part v00000203c480e7e0_0, 23, 8;
L_00000203c48a5690 .part v00000203c48128e0_0, 31, 1;
L_00000203c48a75d0 .part v00000203c480e7e0_0, 31, 1;
L_00000203c48a6f90 .concat [ 23 8 1 0], v00000203c480b720_0, v00000203c480cee0_0, v00000203c480c580_0;
S_00000203c4804730 .scope module, "M2" "ieee754_multiplier" 5 323, 5 122 0, S_00000203c4800bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd8860 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c480bd60_0 .net "A", 31 0, v00000203c47fbc80_0;  alias, 1 drivers
v00000203c480c9e0_0 .net "A_Exponent", 7 0, L_00000203c48a5410;  1 drivers
v00000203c480ca80_0 .net "A_Mantissa", 23 0, L_00000203c48a7490;  1 drivers
v00000203c480d020_0 .net "A_sign", 0 0, L_00000203c48a6ef0;  1 drivers
v00000203c480f5a0_0 .net "B", 31 0, v00000203c480df20_0;  1 drivers
v00000203c480d3e0_0 .net "B_Exponent", 7 0, L_00000203c48a5a50;  1 drivers
v00000203c480e420_0 .net "B_Mantissa", 23 0, L_00000203c48a7850;  1 drivers
v00000203c480ee20_0 .net "B_sign", 0 0, L_00000203c48a5ff0;  1 drivers
v00000203c480f0a0_0 .var "Exponent", 7 0;
v00000203c480dac0_0 .var "Mantissa", 22 0;
v00000203c480e6a0_0 .var "Sign", 0 0;
v00000203c480d5c0_0 .var "Temp_Exponent", 8 0;
v00000203c480d8e0_0 .var "Temp_Mantissa", 47 0;
L_00000203c48373e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480d660_0 .net/2u *"_ivl_0", 0 0, L_00000203c48373e8;  1 drivers
v00000203c480d200_0 .net *"_ivl_3", 22 0, L_00000203c48a6bd0;  1 drivers
L_00000203c4837430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480f6e0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837430;  1 drivers
v00000203c480ece0_0 .net *"_ivl_9", 22 0, L_00000203c48a6810;  1 drivers
v00000203c480dde0_0 .net "result", 31 0, L_00000203c48a57d0;  alias, 1 drivers
E_00000203c3fd92a0/0 .event anyedge, v00000203c480c9e0_0, v00000203c480d3e0_0, v00000203c480ca80_0, v00000203c480e420_0;
E_00000203c3fd92a0/1 .event anyedge, v00000203c480d8e0_0, v00000203c480d5c0_0, v00000203c480d020_0, v00000203c480ee20_0;
E_00000203c3fd92a0 .event/or E_00000203c3fd92a0/0, E_00000203c3fd92a0/1;
L_00000203c48a6bd0 .part v00000203c47fbc80_0, 0, 23;
L_00000203c48a7490 .concat [ 23 1 0 0], L_00000203c48a6bd0, L_00000203c48373e8;
L_00000203c48a6810 .part v00000203c480df20_0, 0, 23;
L_00000203c48a7850 .concat [ 23 1 0 0], L_00000203c48a6810, L_00000203c4837430;
L_00000203c48a5410 .part v00000203c47fbc80_0, 23, 8;
L_00000203c48a5a50 .part v00000203c480df20_0, 23, 8;
L_00000203c48a6ef0 .part v00000203c47fbc80_0, 31, 1;
L_00000203c48a5ff0 .part v00000203c480df20_0, 31, 1;
L_00000203c48a57d0 .concat [ 23 8 1 0], v00000203c480dac0_0, v00000203c480f0a0_0, v00000203c480e6a0_0;
S_00000203c4807ac0 .scope module, "M1" "ieee754_multiplier" 4 407, 5 122 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd92e0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c480d840_0 .net "A", 31 0, v00000203c48195a0_0;  alias, 1 drivers
v00000203c480dfc0_0 .net "A_Exponent", 7 0, L_00000203c488d3b0;  1 drivers
v00000203c480f140_0 .net "A_Mantissa", 23 0, L_00000203c488dc70;  1 drivers
v00000203c480ea60_0 .net "A_sign", 0 0, L_00000203c488d310;  1 drivers
v00000203c480da20_0 .net "B", 31 0, v00000203c48143c0_0;  alias, 1 drivers
v00000203c480e560_0 .net "B_Exponent", 7 0, L_00000203c488def0;  1 drivers
v00000203c480dca0_0 .net "B_Mantissa", 23 0, L_00000203c488cf50;  1 drivers
v00000203c480e060_0 .net "B_sign", 0 0, L_00000203c488caf0;  1 drivers
v00000203c480d480_0 .var "Exponent", 7 0;
v00000203c480e2e0_0 .var "Mantissa", 22 0;
v00000203c480eb00_0 .var "Sign", 0 0;
v00000203c480d520_0 .var "Temp_Exponent", 8 0;
v00000203c480dd40_0 .var "Temp_Mantissa", 47 0;
L_00000203c48383f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480ef60_0 .net/2u *"_ivl_0", 0 0, L_00000203c48383f0;  1 drivers
v00000203c480e880_0 .net *"_ivl_3", 22 0, L_00000203c488da90;  1 drivers
L_00000203c4838438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480e380_0 .net/2u *"_ivl_6", 0 0, L_00000203c4838438;  1 drivers
v00000203c480d160_0 .net *"_ivl_9", 22 0, L_00000203c488de50;  1 drivers
v00000203c480f000_0 .net "result", 31 0, L_00000203c488d6d0;  alias, 1 drivers
E_00000203c3fd9320/0 .event anyedge, v00000203c480dfc0_0, v00000203c480e560_0, v00000203c480f140_0, v00000203c480dca0_0;
E_00000203c3fd9320/1 .event anyedge, v00000203c480dd40_0, v00000203c480d520_0, v00000203c480ea60_0, v00000203c480e060_0;
E_00000203c3fd9320 .event/or E_00000203c3fd9320/0, E_00000203c3fd9320/1;
L_00000203c488da90 .part v00000203c48195a0_0, 0, 23;
L_00000203c488dc70 .concat [ 23 1 0 0], L_00000203c488da90, L_00000203c48383f0;
L_00000203c488de50 .part v00000203c48143c0_0, 0, 23;
L_00000203c488cf50 .concat [ 23 1 0 0], L_00000203c488de50, L_00000203c4838438;
L_00000203c488d3b0 .part v00000203c48195a0_0, 23, 8;
L_00000203c488def0 .part v00000203c48143c0_0, 23, 8;
L_00000203c488d310 .part v00000203c48195a0_0, 31, 1;
L_00000203c488caf0 .part v00000203c48143c0_0, 31, 1;
L_00000203c488d6d0 .concat [ 23 8 1 0], v00000203c480e2e0_0, v00000203c480d480_0, v00000203c480eb00_0;
S_00000203c4805540 .scope module, "M2" "ieee754_multiplier" 4 413, 5 122 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c3fd9420 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c480f280_0 .net "A", 31 0, L_00000203c488d6d0;  alias, 1 drivers
v00000203c480e100_0 .net "A_Exponent", 7 0, L_00000203c488d590;  1 drivers
v00000203c480e1a0_0 .net "A_Mantissa", 23 0, L_00000203c488d450;  1 drivers
v00000203c480e4c0_0 .net "A_sign", 0 0, L_00000203c488d810;  1 drivers
v00000203c480f320_0 .net "B", 31 0, L_00000203c48d3270;  alias, 1 drivers
v00000203c480e600_0 .net "B_Exponent", 7 0, L_00000203c488d630;  1 drivers
v00000203c480eba0_0 .net "B_Mantissa", 23 0, L_00000203c488d090;  1 drivers
v00000203c480ec40_0 .net "B_sign", 0 0, L_00000203c488df90;  1 drivers
v00000203c480f3c0_0 .var "Exponent", 7 0;
v00000203c480f460_0 .var "Mantissa", 22 0;
v00000203c480f500_0 .var "Sign", 0 0;
v00000203c480f640_0 .var "Temp_Exponent", 8 0;
v00000203c480f780_0 .var "Temp_Mantissa", 47 0;
L_00000203c4838480 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480f820_0 .net/2u *"_ivl_0", 0 0, L_00000203c4838480;  1 drivers
v00000203c480f8c0_0 .net *"_ivl_3", 22 0, L_00000203c488cff0;  1 drivers
L_00000203c48384c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4810900_0 .net/2u *"_ivl_6", 0 0, L_00000203c48384c8;  1 drivers
v00000203c4810e00_0 .net *"_ivl_9", 22 0, L_00000203c488d4f0;  1 drivers
v00000203c480faa0_0 .net "result", 31 0, L_00000203c488e030;  alias, 1 drivers
E_00000203c44c25a0/0 .event anyedge, v00000203c480e100_0, v00000203c480e600_0, v00000203c480e1a0_0, v00000203c480eba0_0;
E_00000203c44c25a0/1 .event anyedge, v00000203c480f780_0, v00000203c480f640_0, v00000203c480e4c0_0, v00000203c480ec40_0;
E_00000203c44c25a0 .event/or E_00000203c44c25a0/0, E_00000203c44c25a0/1;
L_00000203c488cff0 .part L_00000203c488d6d0, 0, 23;
L_00000203c488d450 .concat [ 23 1 0 0], L_00000203c488cff0, L_00000203c4838480;
L_00000203c488d4f0 .part L_00000203c48d3270, 0, 23;
L_00000203c488d090 .concat [ 23 1 0 0], L_00000203c488d4f0, L_00000203c48384c8;
L_00000203c488d590 .part L_00000203c488d6d0, 23, 8;
L_00000203c488d630 .part L_00000203c48d3270, 23, 8;
L_00000203c488d810 .part L_00000203c488d6d0, 31, 1;
L_00000203c488df90 .part L_00000203c48d3270, 31, 1;
L_00000203c488e030 .concat [ 23 8 1 0], v00000203c480f460_0, v00000203c480f3c0_0, v00000203c480f500_0;
S_00000203c4806670 .scope module, "Z" "Z" 4 378, 4 21 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000203c44c1ae0 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000011>;
v00000203c4813920_0 .net "A1_Z", 31 0, v00000203c4811c60_0;  1 drivers
v00000203c4813740_0 .net "A2_OUT", 31 0, v00000203c48105e0_0;  1 drivers
v00000203c4813e20_0 .net "M1_A1", 31 0, L_00000203c48a2e90;  1 drivers
v00000203c48122a0_0 .var "Z", 31 0;
v00000203c4813240_0 .net "bias", 31 0, v00000203c4812980_0;  1 drivers
v00000203c4814140_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c48131a0_0 .net "enable", 0 0, v00000203c4814000_0;  1 drivers
v00000203c48137e0_0 .var "index", 31 0;
v00000203c4812200_0 .net "neuron_input", 31 0, v00000203c48143c0_0;  alias, 1 drivers
o00000203c473f088 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4813f60_0 .net "reset", 0 0, o00000203c473f088;  0 drivers
v00000203c48128e0_0 .var "result", 31 0;
v00000203c4813880_0 .net "weight", 31 0, v00000203c4813420_0;  alias, 1 drivers
S_00000203c48048c0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_00000203c4806670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c44c1be0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4810fe0_0 .net "A", 31 0, v00000203c48122a0_0;  1 drivers
v00000203c4810d60_0 .net "A_Exponent", 7 0, L_00000203c48a6450;  1 drivers
v00000203c4811b20_0 .net "A_Mantissa", 23 0, L_00000203c48a2fd0;  1 drivers
v00000203c48111c0_0 .net "A_sign", 0 0, L_00000203c48a5370;  1 drivers
v00000203c48109a0_0 .var "A_swap", 31 0;
v00000203c4811080_0 .net "B", 31 0, L_00000203c48a2e90;  alias, 1 drivers
v00000203c4810ae0_0 .net "B_Exponent", 7 0, L_00000203c48a5c30;  1 drivers
v00000203c4811760_0 .net "B_Mantissa", 23 0, L_00000203c48a66d0;  1 drivers
v00000203c48119e0_0 .var "B_shifted_mantissa", 23 0;
v00000203c4811a80_0 .net "B_sign", 0 0, L_00000203c48a63b0;  1 drivers
v00000203c4810f40_0 .var "B_swap", 31 0;
v00000203c4810ea0_0 .var "Exponent", 7 0;
v00000203c480fb40_0 .var "Temp_Mantissa", 23 0;
L_00000203c4836fb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4811580_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836fb0;  1 drivers
L_00000203c4837040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4811120_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837040;  1 drivers
v00000203c4811d00_0 .net *"_ivl_23", 30 0, L_00000203c48a6310;  1 drivers
L_00000203c4837088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4810180_0 .net/2u *"_ivl_26", 0 0, L_00000203c4837088;  1 drivers
v00000203c48118a0_0 .net *"_ivl_29", 30 0, L_00000203c48a5550;  1 drivers
v00000203c480ff00_0 .net *"_ivl_3", 22 0, L_00000203c48a2f30;  1 drivers
L_00000203c4836ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c48116c0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836ff8;  1 drivers
v00000203c480fdc0_0 .net *"_ivl_9", 22 0, L_00000203c48a5190;  1 drivers
v00000203c48100e0_0 .var "carry", 0 0;
v00000203c4811da0_0 .net "comp", 0 0, v00000203c4811940_0;  1 drivers
v00000203c4810540_0 .var "diff_Exponent", 7 0;
v00000203c4811bc0_0 .var/i "i", 31 0;
v00000203c4811c60_0 .var "result", 31 0;
E_00000203c44c23e0/0 .event anyedge, v00000203c4811940_0, v00000203c4810fe0_0, v00000203c4811080_0, v00000203c4810d60_0;
E_00000203c44c23e0/1 .event anyedge, v00000203c4810ae0_0, v00000203c4811760_0, v00000203c4810540_0, v00000203c48111c0_0;
E_00000203c44c23e0/2 .event anyedge, v00000203c4811a80_0, v00000203c4811b20_0, v00000203c48119e0_0, v00000203c48100e0_0;
E_00000203c44c23e0/3 .event anyedge, v00000203c480fb40_0, v00000203c4810ea0_0;
E_00000203c44c23e0 .event/or E_00000203c44c23e0/0, E_00000203c44c23e0/1, E_00000203c44c23e0/2, E_00000203c44c23e0/3;
L_00000203c48a2f30 .part v00000203c48109a0_0, 0, 23;
L_00000203c48a2fd0 .concat [ 23 1 0 0], L_00000203c48a2f30, L_00000203c4836fb0;
L_00000203c48a5190 .part v00000203c4810f40_0, 0, 23;
L_00000203c48a66d0 .concat [ 23 1 0 0], L_00000203c48a5190, L_00000203c4836ff8;
L_00000203c48a6450 .part v00000203c48109a0_0, 23, 8;
L_00000203c48a5c30 .part v00000203c4810f40_0, 23, 8;
L_00000203c48a5370 .part v00000203c48109a0_0, 31, 1;
L_00000203c48a63b0 .part v00000203c4810f40_0, 31, 1;
L_00000203c48a6310 .part v00000203c48122a0_0, 0, 31;
L_00000203c48a54b0 .concat [ 31 1 0 0], L_00000203c48a6310, L_00000203c4837040;
L_00000203c48a5550 .part L_00000203c48a2e90, 0, 31;
L_00000203c48a5910 .concat [ 31 1 0 0], L_00000203c48a5550, L_00000203c4837088;
S_00000203c4806800 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c48048c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c480fa00_0 .net "A", 31 0, L_00000203c48a54b0;  1 drivers
v00000203c48114e0_0 .net "B", 31 0, L_00000203c48a5910;  1 drivers
v00000203c4811940_0 .var "result", 0 0;
E_00000203c44c1c60 .event anyedge, v00000203c480fa00_0, v00000203c48114e0_0, v00000203c4811940_0;
S_00000203c4804a50 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_00000203c4806670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c44c24a0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4810b80_0 .net "A", 31 0, v00000203c48122a0_0;  alias, 1 drivers
v00000203c4810c20_0 .net "A_Exponent", 7 0, L_00000203c48a6950;  1 drivers
v00000203c480fbe0_0 .net "A_Mantissa", 23 0, L_00000203c48a6d10;  1 drivers
v00000203c4811260_0 .net "A_sign", 0 0, L_00000203c48a7210;  1 drivers
v00000203c4811300_0 .var "A_swap", 31 0;
v00000203c480fc80_0 .net "B", 31 0, v00000203c4812980_0;  alias, 1 drivers
v00000203c4811620_0 .net "B_Exponent", 7 0, L_00000203c48a5870;  1 drivers
v00000203c48113a0_0 .net "B_Mantissa", 23 0, L_00000203c48a7170;  1 drivers
v00000203c4811e40_0 .var "B_shifted_mantissa", 23 0;
v00000203c4810cc0_0 .net "B_sign", 0 0, L_00000203c48a69f0;  1 drivers
v00000203c4811440_0 .var "B_swap", 31 0;
v00000203c480fd20_0 .var "Exponent", 7 0;
v00000203c4811800_0 .var "Temp_Mantissa", 23 0;
L_00000203c48370d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4810220_0 .net/2u *"_ivl_0", 0 0, L_00000203c48370d0;  1 drivers
L_00000203c4837160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c480fe60_0 .net/2u *"_ivl_20", 0 0, L_00000203c4837160;  1 drivers
v00000203c4811ee0_0 .net *"_ivl_23", 30 0, L_00000203c48a68b0;  1 drivers
L_00000203c48371a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4811f80_0 .net/2u *"_ivl_26", 0 0, L_00000203c48371a8;  1 drivers
v00000203c4812020_0 .net *"_ivl_29", 30 0, L_00000203c48a5eb0;  1 drivers
v00000203c48120c0_0 .net *"_ivl_3", 22 0, L_00000203c48a6c70;  1 drivers
L_00000203c4837118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c480f960_0 .net/2u *"_ivl_6", 0 0, L_00000203c4837118;  1 drivers
v00000203c4810720_0 .net *"_ivl_9", 22 0, L_00000203c48a59b0;  1 drivers
v00000203c48104a0_0 .var "carry", 0 0;
v00000203c480ffa0_0 .net "comp", 0 0, v00000203c4810a40_0;  1 drivers
v00000203c48102c0_0 .var "diff_Exponent", 7 0;
v00000203c4810360_0 .var/i "i", 31 0;
v00000203c48105e0_0 .var "result", 31 0;
E_00000203c44c2c20/0 .event anyedge, v00000203c4810a40_0, v00000203c4810fe0_0, v00000203c480fc80_0, v00000203c4810c20_0;
E_00000203c44c2c20/1 .event anyedge, v00000203c4811620_0, v00000203c48113a0_0, v00000203c48102c0_0, v00000203c4811260_0;
E_00000203c44c2c20/2 .event anyedge, v00000203c4810cc0_0, v00000203c480fbe0_0, v00000203c4811e40_0, v00000203c48104a0_0;
E_00000203c44c2c20/3 .event anyedge, v00000203c4811800_0, v00000203c480fd20_0;
E_00000203c44c2c20 .event/or E_00000203c44c2c20/0, E_00000203c44c2c20/1, E_00000203c44c2c20/2, E_00000203c44c2c20/3;
L_00000203c48a6c70 .part v00000203c4811300_0, 0, 23;
L_00000203c48a6d10 .concat [ 23 1 0 0], L_00000203c48a6c70, L_00000203c48370d0;
L_00000203c48a59b0 .part v00000203c4811440_0, 0, 23;
L_00000203c48a7170 .concat [ 23 1 0 0], L_00000203c48a59b0, L_00000203c4837118;
L_00000203c48a6950 .part v00000203c4811300_0, 23, 8;
L_00000203c48a5870 .part v00000203c4811440_0, 23, 8;
L_00000203c48a7210 .part v00000203c4811300_0, 31, 1;
L_00000203c48a69f0 .part v00000203c4811440_0, 31, 1;
L_00000203c48a68b0 .part v00000203c48122a0_0, 0, 31;
L_00000203c48a6a90 .concat [ 31 1 0 0], L_00000203c48a68b0, L_00000203c4837160;
L_00000203c48a5eb0 .part v00000203c4812980_0, 0, 31;
L_00000203c48a50f0 .concat [ 31 1 0 0], L_00000203c48a5eb0, L_00000203c48371a8;
S_00000203c4807c50 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4804a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4810040_0 .net "A", 31 0, L_00000203c48a6a90;  1 drivers
v00000203c4810400_0 .net "B", 31 0, L_00000203c48a50f0;  1 drivers
v00000203c4810a40_0 .var "result", 0 0;
E_00000203c44c2c60 .event anyedge, v00000203c4810040_0, v00000203c4810400_0, v00000203c4810a40_0;
S_00000203c4804d70 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_00000203c4806670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c44c2f20 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v00000203c4810680_0 .net "A", 31 0, v00000203c4813420_0;  alias, 1 drivers
v00000203c48107c0_0 .net "A_Exponent", 7 0, L_00000203c48a2ad0;  1 drivers
v00000203c4810860_0 .net "A_Mantissa", 23 0, L_00000203c48a4e70;  1 drivers
v00000203c4812160_0 .net "A_sign", 0 0, L_00000203c48a2c10;  1 drivers
v00000203c48146e0_0 .net "B", 31 0, v00000203c48143c0_0;  alias, 1 drivers
v00000203c4812d40_0 .net "B_Exponent", 7 0, L_00000203c48a2b70;  1 drivers
v00000203c48132e0_0 .net "B_Mantissa", 23 0, L_00000203c48a2990;  1 drivers
v00000203c4814280_0 .net "B_sign", 0 0, L_00000203c48a2df0;  1 drivers
v00000203c48140a0_0 .var "Exponent", 7 0;
v00000203c48145a0_0 .var "Mantissa", 22 0;
v00000203c4812700_0 .var "Sign", 0 0;
v00000203c4813d80_0 .var "Temp_Exponent", 8 0;
v00000203c4813a60_0 .var "Temp_Mantissa", 47 0;
L_00000203c4836f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4813ba0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4836f20;  1 drivers
v00000203c4813560_0 .net *"_ivl_3", 22 0, L_00000203c48a2a30;  1 drivers
L_00000203c4836f68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4812ca0_0 .net/2u *"_ivl_6", 0 0, L_00000203c4836f68;  1 drivers
v00000203c4813380_0 .net *"_ivl_9", 22 0, L_00000203c48a3b10;  1 drivers
v00000203c4813ec0_0 .net "result", 31 0, L_00000203c48a2e90;  alias, 1 drivers
E_00000203c44c34a0/0 .event anyedge, v00000203c48107c0_0, v00000203c4812d40_0, v00000203c4810860_0, v00000203c48132e0_0;
E_00000203c44c34a0/1 .event anyedge, v00000203c4813a60_0, v00000203c4813d80_0, v00000203c4812160_0, v00000203c4814280_0;
E_00000203c44c34a0 .event/or E_00000203c44c34a0/0, E_00000203c44c34a0/1;
L_00000203c48a2a30 .part v00000203c4813420_0, 0, 23;
L_00000203c48a4e70 .concat [ 23 1 0 0], L_00000203c48a2a30, L_00000203c4836f20;
L_00000203c48a3b10 .part v00000203c48143c0_0, 0, 23;
L_00000203c48a2990 .concat [ 23 1 0 0], L_00000203c48a3b10, L_00000203c4836f68;
L_00000203c48a2ad0 .part v00000203c4813420_0, 23, 8;
L_00000203c48a2b70 .part v00000203c48143c0_0, 23, 8;
L_00000203c48a2c10 .part v00000203c4813420_0, 31, 1;
L_00000203c48a2df0 .part v00000203c48143c0_0, 31, 1;
L_00000203c48a2e90 .concat [ 23 8 1 0], v00000203c48145a0_0, v00000203c48140a0_0, v00000203c4812700_0;
S_00000203c4807610 .scope module, "mem" "memory_parametrized" 4 368, 6 33 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000203c44c2320 .param/l "WORDS" 0 6 34, +C4<00000000000000000000000000000011>;
v00000203c4812de0_0 .net "address", 1 0, v00000203c4814460_0;  1 drivers
v00000203c4812520_0 .net "clock", 0 0, o00000203c471aea8;  alias, 0 drivers
v00000203c4812340_0 .var/i "i", 31 0;
v00000203c48148c0 .array "mem", 2 0, 31 0;
v00000203c4813420_0 .var "read_data", 31 0;
o00000203c473f268 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c48139c0_0 .net "reset", 0 0, o00000203c473f268;  0 drivers
v00000203c4814320_0 .net "write_data", 31 0, v00000203c47f4a20_0;  alias, 1 drivers
v00000203c4814640_0 .net "write_enable", 0 0, v00000203c48150e0_0;  1 drivers
E_00000203c44c46e0 .event anyedge, v00000203c4812de0_0;
S_00000203c4807de0 .scope module, "mux" "multiplexer_parametrized" 4 360, 6 1 0, S_00000203c4801520;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000203c47c7960 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_00000203c47c7998 .param/l "NUM_INPUTS" 0 6 2, +C4<00000000000000000000000000000011>;
v00000203c4814820_0 .net "in", 95 0, L_00000203c488fed0;  alias, 1 drivers
v00000203c48143c0_0 .var "out", 31 0;
v00000203c4812840_0 .net "sel", 1 0, v00000203c4814460_0;  alias, 1 drivers
E_00000203c44c4820 .event anyedge, v00000203c4812de0_0, v00000203c47a7110_0;
S_00000203c4806e40 .scope module, "ss" "softmax_sum" 3 115, 4 296 0, S_00000203c47a0210;
 .timescale 0 0;
    .port_info 0 /INPUT 96 "input_data";
    .port_info 1 /OUTPUT 96 "output_data";
P_00000203c44c45a0 .param/l "NUM_INPUTS" 0 4 296, +C4<00000000000000000000000000000011>;
v00000203c48170c0_0 .net "A1_A2", 31 0, v00000203c4816800_0;  1 drivers
v00000203c4815900_0 .net "A1_A3", 31 0, v00000203c4814e60_0;  1 drivers
v00000203c4815fe0_0 .net "input_data", 95 0, L_00000203c48905b0;  1 drivers
v00000203c4816080_0 .var "output_data", 95 0;
E_00000203c44c4020 .event anyedge, v00000203c4814e60_0;
L_00000203c4890c90 .part L_00000203c48905b0, 0, 32;
L_00000203c4890dd0 .part L_00000203c48905b0, 32, 32;
L_00000203c488ea30 .part L_00000203c48905b0, 64, 32;
S_00000203c48053b0 .scope module, "A1" "ieee754_adder" 4 305, 5 61 0, S_00000203c4806e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c44c4760 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4814b40_0 .net "A", 31 0, L_00000203c4890c90;  1 drivers
v00000203c4814960_0 .net "A_Exponent", 7 0, L_00000203c4890bf0;  1 drivers
v00000203c48154a0_0 .net "A_Mantissa", 23 0, L_00000203c4890830;  1 drivers
v00000203c4816440_0 .net "A_sign", 0 0, L_00000203c488ed50;  1 drivers
v00000203c4815ae0_0 .var "A_swap", 31 0;
v00000203c4815a40_0 .net "B", 31 0, L_00000203c4890dd0;  1 drivers
v00000203c4814fa0_0 .net "B_Exponent", 7 0, L_00000203c488f430;  1 drivers
v00000203c4815c20_0 .net "B_Mantissa", 23 0, L_00000203c488e8f0;  1 drivers
v00000203c4815cc0_0 .var "B_shifted_mantissa", 23 0;
v00000203c4815f40_0 .net "B_sign", 0 0, L_00000203c4890d30;  1 drivers
v00000203c48164e0_0 .var "B_swap", 31 0;
v00000203c4815180_0 .var "Exponent", 7 0;
v00000203c4815680_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c48159a0_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833ec0;  1 drivers
L_00000203c4833f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c48169e0_0 .net/2u *"_ivl_20", 0 0, L_00000203c4833f50;  1 drivers
v00000203c4815720_0 .net *"_ivl_23", 30 0, L_00000203c488fc50;  1 drivers
L_00000203c4833f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4816620_0 .net/2u *"_ivl_26", 0 0, L_00000203c4833f98;  1 drivers
v00000203c4816ee0_0 .net *"_ivl_29", 30 0, L_00000203c488f390;  1 drivers
v00000203c4816c60_0 .net *"_ivl_3", 22 0, L_00000203c488fa70;  1 drivers
L_00000203c4833f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4814a00_0 .net/2u *"_ivl_6", 0 0, L_00000203c4833f08;  1 drivers
v00000203c4815ea0_0 .net *"_ivl_9", 22 0, L_00000203c488f750;  1 drivers
v00000203c48166c0_0 .var "carry", 0 0;
v00000203c4815220_0 .net "comp", 0 0, v00000203c4816760_0;  1 drivers
v00000203c4816d00_0 .var "diff_Exponent", 7 0;
v00000203c4816580_0 .var/i "i", 31 0;
v00000203c4816800_0 .var "result", 31 0;
E_00000203c44c4f20/0 .event anyedge, v00000203c4816760_0, v00000203c4814b40_0, v00000203c4815a40_0, v00000203c4814960_0;
E_00000203c44c4f20/1 .event anyedge, v00000203c4814fa0_0, v00000203c4815c20_0, v00000203c4816d00_0, v00000203c4816440_0;
E_00000203c44c4f20/2 .event anyedge, v00000203c4815f40_0, v00000203c48154a0_0, v00000203c4815cc0_0, v00000203c48166c0_0;
E_00000203c44c4f20/3 .event anyedge, v00000203c4815680_0, v00000203c4815180_0;
E_00000203c44c4f20 .event/or E_00000203c44c4f20/0, E_00000203c44c4f20/1, E_00000203c44c4f20/2, E_00000203c44c4f20/3;
L_00000203c488fa70 .part v00000203c4815ae0_0, 0, 23;
L_00000203c4890830 .concat [ 23 1 0 0], L_00000203c488fa70, L_00000203c4833ec0;
L_00000203c488f750 .part v00000203c48164e0_0, 0, 23;
L_00000203c488e8f0 .concat [ 23 1 0 0], L_00000203c488f750, L_00000203c4833f08;
L_00000203c4890bf0 .part v00000203c4815ae0_0, 23, 8;
L_00000203c488f430 .part v00000203c48164e0_0, 23, 8;
L_00000203c488ed50 .part v00000203c4815ae0_0, 31, 1;
L_00000203c4890d30 .part v00000203c48164e0_0, 31, 1;
L_00000203c488fc50 .part L_00000203c4890c90, 0, 31;
L_00000203c48900b0 .concat [ 31 1 0 0], L_00000203c488fc50, L_00000203c4833f50;
L_00000203c488f390 .part L_00000203c4890dd0, 0, 31;
L_00000203c488f570 .concat [ 31 1 0 0], L_00000203c488f390, L_00000203c4833f98;
S_00000203c4806cb0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c48053b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c4816a80_0 .net "A", 31 0, L_00000203c48900b0;  1 drivers
v00000203c4816b20_0 .net "B", 31 0, L_00000203c488f570;  1 drivers
v00000203c4816760_0 .var "result", 0 0;
E_00000203c44c6060 .event anyedge, v00000203c4816a80_0, v00000203c4816b20_0, v00000203c4816760_0;
S_00000203c4806fd0 .scope module, "A2" "ieee754_adder" 4 310, 5 61 0, S_00000203c4806e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000203c44c60a0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v00000203c4815400_0 .net "A", 31 0, v00000203c4816800_0;  alias, 1 drivers
v00000203c48155e0_0 .net "A_Exponent", 7 0, L_00000203c48906f0;  1 drivers
v00000203c4814aa0_0 .net "A_Mantissa", 23 0, L_00000203c488f7f0;  1 drivers
v00000203c4814be0_0 .net "A_sign", 0 0, L_00000203c488ec10;  1 drivers
v00000203c4816f80_0 .var "A_swap", 31 0;
v00000203c4815540_0 .net "B", 31 0, L_00000203c488ea30;  1 drivers
v00000203c4815b80_0 .net "B_Exponent", 7 0, L_00000203c488f4d0;  1 drivers
v00000203c4816bc0_0 .net "B_Mantissa", 23 0, L_00000203c488ff70;  1 drivers
v00000203c4816120_0 .var "B_shifted_mantissa", 23 0;
v00000203c4816da0_0 .net "B_sign", 0 0, L_00000203c48901f0;  1 drivers
v00000203c4814f00_0 .var "B_swap", 31 0;
v00000203c4814d20_0 .var "Exponent", 7 0;
v00000203c4814c80_0 .var "Temp_Mantissa", 23 0;
L_00000203c4833fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4815040_0 .net/2u *"_ivl_0", 0 0, L_00000203c4833fe0;  1 drivers
L_00000203c4834070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4816e40_0 .net/2u *"_ivl_20", 0 0, L_00000203c4834070;  1 drivers
v00000203c48161c0_0 .net *"_ivl_23", 30 0, L_00000203c488fcf0;  1 drivers
L_00000203c48340b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203c4816940_0 .net/2u *"_ivl_26", 0 0, L_00000203c48340b8;  1 drivers
v00000203c4815360_0 .net *"_ivl_29", 30 0, L_00000203c4890470;  1 drivers
v00000203c4815d60_0 .net *"_ivl_3", 22 0, L_00000203c4890f10;  1 drivers
L_00000203c4834028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000203c4816260_0 .net/2u *"_ivl_6", 0 0, L_00000203c4834028;  1 drivers
v00000203c4815e00_0 .net *"_ivl_9", 22 0, L_00000203c488f930;  1 drivers
v00000203c48157c0_0 .var "carry", 0 0;
v00000203c4817020_0 .net "comp", 0 0, v00000203c48168a0_0;  1 drivers
v00000203c4816300_0 .var "diff_Exponent", 7 0;
v00000203c4815860_0 .var/i "i", 31 0;
v00000203c4814e60_0 .var "result", 31 0;
E_00000203c44c6420/0 .event anyedge, v00000203c48168a0_0, v00000203c4816800_0, v00000203c4815540_0, v00000203c48155e0_0;
E_00000203c44c6420/1 .event anyedge, v00000203c4815b80_0, v00000203c4816bc0_0, v00000203c4816300_0, v00000203c4814be0_0;
E_00000203c44c6420/2 .event anyedge, v00000203c4816da0_0, v00000203c4814aa0_0, v00000203c4816120_0, v00000203c48157c0_0;
E_00000203c44c6420/3 .event anyedge, v00000203c4814c80_0, v00000203c4814d20_0;
E_00000203c44c6420 .event/or E_00000203c44c6420/0, E_00000203c44c6420/1, E_00000203c44c6420/2, E_00000203c44c6420/3;
L_00000203c4890f10 .part v00000203c4816f80_0, 0, 23;
L_00000203c488f7f0 .concat [ 23 1 0 0], L_00000203c4890f10, L_00000203c4833fe0;
L_00000203c488f930 .part v00000203c4814f00_0, 0, 23;
L_00000203c488ff70 .concat [ 23 1 0 0], L_00000203c488f930, L_00000203c4834028;
L_00000203c48906f0 .part v00000203c4816f80_0, 23, 8;
L_00000203c488f4d0 .part v00000203c4814f00_0, 23, 8;
L_00000203c488ec10 .part v00000203c4816f80_0, 31, 1;
L_00000203c48901f0 .part v00000203c4814f00_0, 31, 1;
L_00000203c488fcf0 .part v00000203c4816800_0, 0, 31;
L_00000203c4890330 .concat [ 31 1 0 0], L_00000203c488fcf0, L_00000203c4834070;
L_00000203c4890470 .part L_00000203c488ea30, 0, 31;
L_00000203c488e990 .concat [ 31 1 0 0], L_00000203c4890470, L_00000203c48340b8;
S_00000203c4804f00 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_00000203c4806fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000203c48152c0_0 .net "A", 31 0, L_00000203c4890330;  1 drivers
v00000203c48163a0_0 .net "B", 31 0, L_00000203c488e990;  1 drivers
v00000203c48168a0_0 .var "result", 0 0;
E_00000203c44c68e0 .event anyedge, v00000203c48152c0_0, v00000203c48163a0_0, v00000203c48168a0_0;
S_00000203c46dc1c0 .scope module, "bin_to_7seg" "bin_to_7seg" 6 73;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "binary";
    .port_info 1 /OUTPUT 7 "seg";
o00000203c4740d38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000203c4818ce0_0 .net "binary", 3 0, o00000203c4740d38;  0 drivers
v00000203c4817480_0 .var "seg", 6 0;
E_00000203c44c59a0 .event anyedge, v00000203c4818ce0_0;
S_00000203c4408f20 .scope module, "ieee754_to_parts" "ieee754_to_parts" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ieee754";
    .port_info 1 /OUTPUT 32 "integer_part";
    .port_info 2 /OUTPUT 32 "fractional_part";
    .port_info 3 /OUTPUT 1 "sign";
v00000203c4818e20_0 .var "exponent", 7 0;
v00000203c4819640_0 .var "fractional_part", 31 0;
o00000203c4740e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203c4817660_0 .net "ieee754", 31 0, o00000203c4740e58;  0 drivers
v00000203c48175c0_0 .var "integer_part", 31 0;
v00000203c4819140_0 .var "mantissa", 23 0;
v00000203c4817700_0 .var "sign", 0 0;
E_00000203c44c5b60 .event anyedge, v00000203c4817660_0, v00000203c4818e20_0, v00000203c4819140_0, v00000203c4819640_0;
S_00000203c4408130 .scope module, "layer_control" "layer_control" 3 177;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "enable_layer";
    .port_info 1 /OUTPUT 128 "deltafunction";
P_00000203c4214920 .param/l "MAX_NUM_NEURONS" 0 3 178, +C4<00000000000000000000000000000100>;
P_00000203c4214958 .param/l "NUM_LAYERS" 0 3 179, +C4<00000000000000000000000000000100>;
v00000203c4818ec0_0 .var "deltafunction", 127 0;
v00000203c4819320_0 .var "enable_layer", 3 0;
S_00000203c44bdf00 .scope module, "register" "register" 6 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "register";
o00000203c4741098 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4818f60_0 .net "clock", 0 0, o00000203c4741098;  0 drivers
o00000203c47410c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203c4819000_0 .net "data", 31 0, o00000203c47410c8;  0 drivers
v00000203c48190a0_0 .var "register", 31 0;
o00000203c4741128 .functor BUFZ 1, C4<z>; HiZ drive
v00000203c4817200_0 .net "reset", 0 0, o00000203c4741128;  0 drivers
E_00000203c44c7160 .event posedge, v00000203c4818f60_0;
    .scope S_00000203c47a0850;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a6030_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000203c47a0850;
T_1 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47a5a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000203c47a63f0_0;
    %store/vec4 v00000203c47a6030_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000203c47a1340;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a4cd0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000203c47a1340;
T_3 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47a5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000203c47a6490_0;
    %store/vec4 v00000203c47a4cd0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000203c47a1ca0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a6e90_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000203c47a1ca0;
T_5 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47a67b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000203c47a4f50_0;
    %store/vec4 v00000203c47a6e90_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000203c47a0b70;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a5450_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000203c47a0b70;
T_7 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47a4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000203c47a56d0_0;
    %store/vec4 v00000203c47a5450_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000203c476d950;
T_8 ;
    %wait E_00000203c464af80;
    %load/vec4 v00000203c4766ee0_0;
    %load/vec4 v00000203c4765540_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c4766f80_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000203c476dc70;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4765900_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000203c4765900_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c4765900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4767200, 0, 4;
    %load/vec4 v00000203c4765900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4765900_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000203c476dc70;
T_10 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c4767660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4765900_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000203c4765900_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c4765900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4767200, 0, 4;
    %load/vec4 v00000203c4765900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4765900_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000203c4765220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000203c4765180_0;
    %load/vec4 v00000203c4766760_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4767200, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000203c476dc70;
T_11 ;
    %wait E_00000203c464ae00;
    %load/vec4 v00000203c4765220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000203c4766760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c4767200, 4;
    %assign/vec4 v00000203c4766da0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000203c476d4a0;
T_12 ;
    %wait E_00000203c464a6c0;
    %load/vec4 v00000203c4767340_0;
    %pad/u 9;
    %load/vec4 v00000203c4765d60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4765ae0_0, 0, 9;
    %load/vec4 v00000203c4767520_0;
    %pad/u 48;
    %load/vec4 v00000203c4766a80_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4765680_0, 0, 48;
    %load/vec4 v00000203c4765680_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000203c4765680_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4766b20_0, 0, 23;
    %load/vec4 v00000203c4765ae0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4765ae0_0, 0, 9;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000203c4765680_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4766b20_0, 0, 23;
T_12.1 ;
    %load/vec4 v00000203c4765ae0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47657c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4766b20_0, 0, 23;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000203c4765ae0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_12.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47657c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4766b20_0, 0, 23;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v00000203c4765ae0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47657c0_0, 0, 8;
T_12.5 ;
T_12.3 ;
    %load/vec4 v00000203c4766e40_0;
    %load/vec4 v00000203c47677a0_0;
    %xor;
    %store/vec4 v00000203c47664e0_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000203c3f90bd0;
T_13 ;
    %wait E_00000203c464ae80;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c46d0a60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c46274a0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c46d0a60_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v00000203c46d0a60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.5, 8;
T_13.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.5, 8;
 ; End of false expr.
    %blend;
T_13.5;
    %store/vec4 v00000203c46274a0_0, 0, 1;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v00000203c46274a0_0;
    %inv;
    %store/vec4 v00000203c46274a0_0, 0, 1;
T_13.6 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000203c46d0a60_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %store/vec4 v00000203c46274a0_0, 0, 1;
    %load/vec4 v00000203c46cfa20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v00000203c46274a0_0;
    %inv;
    %store/vec4 v00000203c46274a0_0, 0, 1;
T_13.10 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000203c3fb2de0;
T_14 ;
    %wait E_00000203c464a680;
    %load/vec4 v00000203c441d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v00000203c4626140_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v00000203c4623760_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v00000203c4628ee0_0, 0, 32;
    %load/vec4 v00000203c441d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v00000203c4623760_0;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v00000203c4626140_0;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %store/vec4 v00000203c4583890_0, 0, 32;
    %load/vec4 v00000203c4625b00_0;
    %load/vec4 v00000203c4581630_0;
    %sub;
    %store/vec4 v00000203c441e050_0, 0, 8;
    %load/vec4 v00000203c4582b70_0;
    %ix/getv 4, v00000203c441e050_0;
    %shiftr 4;
    %store/vec4 v00000203c45831b0_0, 0, 24;
    %load/vec4 v00000203c4626d20_0;
    %load/vec4 v00000203c45837f0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v00000203c4626280_0;
    %pad/u 25;
    %load/vec4 v00000203c45831b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v00000203c4626280_0;
    %pad/u 25;
    %load/vec4 v00000203c45831b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %split/vec4 24;
    %store/vec4 v00000203c4400710_0, 0, 24;
    %store/vec4 v00000203c43b93b0_0, 0, 1;
    %load/vec4 v00000203c4625b00_0;
    %store/vec4 v00000203c4585370_0, 0, 8;
    %load/vec4 v00000203c43b93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v00000203c4400710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4400710_0, 0, 24;
    %load/vec4 v00000203c4585370_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %load/vec4 v00000203c4585370_0;
    %addi 1, 0, 8;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v00000203c4585370_0, 0, 8;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v00000203c4400710_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4400710_0, 0, 24;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c447dd30_0, 0, 32;
T_14.12 ;
    %load/vec4 v00000203c4400710_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_14.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4585370_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_14.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.14, 9;
    %load/vec4 v00000203c447dd30_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_14.14;
    %flag_set/vec4 8;
    %jmp/0xz T_14.13, 8;
    %load/vec4 v00000203c4400710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4400710_0, 0, 24;
    %load/vec4 v00000203c4585370_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4585370_0, 0, 8;
    %load/vec4 v00000203c447dd30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c447dd30_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
T_14.11 ;
T_14.7 ;
    %load/vec4 v00000203c4626d20_0;
    %load/vec4 v00000203c4585370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4400710_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c447c250_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000203c3f85ca0;
T_15 ;
    %wait E_00000203c464a1c0;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c45281d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c45cd280_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c45281d0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v00000203c45281d0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %store/vec4 v00000203c45cd280_0, 0, 1;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v00000203c45cd280_0;
    %inv;
    %store/vec4 v00000203c45cd280_0, 0, 1;
T_15.6 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000203c45281d0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v00000203c45cd280_0, 0, 1;
    %load/vec4 v00000203c452a7f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v00000203c45cd280_0;
    %inv;
    %store/vec4 v00000203c45cd280_0, 0, 1;
T_15.10 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000203c3f90d60;
T_16 ;
    %wait E_00000203c464ae40;
    %load/vec4 v00000203c4765ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v00000203c45cb340_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v00000203c4765e00_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v00000203c44e0db0_0, 0, 32;
    %load/vec4 v00000203c4765ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v00000203c4765e00_0;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v00000203c45cb340_0;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %store/vec4 v00000203c4767480_0, 0, 32;
    %load/vec4 v00000203c4385830_0;
    %load/vec4 v00000203c47678e0_0;
    %sub;
    %store/vec4 v00000203c47675c0_0, 0, 8;
    %load/vec4 v00000203c47673e0_0;
    %ix/getv 4, v00000203c47675c0_0;
    %shiftr 4;
    %store/vec4 v00000203c4765360_0, 0, 24;
    %load/vec4 v00000203c447a100_0;
    %load/vec4 v00000203c47659a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_16.4, 8;
    %load/vec4 v00000203c43f2e40_0;
    %pad/u 25;
    %load/vec4 v00000203c4765360_0;
    %pad/u 25;
    %add;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %load/vec4 v00000203c43f2e40_0;
    %pad/u 25;
    %load/vec4 v00000203c4765360_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %split/vec4 24;
    %store/vec4 v00000203c47668a0_0, 0, 24;
    %store/vec4 v00000203c4767840_0, 0, 1;
    %load/vec4 v00000203c4385830_0;
    %store/vec4 v00000203c4765860_0, 0, 8;
    %load/vec4 v00000203c4767840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v00000203c47668a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47668a0_0, 0, 24;
    %load/vec4 v00000203c4765860_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %load/vec4 v00000203c4765860_0;
    %addi 1, 0, 8;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %store/vec4 v00000203c4765860_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v00000203c47668a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47668a0_0, 0, 24;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4765cc0_0, 0, 32;
T_16.12 ;
    %load/vec4 v00000203c47668a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_16.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4765860_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_16.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.14, 9;
    %load/vec4 v00000203c4765cc0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.14;
    %flag_set/vec4 8;
    %jmp/0xz T_16.13, 8;
    %load/vec4 v00000203c47668a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47668a0_0, 0, 24;
    %load/vec4 v00000203c4765860_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4765860_0, 0, 8;
    %load/vec4 v00000203c4765cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4765cc0_0, 0, 32;
    %jmp T_16.12;
T_16.13 ;
T_16.11 ;
T_16.7 ;
    %load/vec4 v00000203c447a100_0;
    %load/vec4 v00000203c4765860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47668a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4765400_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000203c3fb2c50;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47670c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47661c0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_00000203c3fb2c50;
T_18 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47666c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000203c47661c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v00000203c4767700_0;
    %store/vec4 v00000203c47670c0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c47661c0_0, v00000203c4767160_0, v00000203c4767700_0, v00000203c47670c0_0, v00000203c4766bc0_0 {0 0 0};
    %load/vec4 v00000203c47661c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47661c0_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v00000203c4766bc0_0;
    %store/vec4 v00000203c4766440_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c47661c0_0, v00000203c4766440_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47670c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47661c0_0, 0, 32;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000203c476de00;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4767020_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000203c476de00;
T_20 ;
    %wait E_00000203c464a200;
    %load/vec4 v00000203c4765720_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4767020_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000203c4765720_0;
    %store/vec4 v00000203c4767020_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000203c3fb0740;
T_21 ;
    %wait E_00000203c464a240;
    %load/vec4 v00000203c46cc0a0_0;
    %pad/u 9;
    %load/vec4 v00000203c46cd680_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c46cbb00_0, 0, 9;
    %load/vec4 v00000203c46cbec0_0;
    %pad/u 48;
    %load/vec4 v00000203c46cc8c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c46cd9a0_0, 0, 48;
    %load/vec4 v00000203c46cd9a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000203c46cd9a0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c46cc640_0, 0, 23;
    %load/vec4 v00000203c46cbb00_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c46cbb00_0, 0, 9;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000203c46cd9a0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c46cc640_0, 0, 23;
T_21.1 ;
    %load/vec4 v00000203c46cbb00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c46cc140_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c46cc640_0, 0, 23;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000203c46cbb00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_21.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c46cc140_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c46cc640_0, 0, 23;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v00000203c46cbb00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c46cc140_0, 0, 8;
T_21.5 ;
T_21.3 ;
    %load/vec4 v00000203c46cca00_0;
    %load/vec4 v00000203c46ccbe0_0;
    %xor;
    %store/vec4 v00000203c46ccc80_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000203c3fb08d0;
T_22 ;
    %wait E_00000203c464b140;
    %load/vec4 v00000203c46cdae0_0;
    %pad/u 9;
    %load/vec4 v00000203c46cc780_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c46cc3c0_0, 0, 9;
    %load/vec4 v00000203c46cce60_0;
    %pad/u 48;
    %load/vec4 v00000203c46ccf00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c46cc460_0, 0, 48;
    %load/vec4 v00000203c46cc460_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v00000203c46cc460_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c46cbce0_0, 0, 23;
    %load/vec4 v00000203c46cc3c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c46cc3c0_0, 0, 9;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000203c46cc460_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c46cbce0_0, 0, 23;
T_22.1 ;
    %load/vec4 v00000203c46cc3c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c46cc280_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c46cbce0_0, 0, 23;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v00000203c46cc3c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c46cc280_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c46cbce0_0, 0, 23;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v00000203c46cc3c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c46cc280_0, 0, 8;
T_22.5 ;
T_22.3 ;
    %load/vec4 v00000203c46cbba0_0;
    %load/vec4 v00000203c46cdc20_0;
    %xor;
    %store/vec4 v00000203c46cdcc0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000203c4717140;
T_23 ;
    %wait E_00000203c464b0c0;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c46cb920_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c46cb9c0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c46cb920_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v00000203c46cb920_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %store/vec4 v00000203c46cb9c0_0, 0, 1;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v00000203c46cb9c0_0;
    %inv;
    %store/vec4 v00000203c46cb9c0_0, 0, 1;
T_23.6 ;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000203c46cb920_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v00000203c46cb9c0_0, 0, 1;
    %load/vec4 v00000203c46d2fe0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v00000203c46cb9c0_0;
    %inv;
    %store/vec4 v00000203c46cb9c0_0, 0, 1;
T_23.10 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000203c4716fb0;
T_24 ;
    %wait E_00000203c464a9c0;
    %load/vec4 v00000203c46cd400_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v00000203c46cdd60_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v00000203c46cd4a0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v00000203c46cda40_0, 0, 32;
    %load/vec4 v00000203c46cd400_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.2, 8;
    %load/vec4 v00000203c46cd4a0_0;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %load/vec4 v00000203c46cdd60_0;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %store/vec4 v00000203c46cc500_0, 0, 32;
    %load/vec4 v00000203c46cc000_0;
    %load/vec4 v00000203c46cc5a0_0;
    %sub;
    %store/vec4 v00000203c46cd540_0, 0, 8;
    %load/vec4 v00000203c46cc320_0;
    %ix/getv 4, v00000203c46cd540_0;
    %shiftr 4;
    %store/vec4 v00000203c46cd0e0_0, 0, 24;
    %load/vec4 v00000203c46cde00_0;
    %load/vec4 v00000203c46cd2c0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_24.4, 8;
    %load/vec4 v00000203c46cd360_0;
    %pad/u 25;
    %load/vec4 v00000203c46cd0e0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v00000203c46cd360_0;
    %pad/u 25;
    %load/vec4 v00000203c46cd0e0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %split/vec4 24;
    %store/vec4 v00000203c46ccb40_0, 0, 24;
    %store/vec4 v00000203c46cb880_0, 0, 1;
    %load/vec4 v00000203c46cc000_0;
    %store/vec4 v00000203c46cd180_0, 0, 8;
    %load/vec4 v00000203c46cb880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v00000203c46ccb40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c46ccb40_0, 0, 24;
    %load/vec4 v00000203c46cd180_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %load/vec4 v00000203c46cd180_0;
    %addi 1, 0, 8;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v00000203c46cd180_0, 0, 8;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v00000203c46ccb40_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_24.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c46ccb40_0, 0, 24;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c46cba60_0, 0, 32;
T_24.12 ;
    %load/vec4 v00000203c46ccb40_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_24.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c46cd180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_24.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.14, 9;
    %load/vec4 v00000203c46cba60_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz T_24.13, 8;
    %load/vec4 v00000203c46ccb40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c46ccb40_0, 0, 24;
    %load/vec4 v00000203c46cd180_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c46cd180_0, 0, 8;
    %load/vec4 v00000203c46cba60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c46cba60_0, 0, 32;
    %jmp T_24.12;
T_24.13 ;
T_24.11 ;
T_24.7 ;
    %load/vec4 v00000203c46cde00_0;
    %load/vec4 v00000203c46cd180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c46ccb40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c46cd900_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000203c4604c80;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4769c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4768ba0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4769a00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4769dc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4769500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4769460_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000203c4604c80;
T_26 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47691e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v00000203c4768ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %vpi_call 4 289 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v00000203c4767ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %vpi_call 4 240 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
    %jmp T_26.13;
T_26.8 ;
    %vpi_call 4 205 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 207 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c4767ca0_0, v00000203c4768b00_0, v00000203c4768a60_0, v00000203c4768560_0, v00000203c476a0e0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4767c00_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4767fc0_0, 0, 32;
    %jmp T_26.13;
T_26.9 ;
    %vpi_call 4 215 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c4767ca0_0, v00000203c4768b00_0, v00000203c4768a60_0, v00000203c4768560_0, v00000203c476a0e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4769460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
    %jmp T_26.13;
T_26.10 ;
    %vpi_call 4 223 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c4767ca0_0, v00000203c4767fc0_0, v00000203c4768b00_0, v00000203c4768a60_0, v00000203c4768560_0, v00000203c476a0e0_0 {0 0 0};
    %load/vec4 v00000203c4767fc0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_26.14, 5;
    %load/vec4 v00000203c4767fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4767fc0_0, 0, 32;
    %load/vec4 v00000203c4767c00_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4767c00_0, 0, 2;
    %jmp T_26.15;
T_26.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4769460_0, 0, 1;
    %load/vec4 v00000203c4767ca0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
T_26.15 ;
    %jmp T_26.13;
T_26.11 ;
    %load/vec4 v00000203c476a0e0_0;
    %store/vec4 v00000203c4767d40_0, 0, 32;
    %vpi_call 4 236 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000203c4767ca0_0, v00000203c476a0e0_0, v00000203c4767d40_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
    %jmp T_26.13;
T_26.13 ;
    %pop/vec4 1;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v00000203c4769dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %vpi_call 4 257 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_26.19;
T_26.16 ;
    %load/vec4 v00000203c4768740_0;
    %store/vec4 v00000203c4767c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4769dc0_0, 0, 2;
    %jmp T_26.19;
T_26.17 ;
    %load/vec4 v00000203c4768a60_0;
    %store/vec4 v00000203c4768ba0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4769dc0_0, 0, 2;
    %jmp T_26.19;
T_26.19 ;
    %pop/vec4 1;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v00000203c4769500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.21, 6;
    %vpi_call 4 273 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_26.23;
T_26.20 ;
    %load/vec4 v00000203c4768740_0;
    %store/vec4 v00000203c4767c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4769500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4769a00_0, 0, 1;
    %jmp T_26.23;
T_26.21 ;
    %load/vec4 v00000203c4768a60_0;
    %store/vec4 v00000203c4768ba0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4769500_0, 0, 2;
    %jmp T_26.23;
T_26.23 ;
    %pop/vec4 1;
    %jmp T_26.7;
T_26.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4767ca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4769dc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4769500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4769a00_0, 0, 1;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000203c4770650;
T_27 ;
    %wait E_00000203c464bb00;
    %load/vec4 v00000203c4776100_0;
    %load/vec4 v00000203c4776240_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c4777000_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000203c4771140;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775980_0, 0, 32;
T_28.0 ;
    %load/vec4 v00000203c4775980_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c4775980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4776ba0, 0, 4;
    %load/vec4 v00000203c4775980_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4775980_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_00000203c4771140;
T_29 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c4775fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775980_0, 0, 32;
T_29.2 ;
    %load/vec4 v00000203c4775980_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c4775980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4776ba0, 0, 4;
    %load/vec4 v00000203c4775980_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4775980_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000203c47770a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v00000203c4775200_0;
    %load/vec4 v00000203c47766a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4776ba0, 0, 4;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000203c4771140;
T_30 ;
    %wait E_00000203c464b600;
    %load/vec4 v00000203c47770a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000203c47766a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c4776ba0, 4;
    %assign/vec4 v00000203c4777140_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000203c47707e0;
T_31 ;
    %wait E_00000203c464b500;
    %load/vec4 v00000203c4776420_0;
    %pad/u 9;
    %load/vec4 v00000203c47752a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4775700_0, 0, 9;
    %load/vec4 v00000203c4776e20_0;
    %pad/u 48;
    %load/vec4 v00000203c4775ca0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4775e80_0, 0, 48;
    %load/vec4 v00000203c4775e80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000203c4775e80_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4774bc0_0, 0, 23;
    %load/vec4 v00000203c4775700_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4775700_0, 0, 9;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000203c4775e80_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4774bc0_0, 0, 23;
T_31.1 ;
    %load/vec4 v00000203c4775700_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4775b60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4774bc0_0, 0, 23;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v00000203c4775700_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_31.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4775b60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4774bc0_0, 0, 23;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v00000203c4775700_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4775b60_0, 0, 8;
T_31.5 ;
T_31.3 ;
    %load/vec4 v00000203c47753e0_0;
    %load/vec4 v00000203c47761a0_0;
    %xor;
    %store/vec4 v00000203c47758e0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000203c4771aa0;
T_32 ;
    %wait E_00000203c464be00;
    %load/vec4 v00000203c476a220_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c476be40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v00000203c476a220_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c476afe0_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000203c476a220_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c476be40_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v00000203c476be40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c476a220_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %store/vec4 v00000203c476afe0_0, 0, 1;
    %load/vec4 v00000203c476a220_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v00000203c476afe0_0;
    %inv;
    %store/vec4 v00000203c476afe0_0, 0, 1;
T_32.6 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v00000203c476be40_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c476a220_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v00000203c476afe0_0, 0, 1;
    %load/vec4 v00000203c476a220_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %load/vec4 v00000203c476afe0_0;
    %inv;
    %store/vec4 v00000203c476afe0_0, 0, 1;
T_32.10 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00000203c4771910;
T_33 ;
    %wait E_00000203c464b480;
    %load/vec4 v00000203c476bbc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %load/vec4 v00000203c476bc60_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v00000203c476c3e0_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v00000203c476a400_0, 0, 32;
    %load/vec4 v00000203c476bbc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.2, 8;
    %load/vec4 v00000203c476c3e0_0;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v00000203c476bc60_0;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v00000203c476b8a0_0, 0, 32;
    %load/vec4 v00000203c476acc0_0;
    %load/vec4 v00000203c476a680_0;
    %sub;
    %store/vec4 v00000203c476aa40_0, 0, 8;
    %load/vec4 v00000203c476b800_0;
    %ix/getv 4, v00000203c476aa40_0;
    %shiftr 4;
    %store/vec4 v00000203c476c480_0, 0, 24;
    %load/vec4 v00000203c476ae00_0;
    %load/vec4 v00000203c476b080_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_33.4, 8;
    %load/vec4 v00000203c476a5e0_0;
    %pad/u 25;
    %load/vec4 v00000203c476c480_0;
    %pad/u 25;
    %add;
    %jmp/1 T_33.5, 8;
T_33.4 ; End of true expr.
    %load/vec4 v00000203c476a5e0_0;
    %pad/u 25;
    %load/vec4 v00000203c476c480_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_33.5, 8;
 ; End of false expr.
    %blend;
T_33.5;
    %split/vec4 24;
    %store/vec4 v00000203c476b120_0, 0, 24;
    %store/vec4 v00000203c476b260_0, 0, 1;
    %load/vec4 v00000203c476acc0_0;
    %store/vec4 v00000203c476ba80_0, 0, 8;
    %load/vec4 v00000203c476b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v00000203c476b120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c476b120_0, 0, 24;
    %load/vec4 v00000203c476ba80_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_33.8, 8;
    %load/vec4 v00000203c476ba80_0;
    %addi 1, 0, 8;
    %jmp/1 T_33.9, 8;
T_33.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_33.9, 8;
 ; End of false expr.
    %blend;
T_33.9;
    %store/vec4 v00000203c476ba80_0, 0, 8;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v00000203c476b120_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_33.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c476b120_0, 0, 24;
    %jmp T_33.11;
T_33.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c476b440_0, 0, 32;
T_33.12 ;
    %load/vec4 v00000203c476b120_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_33.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c476ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_33.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.14, 9;
    %load/vec4 v00000203c476b440_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz T_33.13, 8;
    %load/vec4 v00000203c476b120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c476b120_0, 0, 24;
    %load/vec4 v00000203c476ba80_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c476ba80_0, 0, 8;
    %load/vec4 v00000203c476b440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c476b440_0, 0, 32;
    %jmp T_33.12;
T_33.13 ;
T_33.11 ;
T_33.7 ;
    %load/vec4 v00000203c476ae00_0;
    %load/vec4 v00000203c476ba80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c476b120_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c476b1c0_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000203c47715f0;
T_34 ;
    %wait E_00000203c464b580;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c476c520_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c476ad60_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c476c520_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_34.2, 4;
    %load/vec4 v00000203c476c520_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_34.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_34.5, 8;
T_34.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_34.5, 8;
 ; End of false expr.
    %blend;
T_34.5;
    %store/vec4 v00000203c476ad60_0, 0, 1;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v00000203c476ad60_0;
    %inv;
    %store/vec4 v00000203c476ad60_0, 0, 1;
T_34.6 ;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v00000203c476c520_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_34.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_34.9, 8;
T_34.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_34.9, 8;
 ; End of false expr.
    %blend;
T_34.9;
    %store/vec4 v00000203c476ad60_0, 0, 1;
    %load/vec4 v00000203c476aae0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.10, 8;
    %load/vec4 v00000203c476ad60_0;
    %inv;
    %store/vec4 v00000203c476ad60_0, 0, 1;
T_34.10 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00000203c4770fb0;
T_35 ;
    %wait E_00000203c464be40;
    %load/vec4 v00000203c4775ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %load/vec4 v00000203c476c020_0;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v00000203c476c7a0_0;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v00000203c476b3a0_0, 0, 32;
    %load/vec4 v00000203c4775ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.2, 8;
    %load/vec4 v00000203c476c7a0_0;
    %jmp/1 T_35.3, 8;
T_35.2 ; End of true expr.
    %load/vec4 v00000203c476c020_0;
    %jmp/0 T_35.3, 8;
 ; End of false expr.
    %blend;
T_35.3;
    %store/vec4 v00000203c476cf20_0, 0, 32;
    %load/vec4 v00000203c476b4e0_0;
    %load/vec4 v00000203c476cfc0_0;
    %sub;
    %store/vec4 v00000203c4774b20_0, 0, 8;
    %load/vec4 v00000203c476d060_0;
    %ix/getv 4, v00000203c4774b20_0;
    %shiftr 4;
    %store/vec4 v00000203c476cac0_0, 0, 24;
    %load/vec4 v00000203c476c0c0_0;
    %load/vec4 v00000203c476cca0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_35.4, 8;
    %load/vec4 v00000203c476b620_0;
    %pad/u 25;
    %load/vec4 v00000203c476cac0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %load/vec4 v00000203c476b620_0;
    %pad/u 25;
    %load/vec4 v00000203c476cac0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %split/vec4 24;
    %store/vec4 v00000203c476ca20_0, 0, 24;
    %store/vec4 v00000203c4774a80_0, 0, 1;
    %load/vec4 v00000203c476b4e0_0;
    %store/vec4 v00000203c476cc00_0, 0, 8;
    %load/vec4 v00000203c4774a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v00000203c476ca20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c476ca20_0, 0, 24;
    %load/vec4 v00000203c476cc00_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_35.8, 8;
    %load/vec4 v00000203c476cc00_0;
    %addi 1, 0, 8;
    %jmp/1 T_35.9, 8;
T_35.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.9, 8;
 ; End of false expr.
    %blend;
T_35.9;
    %store/vec4 v00000203c476cc00_0, 0, 8;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v00000203c476ca20_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_35.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c476ca20_0, 0, 24;
    %jmp T_35.11;
T_35.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775840_0, 0, 32;
T_35.12 ;
    %load/vec4 v00000203c476ca20_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_35.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c476cc00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_35.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.14, 9;
    %load/vec4 v00000203c4775840_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_35.14;
    %flag_set/vec4 8;
    %jmp/0xz T_35.13, 8;
    %load/vec4 v00000203c476ca20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c476ca20_0, 0, 24;
    %load/vec4 v00000203c476cc00_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c476cc00_0, 0, 8;
    %load/vec4 v00000203c4775840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4775840_0, 0, 32;
    %jmp T_35.12;
T_35.13 ;
T_35.11 ;
T_35.7 ;
    %load/vec4 v00000203c476c0c0_0;
    %load/vec4 v00000203c476cc00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c476ca20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4776380_0, 0, 32;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000203c476d310;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775660_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_00000203c476d310;
T_37 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c4776b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v00000203c4775660_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_37.2, 5;
    %load/vec4 v00000203c4774d00_0;
    %store/vec4 v00000203c4775de0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c4775660_0, v00000203c47764c0_0, v00000203c4774d00_0, v00000203c4775de0_0, v00000203c4776060_0 {0 0 0};
    %load/vec4 v00000203c4775660_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4775660_0, 0, 32;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v00000203c4776060_0;
    %store/vec4 v00000203c4774e40_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c4775660_0, v00000203c4774e40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775660_0, 0, 32;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000203c4771780;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775340_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000203c4771780;
T_39 ;
    %wait E_00000203c464bb80;
    %load/vec4 v00000203c4776740_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4775340_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000203c4776740_0;
    %store/vec4 v00000203c4775340_0, 0, 32;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000203c476d7c0;
T_40 ;
    %wait E_00000203c464a7c0;
    %load/vec4 v00000203c47698c0_0;
    %pad/u 9;
    %load/vec4 v00000203c4769be0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c476c160_0, 0, 9;
    %load/vec4 v00000203c4769aa0_0;
    %pad/u 48;
    %load/vec4 v00000203c4769f00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c476b6c0_0, 0, 48;
    %load/vec4 v00000203c476b6c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v00000203c476b6c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4768060_0, 0, 23;
    %load/vec4 v00000203c476c160_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c476c160_0, 0, 9;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v00000203c476b6c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4768060_0, 0, 23;
T_40.1 ;
    %load/vec4 v00000203c476c160_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4767f20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4768060_0, 0, 23;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v00000203c476c160_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_40.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4767f20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4768060_0, 0, 23;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v00000203c476c160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4767f20_0, 0, 8;
T_40.5 ;
T_40.3 ;
    %load/vec4 v00000203c4767a20_0;
    %load/vec4 v00000203c4767e80_0;
    %xor;
    %store/vec4 v00000203c476c8e0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000203c476d180;
T_41 ;
    %wait E_00000203c464b540;
    %load/vec4 v00000203c476a900_0;
    %pad/u 9;
    %load/vec4 v00000203c476b940_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c476b580_0, 0, 9;
    %load/vec4 v00000203c476c660_0;
    %pad/u 48;
    %load/vec4 v00000203c476c700_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c476af40_0, 0, 48;
    %load/vec4 v00000203c476af40_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v00000203c476af40_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c476a360_0, 0, 23;
    %load/vec4 v00000203c476b580_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c476b580_0, 0, 9;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000203c476af40_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c476a360_0, 0, 23;
T_41.1 ;
    %load/vec4 v00000203c476b580_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_41.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c476b760_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c476a360_0, 0, 23;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v00000203c476b580_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_41.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c476b760_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c476a360_0, 0, 23;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v00000203c476b580_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c476b760_0, 0, 8;
T_41.5 ;
T_41.3 ;
    %load/vec4 v00000203c476a180_0;
    %load/vec4 v00000203c476a4a0_0;
    %xor;
    %store/vec4 v00000203c476a720_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000203c476dae0;
T_42 ;
    %wait E_00000203c464a340;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4769780_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4769280_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4769780_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v00000203c4769780_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %store/vec4 v00000203c4769280_0, 0, 1;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v00000203c4769280_0;
    %inv;
    %store/vec4 v00000203c4769280_0, 0, 1;
T_42.6 ;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v00000203c4769780_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_42.9, 8;
T_42.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_42.9, 8;
 ; End of false expr.
    %blend;
T_42.9;
    %store/vec4 v00000203c4769280_0, 0, 1;
    %load/vec4 v00000203c4768d80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %load/vec4 v00000203c4769280_0;
    %inv;
    %store/vec4 v00000203c4769280_0, 0, 1;
T_42.10 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_00000203c476d630;
T_43 ;
    %wait E_00000203c464a380;
    %load/vec4 v00000203c4768f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %load/vec4 v00000203c4769fa0_0;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v00000203c476a040_0;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v00000203c47687e0_0, 0, 32;
    %load/vec4 v00000203c4768f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v00000203c476a040_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v00000203c4769fa0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v00000203c4768380_0, 0, 32;
    %load/vec4 v00000203c4768100_0;
    %load/vec4 v00000203c4769960_0;
    %sub;
    %store/vec4 v00000203c47690a0_0, 0, 8;
    %load/vec4 v00000203c4768240_0;
    %ix/getv 4, v00000203c47690a0_0;
    %shiftr 4;
    %store/vec4 v00000203c4769b40_0, 0, 24;
    %load/vec4 v00000203c47681a0_0;
    %load/vec4 v00000203c4769820_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v00000203c4768e20_0;
    %pad/u 25;
    %load/vec4 v00000203c4769b40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v00000203c4768e20_0;
    %pad/u 25;
    %load/vec4 v00000203c4769b40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %split/vec4 24;
    %store/vec4 v00000203c4768600_0, 0, 24;
    %store/vec4 v00000203c4768920_0, 0, 1;
    %load/vec4 v00000203c4768100_0;
    %store/vec4 v00000203c47684c0_0, 0, 8;
    %load/vec4 v00000203c4768920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v00000203c4768600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4768600_0, 0, 24;
    %load/vec4 v00000203c47684c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_43.8, 8;
    %load/vec4 v00000203c47684c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_43.9, 8;
T_43.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_43.9, 8;
 ; End of false expr.
    %blend;
T_43.9;
    %store/vec4 v00000203c47684c0_0, 0, 8;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v00000203c4768600_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_43.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4768600_0, 0, 24;
    %jmp T_43.11;
T_43.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4769320_0, 0, 32;
T_43.12 ;
    %load/vec4 v00000203c4768600_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_43.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47684c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_43.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.14, 9;
    %load/vec4 v00000203c4769320_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_43.14;
    %flag_set/vec4 8;
    %jmp/0xz T_43.13, 8;
    %load/vec4 v00000203c4768600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4768600_0, 0, 24;
    %load/vec4 v00000203c47684c0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47684c0_0, 0, 8;
    %load/vec4 v00000203c4769320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4769320_0, 0, 32;
    %jmp T_43.12;
T_43.13 ;
T_43.11 ;
T_43.7 ;
    %load/vec4 v00000203c47681a0_0;
    %load/vec4 v00000203c47684c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4768600_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47696e0_0, 0, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000203c476df90;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4776ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47773c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4779620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47789a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4779300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4778040_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_00000203c476df90;
T_45 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47776e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000203c47794e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %vpi_call 4 289 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_45.7;
T_45.2 ;
    %load/vec4 v00000203c4777500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %vpi_call 4 240 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
    %jmp T_45.13;
T_45.8 ;
    %vpi_call 4 205 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 207 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c4777500_0, v00000203c4776880_0, v00000203c4774ee0_0, v00000203c4776c40_0, v00000203c4776920_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4774f80_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4777f00_0, 0, 32;
    %jmp T_45.13;
T_45.9 ;
    %vpi_call 4 215 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c4777500_0, v00000203c4776880_0, v00000203c4774ee0_0, v00000203c4776c40_0, v00000203c4776920_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4778040_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
    %jmp T_45.13;
T_45.10 ;
    %vpi_call 4 223 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c4777500_0, v00000203c4777f00_0, v00000203c4776880_0, v00000203c4774ee0_0, v00000203c4776c40_0, v00000203c4776920_0 {0 0 0};
    %load/vec4 v00000203c4777f00_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_45.14, 5;
    %load/vec4 v00000203c4777f00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4777f00_0, 0, 32;
    %load/vec4 v00000203c4774f80_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4774f80_0, 0, 2;
    %jmp T_45.15;
T_45.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4778040_0, 0, 1;
    %load/vec4 v00000203c4777500_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
T_45.15 ;
    %jmp T_45.13;
T_45.11 ;
    %load/vec4 v00000203c4776920_0;
    %store/vec4 v00000203c4776ce0_0, 0, 32;
    %vpi_call 4 236 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000203c4777500_0, v00000203c4776920_0, v00000203c4776ce0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
    %jmp T_45.13;
T_45.13 ;
    %pop/vec4 1;
    %jmp T_45.7;
T_45.3 ;
    %load/vec4 v00000203c47789a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.17, 6;
    %vpi_call 4 257 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_45.19;
T_45.16 ;
    %load/vec4 v00000203c4777780_0;
    %store/vec4 v00000203c4774f80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47789a0_0, 0, 2;
    %jmp T_45.19;
T_45.17 ;
    %load/vec4 v00000203c4774ee0_0;
    %store/vec4 v00000203c47773c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47789a0_0, 0, 2;
    %jmp T_45.19;
T_45.19 ;
    %pop/vec4 1;
    %jmp T_45.7;
T_45.4 ;
    %load/vec4 v00000203c4779300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.21, 6;
    %vpi_call 4 273 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_45.23;
T_45.20 ;
    %load/vec4 v00000203c4777780_0;
    %store/vec4 v00000203c4774f80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4779300_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4779620_0, 0, 1;
    %jmp T_45.23;
T_45.21 ;
    %load/vec4 v00000203c4774ee0_0;
    %store/vec4 v00000203c47773c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4779300_0, 0, 2;
    %jmp T_45.23;
T_45.23 ;
    %pop/vec4 1;
    %jmp T_45.7;
T_45.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4777500_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47789a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4779300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4779620_0, 0, 1;
    %jmp T_45.7;
T_45.7 ;
    %pop/vec4 1;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000203c478b170;
T_46 ;
    %wait E_00000203c464bec0;
    %load/vec4 v00000203c477df40_0;
    %load/vec4 v00000203c477e580_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c477dfe0_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000203c4770c90;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477dd60_0, 0, 32;
T_47.0 ;
    %load/vec4 v00000203c477dd60_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c477dd60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c477de00, 0, 4;
    %load/vec4 v00000203c477dd60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c477dd60_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %end;
    .thread T_47;
    .scope S_00000203c4770c90;
T_48 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c477d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477dd60_0, 0, 32;
T_48.2 ;
    %load/vec4 v00000203c477dd60_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c477dd60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c477de00, 0, 4;
    %load/vec4 v00000203c477dd60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c477dd60_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000203c477d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v00000203c477d0e0_0;
    %load/vec4 v00000203c477c8c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c477de00, 0, 4;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_00000203c4770c90;
T_49 ;
    %wait E_00000203c464b2c0;
    %load/vec4 v00000203c477d180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v00000203c477c8c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c477de00, 4;
    %assign/vec4 v00000203c477dea0_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000203c4770b00;
T_50 ;
    %wait E_00000203c464be80;
    %load/vec4 v00000203c477c6e0_0;
    %pad/u 9;
    %load/vec4 v00000203c477e620_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c477c960_0, 0, 9;
    %load/vec4 v00000203c477d7c0_0;
    %pad/u 48;
    %load/vec4 v00000203c477e260_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c477c460_0, 0, 48;
    %load/vec4 v00000203c477c460_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v00000203c477c460_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c477d2c0_0, 0, 23;
    %load/vec4 v00000203c477c960_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c477c960_0, 0, 9;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v00000203c477c460_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c477d2c0_0, 0, 23;
T_50.1 ;
    %load/vec4 v00000203c477c960_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_50.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c477c500_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c477d2c0_0, 0, 23;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v00000203c477c960_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_50.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c477c500_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c477d2c0_0, 0, 23;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v00000203c477c960_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c477c500_0, 0, 8;
T_50.5 ;
T_50.3 ;
    %load/vec4 v00000203c477c3c0_0;
    %load/vec4 v00000203c477cdc0_0;
    %xor;
    %store/vec4 v00000203c477c820_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000203c4771f50;
T_51 ;
    %wait E_00000203c464bbc0;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47799e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c477ab60_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47799e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_51.2, 4;
    %load/vec4 v00000203c47799e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_51.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_51.5, 8;
T_51.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_51.5, 8;
 ; End of false expr.
    %blend;
T_51.5;
    %store/vec4 v00000203c477ab60_0, 0, 1;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v00000203c477ab60_0;
    %inv;
    %store/vec4 v00000203c477ab60_0, 0, 1;
T_51.6 ;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v00000203c47799e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_51.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_51.9, 8;
T_51.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_51.9, 8;
 ; End of false expr.
    %blend;
T_51.9;
    %store/vec4 v00000203c477ab60_0, 0, 1;
    %load/vec4 v00000203c477ad40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %load/vec4 v00000203c477ab60_0;
    %inv;
    %store/vec4 v00000203c477ab60_0, 0, 1;
T_51.10 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_00000203c4771dc0;
T_52 ;
    %wait E_00000203c464ba40;
    %load/vec4 v00000203c477a480_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %load/vec4 v00000203c477b9c0_0;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v00000203c477ba60_0;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v00000203c477b560_0, 0, 32;
    %load/vec4 v00000203c477a480_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.2, 8;
    %load/vec4 v00000203c477ba60_0;
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v00000203c477b9c0_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v00000203c477bc40_0, 0, 32;
    %load/vec4 v00000203c477bb00_0;
    %load/vec4 v00000203c477b100_0;
    %sub;
    %store/vec4 v00000203c477a340_0, 0, 8;
    %load/vec4 v00000203c477bba0_0;
    %ix/getv 4, v00000203c477a340_0;
    %shiftr 4;
    %store/vec4 v00000203c477bec0_0, 0, 24;
    %load/vec4 v00000203c4779c60_0;
    %load/vec4 v00000203c477a160_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_52.4, 8;
    %load/vec4 v00000203c477b060_0;
    %pad/u 25;
    %load/vec4 v00000203c477bec0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_52.5, 8;
T_52.4 ; End of true expr.
    %load/vec4 v00000203c477b060_0;
    %pad/u 25;
    %load/vec4 v00000203c477bec0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_52.5, 8;
 ; End of false expr.
    %blend;
T_52.5;
    %split/vec4 24;
    %store/vec4 v00000203c477aa20_0, 0, 24;
    %store/vec4 v00000203c477bce0_0, 0, 1;
    %load/vec4 v00000203c477bb00_0;
    %store/vec4 v00000203c477a200_0, 0, 8;
    %load/vec4 v00000203c477bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v00000203c477aa20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c477aa20_0, 0, 24;
    %load/vec4 v00000203c477a200_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_52.8, 8;
    %load/vec4 v00000203c477a200_0;
    %addi 1, 0, 8;
    %jmp/1 T_52.9, 8;
T_52.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_52.9, 8;
 ; End of false expr.
    %blend;
T_52.9;
    %store/vec4 v00000203c477a200_0, 0, 8;
    %jmp T_52.7;
T_52.6 ;
    %load/vec4 v00000203c477aa20_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_52.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c477aa20_0, 0, 24;
    %jmp T_52.11;
T_52.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477ac00_0, 0, 32;
T_52.12 ;
    %load/vec4 v00000203c477aa20_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_52.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c477a200_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_52.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.14, 9;
    %load/vec4 v00000203c477ac00_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_52.14;
    %flag_set/vec4 8;
    %jmp/0xz T_52.13, 8;
    %load/vec4 v00000203c477aa20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c477aa20_0, 0, 24;
    %load/vec4 v00000203c477a200_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c477a200_0, 0, 8;
    %load/vec4 v00000203c477ac00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c477ac00_0, 0, 32;
    %jmp T_52.12;
T_52.13 ;
T_52.11 ;
T_52.7 ;
    %load/vec4 v00000203c4779c60_0;
    %load/vec4 v00000203c477a200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c477aa20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c477ae80_0, 0, 32;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000203c47704c0;
T_53 ;
    %wait E_00000203c464bfc0;
    %load/vec4 v00000203c477b600_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c477a7a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v00000203c477b600_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c477c000_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000203c477b600_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c477a7a0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_53.2, 4;
    %load/vec4 v00000203c477a7a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c477b600_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_53.5, 8;
T_53.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_53.5, 8;
 ; End of false expr.
    %blend;
T_53.5;
    %store/vec4 v00000203c477c000_0, 0, 1;
    %load/vec4 v00000203c477b600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v00000203c477c000_0;
    %inv;
    %store/vec4 v00000203c477c000_0, 0, 1;
T_53.6 ;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v00000203c477a7a0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c477b600_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_53.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_53.9, 8;
T_53.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_53.9, 8;
 ; End of false expr.
    %blend;
T_53.9;
    %store/vec4 v00000203c477c000_0, 0, 1;
    %load/vec4 v00000203c477b600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.10, 8;
    %load/vec4 v00000203c477c000_0;
    %inv;
    %store/vec4 v00000203c477c000_0, 0, 1;
T_53.10 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000203c4770330;
T_54 ;
    %wait E_00000203c464b4c0;
    %load/vec4 v00000203c477cc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %load/vec4 v00000203c477bd80_0;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v00000203c477aca0_0;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v00000203c477a3e0_0, 0, 32;
    %load/vec4 v00000203c477cc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.2, 8;
    %load/vec4 v00000203c477aca0_0;
    %jmp/1 T_54.3, 8;
T_54.2 ; End of true expr.
    %load/vec4 v00000203c477bd80_0;
    %jmp/0 T_54.3, 8;
 ; End of false expr.
    %blend;
T_54.3;
    %store/vec4 v00000203c477c140_0, 0, 32;
    %load/vec4 v00000203c477b240_0;
    %load/vec4 v00000203c477c0a0_0;
    %sub;
    %store/vec4 v00000203c477d720_0, 0, 8;
    %load/vec4 v00000203c477b6a0_0;
    %ix/getv 4, v00000203c477d720_0;
    %shiftr 4;
    %store/vec4 v00000203c477b740_0, 0, 24;
    %load/vec4 v00000203c477b2e0_0;
    %load/vec4 v00000203c477b7e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_54.4, 8;
    %load/vec4 v00000203c477a980_0;
    %pad/u 25;
    %load/vec4 v00000203c477b740_0;
    %pad/u 25;
    %add;
    %jmp/1 T_54.5, 8;
T_54.4 ; End of true expr.
    %load/vec4 v00000203c477a980_0;
    %pad/u 25;
    %load/vec4 v00000203c477b740_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_54.5, 8;
 ; End of false expr.
    %blend;
T_54.5;
    %split/vec4 24;
    %store/vec4 v00000203c477b920_0, 0, 24;
    %store/vec4 v00000203c477d9a0_0, 0, 1;
    %load/vec4 v00000203c477b240_0;
    %store/vec4 v00000203c4779a80_0, 0, 8;
    %load/vec4 v00000203c477d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %load/vec4 v00000203c477b920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c477b920_0, 0, 24;
    %load/vec4 v00000203c4779a80_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_54.8, 8;
    %load/vec4 v00000203c4779a80_0;
    %addi 1, 0, 8;
    %jmp/1 T_54.9, 8;
T_54.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_54.9, 8;
 ; End of false expr.
    %blend;
T_54.9;
    %store/vec4 v00000203c4779a80_0, 0, 8;
    %jmp T_54.7;
T_54.6 ;
    %load/vec4 v00000203c477b920_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_54.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c477b920_0, 0, 24;
    %jmp T_54.11;
T_54.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477c1e0_0, 0, 32;
T_54.12 ;
    %load/vec4 v00000203c477b920_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_54.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4779a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_54.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.14, 9;
    %load/vec4 v00000203c477c1e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_54.14;
    %flag_set/vec4 8;
    %jmp/0xz T_54.13, 8;
    %load/vec4 v00000203c477b920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c477b920_0, 0, 24;
    %load/vec4 v00000203c4779a80_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4779a80_0, 0, 8;
    %load/vec4 v00000203c477c1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c477c1e0_0, 0, 32;
    %jmp T_54.12;
T_54.13 ;
T_54.11 ;
T_54.7 ;
    %load/vec4 v00000203c477b2e0_0;
    %load/vec4 v00000203c4779a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c477b920_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c477c280_0, 0, 32;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000203c4771c30;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477c320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477d540_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_00000203c4771c30;
T_56 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c477d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v00000203c477d540_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_56.2, 5;
    %load/vec4 v00000203c477e120_0;
    %store/vec4 v00000203c477c320_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c477d540_0, v00000203c477d900_0, v00000203c477e120_0, v00000203c477c320_0, v00000203c477cb40_0 {0 0 0};
    %load/vec4 v00000203c477d540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c477d540_0, 0, 32;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v00000203c477cb40_0;
    %store/vec4 v00000203c477cd20_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c477d540_0, v00000203c477cd20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477c320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477d540_0, 0, 32;
T_56.3 ;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_00000203c478acc0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477cf00_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_00000203c478acc0;
T_58 ;
    %wait E_00000203c464b300;
    %load/vec4 v00000203c477e800_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477cf00_0, 0, 32;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000203c477e800_0;
    %store/vec4 v00000203c477cf00_0, 0, 32;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_00000203c4771460;
T_59 ;
    %wait E_00000203c464b5c0;
    %load/vec4 v00000203c4778ae0_0;
    %pad/u 9;
    %load/vec4 v00000203c4778f40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47784a0_0, 0, 9;
    %load/vec4 v00000203c4777280_0;
    %pad/u 48;
    %load/vec4 v00000203c4778fe0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4778c20_0, 0, 48;
    %load/vec4 v00000203c4778c20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v00000203c4778c20_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4778b80_0, 0, 23;
    %load/vec4 v00000203c47784a0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47784a0_0, 0, 9;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v00000203c4778c20_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4778b80_0, 0, 23;
T_59.1 ;
    %load/vec4 v00000203c47784a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_59.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4779120_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4778b80_0, 0, 23;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v00000203c47784a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_59.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4779120_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4778b80_0, 0, 23;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v00000203c47784a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4779120_0, 0, 8;
T_59.5 ;
T_59.3 ;
    %load/vec4 v00000203c4777320_0;
    %load/vec4 v00000203c4778400_0;
    %xor;
    %store/vec4 v00000203c4777d20_0, 0, 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_00000203c47701a0;
T_60 ;
    %wait E_00000203c464ba00;
    %load/vec4 v00000203c4777960_0;
    %pad/u 9;
    %load/vec4 v00000203c477b1a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c477ade0_0, 0, 9;
    %load/vec4 v00000203c47775a0_0;
    %pad/u 48;
    %load/vec4 v00000203c477be20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c477a700_0, 0, 48;
    %load/vec4 v00000203c477a700_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v00000203c477a700_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4779bc0_0, 0, 23;
    %load/vec4 v00000203c477ade0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c477ade0_0, 0, 9;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v00000203c477a700_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4779bc0_0, 0, 23;
T_60.1 ;
    %load/vec4 v00000203c477ade0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c477af20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4779bc0_0, 0, 23;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v00000203c477ade0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_60.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c477af20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4779bc0_0, 0, 23;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v00000203c477ade0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c477af20_0, 0, 8;
T_60.5 ;
T_60.3 ;
    %load/vec4 v00000203c4777640_0;
    %load/vec4 v00000203c4779d00_0;
    %xor;
    %store/vec4 v00000203c4779f80_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00000203c4770e20;
T_61 ;
    %wait E_00000203c464b1c0;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4779260_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_61.0, 4;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4779580_0, 0, 1;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4779260_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_61.2, 4;
    %load/vec4 v00000203c4779260_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %store/vec4 v00000203c4779580_0, 0, 1;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %load/vec4 v00000203c4779580_0;
    %inv;
    %store/vec4 v00000203c4779580_0, 0, 1;
T_61.6 ;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v00000203c4779260_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_61.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.9, 8;
T_61.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.9, 8;
 ; End of false expr.
    %blend;
T_61.9;
    %store/vec4 v00000203c4779580_0, 0, 1;
    %load/vec4 v00000203c4777aa0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.10, 8;
    %load/vec4 v00000203c4779580_0;
    %inv;
    %store/vec4 v00000203c4779580_0, 0, 1;
T_61.10 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00000203c47712d0;
T_62 ;
    %wait E_00000203c464b840;
    %load/vec4 v00000203c4777be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %load/vec4 v00000203c4778ea0_0;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v00000203c4778720_0;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v00000203c47793a0_0, 0, 32;
    %load/vec4 v00000203c4777be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.2, 8;
    %load/vec4 v00000203c4778720_0;
    %jmp/1 T_62.3, 8;
T_62.2 ; End of true expr.
    %load/vec4 v00000203c4778ea0_0;
    %jmp/0 T_62.3, 8;
 ; End of false expr.
    %blend;
T_62.3;
    %store/vec4 v00000203c4779800_0, 0, 32;
    %load/vec4 v00000203c47780e0_0;
    %load/vec4 v00000203c4779760_0;
    %sub;
    %store/vec4 v00000203c4777820_0, 0, 8;
    %load/vec4 v00000203c4778d60_0;
    %ix/getv 4, v00000203c4777820_0;
    %shiftr 4;
    %store/vec4 v00000203c47796c0_0, 0, 24;
    %load/vec4 v00000203c4778a40_0;
    %load/vec4 v00000203c47787c0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_62.4, 8;
    %load/vec4 v00000203c4778360_0;
    %pad/u 25;
    %load/vec4 v00000203c47796c0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %load/vec4 v00000203c4778360_0;
    %pad/u 25;
    %load/vec4 v00000203c47796c0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %split/vec4 24;
    %store/vec4 v00000203c47785e0_0, 0, 24;
    %store/vec4 v00000203c4777dc0_0, 0, 1;
    %load/vec4 v00000203c47780e0_0;
    %store/vec4 v00000203c4777b40_0, 0, 8;
    %load/vec4 v00000203c4777dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v00000203c47785e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47785e0_0, 0, 24;
    %load/vec4 v00000203c4777b40_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_62.8, 8;
    %load/vec4 v00000203c4777b40_0;
    %addi 1, 0, 8;
    %jmp/1 T_62.9, 8;
T_62.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_62.9, 8;
 ; End of false expr.
    %blend;
T_62.9;
    %store/vec4 v00000203c4777b40_0, 0, 8;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v00000203c47785e0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_62.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47785e0_0, 0, 24;
    %jmp T_62.11;
T_62.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4777fa0_0, 0, 32;
T_62.12 ;
    %load/vec4 v00000203c47785e0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_62.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4777b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_62.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.14, 9;
    %load/vec4 v00000203c4777fa0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_62.14;
    %flag_set/vec4 8;
    %jmp/0xz T_62.13, 8;
    %load/vec4 v00000203c47785e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47785e0_0, 0, 24;
    %load/vec4 v00000203c4777b40_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4777b40_0, 0, 8;
    %load/vec4 v00000203c4777fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4777fa0_0, 0, 32;
    %jmp T_62.12;
T_62.13 ;
T_62.11 ;
T_62.7 ;
    %load/vec4 v00000203c4778a40_0;
    %load/vec4 v00000203c4777b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47785e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47771e0_0, 0, 32;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_00000203c4770970;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c477e6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4780380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4780b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477ffc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4780560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c477c640_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_00000203c4770970;
T_64 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c477fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v00000203c477f840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %vpi_call 4 289 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_64.7;
T_64.2 ;
    %load/vec4 v00000203c477e9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %vpi_call 4 240 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
    %jmp T_64.13;
T_64.8 ;
    %vpi_call 4 205 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 207 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c477e9e0_0, v00000203c477cfa0_0, v00000203c477cbe0_0, v00000203c477e1c0_0, v00000203c477d680_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477e760_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4780920_0, 0, 32;
    %jmp T_64.13;
T_64.9 ;
    %vpi_call 4 215 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c477e9e0_0, v00000203c477cfa0_0, v00000203c477cbe0_0, v00000203c477e1c0_0, v00000203c477d680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c477c640_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
    %jmp T_64.13;
T_64.10 ;
    %vpi_call 4 223 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c477e9e0_0, v00000203c4780920_0, v00000203c477cfa0_0, v00000203c477cbe0_0, v00000203c477e1c0_0, v00000203c477d680_0 {0 0 0};
    %load/vec4 v00000203c4780920_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_64.14, 5;
    %load/vec4 v00000203c4780920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4780920_0, 0, 32;
    %load/vec4 v00000203c477e760_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c477e760_0, 0, 2;
    %jmp T_64.15;
T_64.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c477c640_0, 0, 1;
    %load/vec4 v00000203c477e9e0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
T_64.15 ;
    %jmp T_64.13;
T_64.11 ;
    %load/vec4 v00000203c477d680_0;
    %store/vec4 v00000203c477e300_0, 0, 32;
    %vpi_call 4 236 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000203c477e9e0_0, v00000203c477d680_0, v00000203c477e300_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
    %jmp T_64.13;
T_64.13 ;
    %pop/vec4 1;
    %jmp T_64.7;
T_64.3 ;
    %load/vec4 v00000203c477ffc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.17, 6;
    %vpi_call 4 257 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_64.19;
T_64.16 ;
    %load/vec4 v00000203c477ea80_0;
    %store/vec4 v00000203c477e760_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c477ffc0_0, 0, 2;
    %jmp T_64.19;
T_64.17 ;
    %load/vec4 v00000203c477cbe0_0;
    %store/vec4 v00000203c4780380_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477ffc0_0, 0, 2;
    %jmp T_64.19;
T_64.19 ;
    %pop/vec4 1;
    %jmp T_64.7;
T_64.4 ;
    %load/vec4 v00000203c4780560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.21, 6;
    %vpi_call 4 273 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_64.23;
T_64.20 ;
    %load/vec4 v00000203c477ea80_0;
    %store/vec4 v00000203c477e760_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4780560_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4780b00_0, 0, 1;
    %jmp T_64.23;
T_64.21 ;
    %load/vec4 v00000203c477cbe0_0;
    %store/vec4 v00000203c4780380_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4780560_0, 0, 2;
    %jmp T_64.23;
T_64.23 ;
    %pop/vec4 1;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477e9e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c477ffc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4780560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4780b00_0, 0, 1;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00000203c478b300;
T_65 ;
    %wait E_00000203c462bac0;
    %load/vec4 v00000203c4790a90_0;
    %load/vec4 v00000203c4790130_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c478f690_0, 0, 32;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_00000203c478b490;
T_66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478f5f0_0, 0, 32;
T_66.0 ;
    %load/vec4 v00000203c478f5f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_66.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c478f5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c478f2d0, 0, 4;
    %load/vec4 v00000203c478f5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478f5f0_0, 0, 32;
    %jmp T_66.0;
T_66.1 ;
    %end;
    .thread T_66;
    .scope S_00000203c478b490;
T_67 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c478f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478f5f0_0, 0, 32;
T_67.2 ;
    %load/vec4 v00000203c478f5f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_67.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c478f5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c478f2d0, 0, 4;
    %load/vec4 v00000203c478f5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478f5f0_0, 0, 32;
    %jmp T_67.2;
T_67.3 ;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v00000203c478ebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v00000203c478f550_0;
    %load/vec4 v00000203c4790e50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c478f2d0, 0, 4;
T_67.4 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_00000203c478b490;
T_68 ;
    %wait E_00000203c462b3c0;
    %load/vec4 v00000203c478ebf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v00000203c4790e50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c478f2d0, 4;
    %assign/vec4 v00000203c478fcd0_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000203c478bf80;
T_69 ;
    %wait E_00000203c462bb40;
    %load/vec4 v00000203c4773fe0_0;
    %pad/u 9;
    %load/vec4 v00000203c4773b80_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c478fb90_0, 0, 9;
    %load/vec4 v00000203c4773540_0;
    %pad/u 48;
    %load/vec4 v00000203c4774120_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4790810_0, 0, 48;
    %load/vec4 v00000203c4790810_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v00000203c4790810_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c478faf0_0, 0, 23;
    %load/vec4 v00000203c478fb90_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c478fb90_0, 0, 9;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v00000203c4790810_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c478faf0_0, 0, 23;
T_69.1 ;
    %load/vec4 v00000203c478fb90_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_69.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c478ee70_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c478faf0_0, 0, 23;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v00000203c478fb90_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_69.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c478ee70_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c478faf0_0, 0, 23;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v00000203c478fb90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c478ee70_0, 0, 8;
T_69.5 ;
T_69.3 ;
    %load/vec4 v00000203c4773680_0;
    %load/vec4 v00000203c47746c0_0;
    %xor;
    %store/vec4 v00000203c4790950_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000203c478bdf0;
T_70 ;
    %wait E_00000203c462ba00;
    %load/vec4 v00000203c4781500_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4782040_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_70.0, 4;
    %load/vec4 v00000203c4781500_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4772460_0, 0, 1;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v00000203c4781500_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4782040_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_70.2, 4;
    %load/vec4 v00000203c4782040_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4781500_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_70.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %store/vec4 v00000203c4772460_0, 0, 1;
    %load/vec4 v00000203c4781500_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %load/vec4 v00000203c4772460_0;
    %inv;
    %store/vec4 v00000203c4772460_0, 0, 1;
T_70.6 ;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v00000203c4782040_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4781500_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_70.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.9, 8;
T_70.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_70.9, 8;
 ; End of false expr.
    %blend;
T_70.9;
    %store/vec4 v00000203c4772460_0, 0, 1;
    %load/vec4 v00000203c4781500_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %load/vec4 v00000203c4772460_0;
    %inv;
    %store/vec4 v00000203c4772460_0, 0, 1;
T_70.10 ;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000203c478a810;
T_71 ;
    %wait E_00000203c462b5c0;
    %load/vec4 v00000203c47739a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %load/vec4 v00000203c4773720_0;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v00000203c4773d60_0;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v00000203c4772a00_0, 0, 32;
    %load/vec4 v00000203c47739a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.2, 8;
    %load/vec4 v00000203c4773d60_0;
    %jmp/1 T_71.3, 8;
T_71.2 ; End of true expr.
    %load/vec4 v00000203c4773720_0;
    %jmp/0 T_71.3, 8;
 ; End of false expr.
    %blend;
T_71.3;
    %store/vec4 v00000203c4772aa0_0, 0, 32;
    %load/vec4 v00000203c4772be0_0;
    %load/vec4 v00000203c4773e00_0;
    %sub;
    %store/vec4 v00000203c47732c0_0, 0, 8;
    %load/vec4 v00000203c4774440_0;
    %ix/getv 4, v00000203c47732c0_0;
    %shiftr 4;
    %store/vec4 v00000203c4774800_0, 0, 24;
    %load/vec4 v00000203c47734a0_0;
    %load/vec4 v00000203c4772f00_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_71.4, 8;
    %load/vec4 v00000203c47725a0_0;
    %pad/u 25;
    %load/vec4 v00000203c4774800_0;
    %pad/u 25;
    %add;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %load/vec4 v00000203c47725a0_0;
    %pad/u 25;
    %load/vec4 v00000203c4774800_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %split/vec4 24;
    %store/vec4 v00000203c47726e0_0, 0, 24;
    %store/vec4 v00000203c47737c0_0, 0, 1;
    %load/vec4 v00000203c4772be0_0;
    %store/vec4 v00000203c47743a0_0, 0, 8;
    %load/vec4 v00000203c47737c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v00000203c47726e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47726e0_0, 0, 24;
    %load/vec4 v00000203c47743a0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_71.8, 8;
    %load/vec4 v00000203c47743a0_0;
    %addi 1, 0, 8;
    %jmp/1 T_71.9, 8;
T_71.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_71.9, 8;
 ; End of false expr.
    %blend;
T_71.9;
    %store/vec4 v00000203c47743a0_0, 0, 8;
    %jmp T_71.7;
T_71.6 ;
    %load/vec4 v00000203c47726e0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_71.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47726e0_0, 0, 24;
    %jmp T_71.11;
T_71.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47735e0_0, 0, 32;
T_71.12 ;
    %load/vec4 v00000203c47726e0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_71.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47743a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_71.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.14, 9;
    %load/vec4 v00000203c47735e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_71.14;
    %flag_set/vec4 8;
    %jmp/0xz T_71.13, 8;
    %load/vec4 v00000203c47726e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47726e0_0, 0, 24;
    %load/vec4 v00000203c47743a0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47743a0_0, 0, 8;
    %load/vec4 v00000203c47735e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47735e0_0, 0, 32;
    %jmp T_71.12;
T_71.13 ;
T_71.11 ;
T_71.7 ;
    %load/vec4 v00000203c47734a0_0;
    %load/vec4 v00000203c47743a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47726e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4773900_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000203c478a9a0;
T_72 ;
    %wait E_00000203c462ba80;
    %load/vec4 v00000203c4773860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4772280_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v00000203c4773860_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4773ea0_0, 0, 1;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v00000203c4773860_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4772280_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_72.2, 4;
    %load/vec4 v00000203c4772280_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4773860_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_72.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %store/vec4 v00000203c4773ea0_0, 0, 1;
    %load/vec4 v00000203c4773860_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.6, 8;
    %load/vec4 v00000203c4773ea0_0;
    %inv;
    %store/vec4 v00000203c4773ea0_0, 0, 1;
T_72.6 ;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v00000203c4772280_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4773860_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_72.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_72.9, 8;
T_72.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_72.9, 8;
 ; End of false expr.
    %blend;
T_72.9;
    %store/vec4 v00000203c4773ea0_0, 0, 1;
    %load/vec4 v00000203c4773860_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.10, 8;
    %load/vec4 v00000203c4773ea0_0;
    %inv;
    %store/vec4 v00000203c4773ea0_0, 0, 1;
T_72.10 ;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_00000203c478bc60;
T_73 ;
    %wait E_00000203c462ba40;
    %load/vec4 v00000203c4773c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %load/vec4 v00000203c4774940_0;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v00000203c47723c0_0;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v00000203c4774760_0, 0, 32;
    %load/vec4 v00000203c4773c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v00000203c47723c0_0;
    %jmp/1 T_73.3, 8;
T_73.2 ; End of true expr.
    %load/vec4 v00000203c4774940_0;
    %jmp/0 T_73.3, 8;
 ; End of false expr.
    %blend;
T_73.3;
    %store/vec4 v00000203c47748a0_0, 0, 32;
    %load/vec4 v00000203c4773cc0_0;
    %load/vec4 v00000203c47741c0_0;
    %sub;
    %store/vec4 v00000203c4774620_0, 0, 8;
    %load/vec4 v00000203c4773a40_0;
    %ix/getv 4, v00000203c4774620_0;
    %shiftr 4;
    %store/vec4 v00000203c4774300_0, 0, 24;
    %load/vec4 v00000203c4772780_0;
    %load/vec4 v00000203c47744e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_73.4, 8;
    %load/vec4 v00000203c4772e60_0;
    %pad/u 25;
    %load/vec4 v00000203c4774300_0;
    %pad/u 25;
    %add;
    %jmp/1 T_73.5, 8;
T_73.4 ; End of true expr.
    %load/vec4 v00000203c4772e60_0;
    %pad/u 25;
    %load/vec4 v00000203c4774300_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_73.5, 8;
 ; End of false expr.
    %blend;
T_73.5;
    %split/vec4 24;
    %store/vec4 v00000203c4772960_0, 0, 24;
    %store/vec4 v00000203c4773040_0, 0, 1;
    %load/vec4 v00000203c4773cc0_0;
    %store/vec4 v00000203c4774580_0, 0, 8;
    %load/vec4 v00000203c4773040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.6, 8;
    %load/vec4 v00000203c4772960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4772960_0, 0, 24;
    %load/vec4 v00000203c4774580_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_73.8, 8;
    %load/vec4 v00000203c4774580_0;
    %addi 1, 0, 8;
    %jmp/1 T_73.9, 8;
T_73.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_73.9, 8;
 ; End of false expr.
    %blend;
T_73.9;
    %store/vec4 v00000203c4774580_0, 0, 8;
    %jmp T_73.7;
T_73.6 ;
    %load/vec4 v00000203c4772960_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_73.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4772960_0, 0, 24;
    %jmp T_73.11;
T_73.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4773180_0, 0, 32;
T_73.12 ;
    %load/vec4 v00000203c4772960_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_73.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4774580_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_73.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.14, 9;
    %load/vec4 v00000203c4773180_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_73.14;
    %flag_set/vec4 8;
    %jmp/0xz T_73.13, 8;
    %load/vec4 v00000203c4772960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4772960_0, 0, 24;
    %load/vec4 v00000203c4774580_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4774580_0, 0, 8;
    %load/vec4 v00000203c4773180_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4773180_0, 0, 32;
    %jmp T_73.12;
T_73.13 ;
T_73.11 ;
T_73.7 ;
    %load/vec4 v00000203c4772780_0;
    %load/vec4 v00000203c4774580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4772960_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4773360_0, 0, 32;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000203c478afe0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478f4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478fc30_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_00000203c478afe0;
T_75 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c478ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v00000203c478fc30_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_75.2, 5;
    %load/vec4 v00000203c478f190_0;
    %store/vec4 v00000203c478f4b0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c478fc30_0, v00000203c47908b0_0, v00000203c478f190_0, v00000203c478f4b0_0, v00000203c4790ef0_0 {0 0 0};
    %load/vec4 v00000203c478fc30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478fc30_0, 0, 32;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v00000203c4790ef0_0;
    %store/vec4 v00000203c4791030_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c478fc30_0, v00000203c4791030_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478f4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478fc30_0, 0, 32;
T_75.3 ;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_00000203c478b620;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4790b30_0, 0, 32;
    %end;
    .thread T_76;
    .scope S_00000203c478b620;
T_77 ;
    %wait E_00000203c462b880;
    %load/vec4 v00000203c478fd70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4790b30_0, 0, 32;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v00000203c478fd70_0;
    %store/vec4 v00000203c4790b30_0, 0, 32;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_00000203c478a4f0;
T_78 ;
    %wait E_00000203c462c0c0;
    %load/vec4 v00000203c477ff20_0;
    %pad/u 9;
    %load/vec4 v00000203c4780100_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c477ed00_0, 0, 9;
    %load/vec4 v00000203c4780ce0_0;
    %pad/u 48;
    %load/vec4 v00000203c4780240_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c477eda0_0, 0, 48;
    %load/vec4 v00000203c477eda0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v00000203c477eda0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4780740_0, 0, 23;
    %load/vec4 v00000203c477ed00_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c477ed00_0, 0, 9;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v00000203c477eda0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4780740_0, 0, 23;
T_78.1 ;
    %load/vec4 v00000203c477ed00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_78.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4780600_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4780740_0, 0, 23;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v00000203c477ed00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_78.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4780600_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4780740_0, 0, 23;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v00000203c477ed00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4780600_0, 0, 8;
T_78.5 ;
T_78.3 ;
    %load/vec4 v00000203c4780e20_0;
    %load/vec4 v00000203c47802e0_0;
    %xor;
    %store/vec4 v00000203c4780880_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_00000203c478a680;
T_79 ;
    %wait E_00000203c462b200;
    %load/vec4 v00000203c4781a00_0;
    %pad/u 9;
    %load/vec4 v00000203c4781aa0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4781dc0_0, 0, 9;
    %load/vec4 v00000203c4781fa0_0;
    %pad/u 48;
    %load/vec4 v00000203c4781b40_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47818c0_0, 0, 48;
    %load/vec4 v00000203c47818c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v00000203c47818c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4781780_0, 0, 23;
    %load/vec4 v00000203c4781dc0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4781dc0_0, 0, 9;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v00000203c47818c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4781780_0, 0, 23;
T_79.1 ;
    %load/vec4 v00000203c4781dc0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4781d20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4781780_0, 0, 23;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v00000203c4781dc0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_79.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4781d20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4781780_0, 0, 23;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v00000203c4781dc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4781d20_0, 0, 8;
T_79.5 ;
T_79.3 ;
    %load/vec4 v00000203c4781640_0;
    %load/vec4 v00000203c4781be0_0;
    %xor;
    %store/vec4 v00000203c4781c80_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000203c478a360;
T_80 ;
    %wait E_00000203c462b740;
    %load/vec4 v00000203c4781140_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47804c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v00000203c4781140_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c477f480_0, 0, 1;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v00000203c4781140_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47804c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_80.2, 4;
    %load/vec4 v00000203c47804c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4781140_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_80.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_80.5, 8;
T_80.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_80.5, 8;
 ; End of false expr.
    %blend;
T_80.5;
    %store/vec4 v00000203c477f480_0, 0, 1;
    %load/vec4 v00000203c4781140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %load/vec4 v00000203c477f480_0;
    %inv;
    %store/vec4 v00000203c477f480_0, 0, 1;
T_80.6 ;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v00000203c47804c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4781140_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_80.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_80.9, 8;
T_80.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_80.9, 8;
 ; End of false expr.
    %blend;
T_80.9;
    %store/vec4 v00000203c477f480_0, 0, 1;
    %load/vec4 v00000203c4781140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.10, 8;
    %load/vec4 v00000203c477f480_0;
    %inv;
    %store/vec4 v00000203c477f480_0, 0, 1;
T_80.10 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00000203c478a1d0;
T_81 ;
    %wait E_00000203c462b1c0;
    %load/vec4 v00000203c47807e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v00000203c477ec60_0;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v00000203c47810a0_0;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v00000203c477f200_0, 0, 32;
    %load/vec4 v00000203c47807e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.2, 8;
    %load/vec4 v00000203c47810a0_0;
    %jmp/1 T_81.3, 8;
T_81.2 ; End of true expr.
    %load/vec4 v00000203c477ec60_0;
    %jmp/0 T_81.3, 8;
 ; End of false expr.
    %blend;
T_81.3;
    %store/vec4 v00000203c4780f60_0, 0, 32;
    %load/vec4 v00000203c477eb20_0;
    %load/vec4 v00000203c4780c40_0;
    %sub;
    %store/vec4 v00000203c477fe80_0, 0, 8;
    %load/vec4 v00000203c477f2a0_0;
    %ix/getv 4, v00000203c477fe80_0;
    %shiftr 4;
    %store/vec4 v00000203c477fca0_0, 0, 24;
    %load/vec4 v00000203c4780ba0_0;
    %load/vec4 v00000203c4780060_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_81.4, 8;
    %load/vec4 v00000203c477f160_0;
    %pad/u 25;
    %load/vec4 v00000203c477fca0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_81.5, 8;
T_81.4 ; End of true expr.
    %load/vec4 v00000203c477f160_0;
    %pad/u 25;
    %load/vec4 v00000203c477fca0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_81.5, 8;
 ; End of false expr.
    %blend;
T_81.5;
    %split/vec4 24;
    %store/vec4 v00000203c477f980_0, 0, 24;
    %store/vec4 v00000203c477f5c0_0, 0, 1;
    %load/vec4 v00000203c477eb20_0;
    %store/vec4 v00000203c477f8e0_0, 0, 8;
    %load/vec4 v00000203c477f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %load/vec4 v00000203c477f980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c477f980_0, 0, 24;
    %load/vec4 v00000203c477f8e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_81.8, 8;
    %load/vec4 v00000203c477f8e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_81.9, 8;
T_81.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_81.9, 8;
 ; End of false expr.
    %blend;
T_81.9;
    %store/vec4 v00000203c477f8e0_0, 0, 8;
    %jmp T_81.7;
T_81.6 ;
    %load/vec4 v00000203c477f980_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_81.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c477f980_0, 0, 24;
    %jmp T_81.11;
T_81.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4780420_0, 0, 32;
T_81.12 ;
    %load/vec4 v00000203c477f980_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_81.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c477f8e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_81.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.14, 9;
    %load/vec4 v00000203c4780420_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_81.14;
    %flag_set/vec4 8;
    %jmp/0xz T_81.13, 8;
    %load/vec4 v00000203c477f980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c477f980_0, 0, 24;
    %load/vec4 v00000203c477f8e0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c477f8e0_0, 0, 8;
    %load/vec4 v00000203c4780420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4780420_0, 0, 32;
    %jmp T_81.12;
T_81.13 ;
T_81.11 ;
T_81.7 ;
    %load/vec4 v00000203c4780ba0_0;
    %load/vec4 v00000203c477f8e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c477f980_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47801a0_0, 0, 32;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000203c478ae50;
T_82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478fa50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4790270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4790310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f9b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4791170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4790bd0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_00000203c478ae50;
T_83 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47901d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v00000203c4790450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %vpi_call 4 289 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_83.7;
T_83.2 ;
    %load/vec4 v00000203c478f0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %vpi_call 4 240 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
    %jmp T_83.13;
T_83.8 ;
    %vpi_call 4 205 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 207 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c478f0f0_0, v00000203c478ed30_0, v00000203c4790c70_0, v00000203c478fe10_0, v00000203c478f730_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4790090_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47903b0_0, 0, 32;
    %jmp T_83.13;
T_83.9 ;
    %vpi_call 4 215 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c478f0f0_0, v00000203c478ed30_0, v00000203c4790c70_0, v00000203c478fe10_0, v00000203c478f730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4790bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
    %jmp T_83.13;
T_83.10 ;
    %vpi_call 4 223 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c478f0f0_0, v00000203c47903b0_0, v00000203c478ed30_0, v00000203c4790c70_0, v00000203c478fe10_0, v00000203c478f730_0 {0 0 0};
    %load/vec4 v00000203c47903b0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_83.14, 5;
    %load/vec4 v00000203c47903b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47903b0_0, 0, 32;
    %load/vec4 v00000203c4790090_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4790090_0, 0, 2;
    %jmp T_83.15;
T_83.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4790bd0_0, 0, 1;
    %load/vec4 v00000203c478f0f0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
T_83.15 ;
    %jmp T_83.13;
T_83.11 ;
    %load/vec4 v00000203c478f730_0;
    %store/vec4 v00000203c478f910_0, 0, 32;
    %vpi_call 4 236 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000203c478f0f0_0, v00000203c478f730_0, v00000203c478f910_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
    %jmp T_83.13;
T_83.13 ;
    %pop/vec4 1;
    %jmp T_83.7;
T_83.3 ;
    %load/vec4 v00000203c478f9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.17, 6;
    %vpi_call 4 257 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_83.19;
T_83.16 ;
    %load/vec4 v00000203c478efb0_0;
    %store/vec4 v00000203c4790090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c478f9b0_0, 0, 2;
    %jmp T_83.19;
T_83.17 ;
    %load/vec4 v00000203c4790c70_0;
    %store/vec4 v00000203c4790270_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f9b0_0, 0, 2;
    %jmp T_83.19;
T_83.19 ;
    %pop/vec4 1;
    %jmp T_83.7;
T_83.4 ;
    %load/vec4 v00000203c4791170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.21, 6;
    %vpi_call 4 273 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_83.23;
T_83.20 ;
    %load/vec4 v00000203c478efb0_0;
    %store/vec4 v00000203c4790090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4791170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4790310_0, 0, 1;
    %jmp T_83.23;
T_83.21 ;
    %load/vec4 v00000203c4790c70_0;
    %store/vec4 v00000203c4790270_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4791170_0, 0, 2;
    %jmp T_83.23;
T_83.23 ;
    %pop/vec4 1;
    %jmp T_83.7;
T_83.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c478f9b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4791170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4790310_0, 0, 1;
    %jmp T_83.7;
T_83.7 ;
    %pop/vec4 1;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_00000203c479d190;
T_84 ;
    %wait E_00000203c462be40;
    %load/vec4 v00000203c47977f0_0;
    %load/vec4 v00000203c4797e30_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c4796350_0, 0, 32;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00000203c479cce0;
T_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4798330_0, 0, 32;
T_85.0 ;
    %load/vec4 v00000203c4798330_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_85.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c4798330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4798470, 0, 4;
    %load/vec4 v00000203c4798330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4798330_0, 0, 32;
    %jmp T_85.0;
T_85.1 ;
    %end;
    .thread T_85;
    .scope S_00000203c479cce0;
T_86 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47983d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4798330_0, 0, 32;
T_86.2 ;
    %load/vec4 v00000203c4798330_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_86.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c4798330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4798470, 0, 4;
    %load/vec4 v00000203c4798330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4798330_0, 0, 32;
    %jmp T_86.2;
T_86.3 ;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v00000203c4796e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v00000203c4796cb0_0;
    %load/vec4 v00000203c47981f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c4798470, 0, 4;
T_86.4 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_00000203c479cce0;
T_87 ;
    %wait E_00000203c462b980;
    %load/vec4 v00000203c4796e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v00000203c47981f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c4798470, 4;
    %assign/vec4 v00000203c47988d0_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_00000203c479cb50;
T_88 ;
    %wait E_00000203c462b780;
    %load/vec4 v00000203c4795b30_0;
    %pad/u 9;
    %load/vec4 v00000203c4795810_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4796c10_0, 0, 9;
    %load/vec4 v00000203c4795590_0;
    %pad/u 48;
    %load/vec4 v00000203c47958b0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47985b0_0, 0, 48;
    %load/vec4 v00000203c47985b0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v00000203c47985b0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4797610_0, 0, 23;
    %load/vec4 v00000203c4796c10_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4796c10_0, 0, 9;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v00000203c47985b0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4797610_0, 0, 23;
T_88.1 ;
    %load/vec4 v00000203c4796c10_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_88.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4795a90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4797610_0, 0, 23;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v00000203c4796c10_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_88.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4795a90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4797610_0, 0, 23;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v00000203c4796c10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4795a90_0, 0, 8;
T_88.5 ;
T_88.3 ;
    %load/vec4 v00000203c47956d0_0;
    %load/vec4 v00000203c4795950_0;
    %xor;
    %store/vec4 v00000203c4796f30_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_00000203c479d960;
T_89 ;
    %wait E_00000203c462b2c0;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4791850_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_89.0, 4;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4791b70_0, 0, 1;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4791850_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_89.2, 4;
    %load/vec4 v00000203c4791850_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_89.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.5, 8;
T_89.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.5, 8;
 ; End of false expr.
    %blend;
T_89.5;
    %store/vec4 v00000203c4791b70_0, 0, 1;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %load/vec4 v00000203c4791b70_0;
    %inv;
    %store/vec4 v00000203c4791b70_0, 0, 1;
T_89.6 ;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v00000203c4791850_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_89.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.9, 8;
T_89.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.9, 8;
 ; End of false expr.
    %blend;
T_89.9;
    %store/vec4 v00000203c4791b70_0, 0, 1;
    %load/vec4 v00000203c47913f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.10, 8;
    %load/vec4 v00000203c4791b70_0;
    %inv;
    %store/vec4 v00000203c4791b70_0, 0, 1;
T_89.10 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00000203c479de10;
T_90 ;
    %wait E_00000203c462b280;
    %load/vec4 v00000203c47947d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %load/vec4 v00000203c4794690_0;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v00000203c47959f0_0;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v00000203c47953b0_0, 0, 32;
    %load/vec4 v00000203c47947d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v00000203c47959f0_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v00000203c4794690_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %store/vec4 v00000203c47944b0_0, 0, 32;
    %load/vec4 v00000203c4793a10_0;
    %load/vec4 v00000203c4794230_0;
    %sub;
    %store/vec4 v00000203c4794eb0_0, 0, 8;
    %load/vec4 v00000203c4795bd0_0;
    %ix/getv 4, v00000203c4794eb0_0;
    %shiftr 4;
    %store/vec4 v00000203c4793f10_0, 0, 24;
    %load/vec4 v00000203c4795450_0;
    %load/vec4 v00000203c4794f50_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v00000203c4793ab0_0;
    %pad/u 25;
    %load/vec4 v00000203c4793f10_0;
    %pad/u 25;
    %add;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v00000203c4793ab0_0;
    %pad/u 25;
    %load/vec4 v00000203c4793f10_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %split/vec4 24;
    %store/vec4 v00000203c4793b50_0, 0, 24;
    %store/vec4 v00000203c47945f0_0, 0, 1;
    %load/vec4 v00000203c4793a10_0;
    %store/vec4 v00000203c4794550_0, 0, 8;
    %load/vec4 v00000203c47945f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.6, 8;
    %load/vec4 v00000203c4793b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4793b50_0, 0, 24;
    %load/vec4 v00000203c4794550_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_90.8, 8;
    %load/vec4 v00000203c4794550_0;
    %addi 1, 0, 8;
    %jmp/1 T_90.9, 8;
T_90.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_90.9, 8;
 ; End of false expr.
    %blend;
T_90.9;
    %store/vec4 v00000203c4794550_0, 0, 8;
    %jmp T_90.7;
T_90.6 ;
    %load/vec4 v00000203c4793b50_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_90.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4793b50_0, 0, 24;
    %jmp T_90.11;
T_90.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4794cd0_0, 0, 32;
T_90.12 ;
    %load/vec4 v00000203c4793b50_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_90.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4794550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.14, 9;
    %load/vec4 v00000203c4794cd0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_90.14;
    %flag_set/vec4 8;
    %jmp/0xz T_90.13, 8;
    %load/vec4 v00000203c4793b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4793b50_0, 0, 24;
    %load/vec4 v00000203c4794550_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4794550_0, 0, 8;
    %load/vec4 v00000203c4794cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4794cd0_0, 0, 32;
    %jmp T_90.12;
T_90.13 ;
T_90.11 ;
T_90.7 ;
    %load/vec4 v00000203c4795450_0;
    %load/vec4 v00000203c4794550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4793b50_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4794a50_0, 0, 32;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_00000203c479c380;
T_91 ;
    %wait E_00000203c462b8c0;
    %load/vec4 v00000203c4794870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4794b90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_91.0, 4;
    %load/vec4 v00000203c4794870_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47951d0_0, 0, 1;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v00000203c4794870_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4794b90_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_91.2, 4;
    %load/vec4 v00000203c4794b90_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4794870_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_91.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_91.5, 8;
T_91.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_91.5, 8;
 ; End of false expr.
    %blend;
T_91.5;
    %store/vec4 v00000203c47951d0_0, 0, 1;
    %load/vec4 v00000203c4794870_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v00000203c47951d0_0;
    %inv;
    %store/vec4 v00000203c47951d0_0, 0, 1;
T_91.6 ;
    %jmp T_91.3;
T_91.2 ;
    %load/vec4 v00000203c4794b90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4794870_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_91.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_91.9, 8;
T_91.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_91.9, 8;
 ; End of false expr.
    %blend;
T_91.9;
    %store/vec4 v00000203c47951d0_0, 0, 1;
    %load/vec4 v00000203c4794870_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %load/vec4 v00000203c47951d0_0;
    %inv;
    %store/vec4 v00000203c47951d0_0, 0, 1;
T_91.10 ;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_00000203c479daf0;
T_92 ;
    %wait E_00000203c462b380;
    %load/vec4 v00000203c4794e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %load/vec4 v00000203c4793d30_0;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v00000203c4795f90_0;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v00000203c4795ef0_0, 0, 32;
    %load/vec4 v00000203c4794e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.2, 8;
    %load/vec4 v00000203c4795f90_0;
    %jmp/1 T_92.3, 8;
T_92.2 ; End of true expr.
    %load/vec4 v00000203c4793d30_0;
    %jmp/0 T_92.3, 8;
 ; End of false expr.
    %blend;
T_92.3;
    %store/vec4 v00000203c4793dd0_0, 0, 32;
    %load/vec4 v00000203c4794730_0;
    %load/vec4 v00000203c47960d0_0;
    %sub;
    %store/vec4 v00000203c4795d10_0, 0, 8;
    %load/vec4 v00000203c4795c70_0;
    %ix/getv 4, v00000203c4795d10_0;
    %shiftr 4;
    %store/vec4 v00000203c47940f0_0, 0, 24;
    %load/vec4 v00000203c4795130_0;
    %load/vec4 v00000203c4794910_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_92.4, 8;
    %load/vec4 v00000203c4795e50_0;
    %pad/u 25;
    %load/vec4 v00000203c47940f0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_92.5, 8;
T_92.4 ; End of true expr.
    %load/vec4 v00000203c4795e50_0;
    %pad/u 25;
    %load/vec4 v00000203c47940f0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_92.5, 8;
 ; End of false expr.
    %blend;
T_92.5;
    %split/vec4 24;
    %store/vec4 v00000203c47949b0_0, 0, 24;
    %store/vec4 v00000203c4794d70_0, 0, 1;
    %load/vec4 v00000203c4794730_0;
    %store/vec4 v00000203c4796030_0, 0, 8;
    %load/vec4 v00000203c4794d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.6, 8;
    %load/vec4 v00000203c47949b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47949b0_0, 0, 24;
    %load/vec4 v00000203c4796030_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_92.8, 8;
    %load/vec4 v00000203c4796030_0;
    %addi 1, 0, 8;
    %jmp/1 T_92.9, 8;
T_92.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_92.9, 8;
 ; End of false expr.
    %blend;
T_92.9;
    %store/vec4 v00000203c4796030_0, 0, 8;
    %jmp T_92.7;
T_92.6 ;
    %load/vec4 v00000203c47949b0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_92.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47949b0_0, 0, 24;
    %jmp T_92.11;
T_92.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4795310_0, 0, 32;
T_92.12 ;
    %load/vec4 v00000203c47949b0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_92.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4796030_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_92.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_92.14, 9;
    %load/vec4 v00000203c4795310_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_92.14;
    %flag_set/vec4 8;
    %jmp/0xz T_92.13, 8;
    %load/vec4 v00000203c47949b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47949b0_0, 0, 24;
    %load/vec4 v00000203c4796030_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4796030_0, 0, 8;
    %load/vec4 v00000203c4795310_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4795310_0, 0, 32;
    %jmp T_92.12;
T_92.13 ;
T_92.11 ;
T_92.7 ;
    %load/vec4 v00000203c4795130_0;
    %load/vec4 v00000203c4796030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47949b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4794050_0, 0, 32;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_00000203c479c1f0;
T_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4796fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4798510_0, 0, 32;
    %end;
    .thread T_93;
    .scope S_00000203c479c1f0;
T_94 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c4797930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v00000203c4798510_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_94.2, 5;
    %load/vec4 v00000203c47976b0_0;
    %store/vec4 v00000203c4796fd0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c4798510_0, v00000203c4797890_0, v00000203c47976b0_0, v00000203c4796fd0_0, v00000203c4796df0_0 {0 0 0};
    %load/vec4 v00000203c4798510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4798510_0, 0, 32;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v00000203c4796df0_0;
    %store/vec4 v00000203c4797bb0_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c4798510_0, v00000203c4797bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4796fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4798510_0, 0, 32;
T_94.3 ;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_00000203c479d4b0;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4796850_0, 0, 32;
    %end;
    .thread T_95;
    .scope S_00000203c479d4b0;
T_96 ;
    %wait E_00000203c462cac0;
    %load/vec4 v00000203c4797c50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4796850_0, 0, 32;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v00000203c4797c50_0;
    %store/vec4 v00000203c4796850_0, 0, 32;
T_96.1 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_00000203c479d7d0;
T_97 ;
    %wait E_00000203c462bbc0;
    %load/vec4 v00000203c47921b0_0;
    %pad/u 9;
    %load/vec4 v00000203c4792930_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4792430_0, 0, 9;
    %load/vec4 v00000203c4791350_0;
    %pad/u 48;
    %load/vec4 v00000203c4792610_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4792c50_0, 0, 48;
    %load/vec4 v00000203c4792c50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v00000203c4792c50_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4792110_0, 0, 23;
    %load/vec4 v00000203c4792430_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4792430_0, 0, 9;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v00000203c4792c50_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4792110_0, 0, 23;
T_97.1 ;
    %load/vec4 v00000203c4792430_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_97.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47930b0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4792110_0, 0, 23;
    %jmp T_97.3;
T_97.2 ;
    %load/vec4 v00000203c4792430_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_97.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47930b0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4792110_0, 0, 23;
    %jmp T_97.5;
T_97.4 ;
    %load/vec4 v00000203c4792430_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47930b0_0, 0, 8;
T_97.5 ;
T_97.3 ;
    %load/vec4 v00000203c4792ed0_0;
    %load/vec4 v00000203c4792b10_0;
    %xor;
    %store/vec4 v00000203c4793970_0, 0, 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_00000203c479d320;
T_98 ;
    %wait E_00000203c462bc00;
    %load/vec4 v00000203c4793150_0;
    %pad/u 9;
    %load/vec4 v00000203c47917b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4791490_0, 0, 9;
    %load/vec4 v00000203c4793830_0;
    %pad/u 48;
    %load/vec4 v00000203c47933d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47924d0_0, 0, 48;
    %load/vec4 v00000203c47924d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v00000203c47924d0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4793510_0, 0, 23;
    %load/vec4 v00000203c4791490_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4791490_0, 0, 9;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v00000203c47924d0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4793510_0, 0, 23;
T_98.1 ;
    %load/vec4 v00000203c4791490_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_98.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47918f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4793510_0, 0, 23;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v00000203c4791490_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_98.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47918f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4793510_0, 0, 23;
    %jmp T_98.5;
T_98.4 ;
    %load/vec4 v00000203c4791490_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47918f0_0, 0, 8;
T_98.5 ;
T_98.3 ;
    %load/vec4 v00000203c4793290_0;
    %load/vec4 v00000203c4793470_0;
    %xor;
    %store/vec4 v00000203c47935b0_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_00000203c478bad0;
T_99 ;
    %wait E_00000203c462bb80;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4790db0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4790d10_0, 0, 1;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4790db0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_99.2, 4;
    %load/vec4 v00000203c4790db0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_99.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_99.5, 8;
T_99.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_99.5, 8;
 ; End of false expr.
    %blend;
T_99.5;
    %store/vec4 v00000203c4790d10_0, 0, 1;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v00000203c4790d10_0;
    %inv;
    %store/vec4 v00000203c4790d10_0, 0, 1;
T_99.6 ;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v00000203c4790db0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_99.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_99.9, 8;
T_99.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_99.9, 8;
 ; End of false expr.
    %blend;
T_99.9;
    %store/vec4 v00000203c4790d10_0, 0, 1;
    %load/vec4 v00000203c47904f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.10, 8;
    %load/vec4 v00000203c4790d10_0;
    %inv;
    %store/vec4 v00000203c4790d10_0, 0, 1;
T_99.10 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00000203c478b940;
T_100 ;
    %wait E_00000203c462b6c0;
    %load/vec4 v00000203c4791e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %load/vec4 v00000203c478eb50_0;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v00000203c4791cb0_0;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v00000203c4792f70_0, 0, 32;
    %load/vec4 v00000203c4791e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.2, 8;
    %load/vec4 v00000203c4791cb0_0;
    %jmp/1 T_100.3, 8;
T_100.2 ; End of true expr.
    %load/vec4 v00000203c478eb50_0;
    %jmp/0 T_100.3, 8;
 ; End of false expr.
    %blend;
T_100.3;
    %store/vec4 v00000203c4792070_0, 0, 32;
    %load/vec4 v00000203c4792570_0;
    %load/vec4 v00000203c4792d90_0;
    %sub;
    %store/vec4 v00000203c47915d0_0, 0, 8;
    %load/vec4 v00000203c47927f0_0;
    %ix/getv 4, v00000203c47915d0_0;
    %shiftr 4;
    %store/vec4 v00000203c4792390_0, 0, 24;
    %load/vec4 v00000203c47929d0_0;
    %load/vec4 v00000203c4791990_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_100.4, 8;
    %load/vec4 v00000203c4793010_0;
    %pad/u 25;
    %load/vec4 v00000203c4792390_0;
    %pad/u 25;
    %add;
    %jmp/1 T_100.5, 8;
T_100.4 ; End of true expr.
    %load/vec4 v00000203c4793010_0;
    %pad/u 25;
    %load/vec4 v00000203c4792390_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_100.5, 8;
 ; End of false expr.
    %blend;
T_100.5;
    %split/vec4 24;
    %store/vec4 v00000203c4791210_0, 0, 24;
    %store/vec4 v00000203c4791c10_0, 0, 1;
    %load/vec4 v00000203c4792570_0;
    %store/vec4 v00000203c4792bb0_0, 0, 8;
    %load/vec4 v00000203c4791c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v00000203c4791210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4791210_0, 0, 24;
    %load/vec4 v00000203c4792bb0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_100.8, 8;
    %load/vec4 v00000203c4792bb0_0;
    %addi 1, 0, 8;
    %jmp/1 T_100.9, 8;
T_100.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_100.9, 8;
 ; End of false expr.
    %blend;
T_100.9;
    %store/vec4 v00000203c4792bb0_0, 0, 8;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v00000203c4791210_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_100.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4791210_0, 0, 24;
    %jmp T_100.11;
T_100.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4791670_0, 0, 32;
T_100.12 ;
    %load/vec4 v00000203c4791210_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_100.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4792bb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_100.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.14, 9;
    %load/vec4 v00000203c4791670_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_100.14;
    %flag_set/vec4 8;
    %jmp/0xz T_100.13, 8;
    %load/vec4 v00000203c4791210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4791210_0, 0, 24;
    %load/vec4 v00000203c4792bb0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4792bb0_0, 0, 8;
    %load/vec4 v00000203c4791670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4791670_0, 0, 32;
    %jmp T_100.12;
T_100.13 ;
T_100.11 ;
T_100.7 ;
    %load/vec4 v00000203c47929d0_0;
    %load/vec4 v00000203c4792bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4791210_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4792890_0, 0, 32;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_00000203c478b7b0;
T_101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47972f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4796530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47986f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4796d50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4796490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4797390_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_00000203c478b7b0;
T_102 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c4797110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v00000203c4797430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_102.5, 6;
    %vpi_call 4 289 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_102.7;
T_102.2 ;
    %load/vec4 v00000203c47980b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_102.11, 6;
    %vpi_call 4 240 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
    %jmp T_102.13;
T_102.8 ;
    %vpi_call 4 205 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 207 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c47980b0_0, v00000203c4797070_0, v00000203c4796670_0, v00000203c4798290_0, v00000203c4798150_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4797a70_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4797250_0, 0, 32;
    %jmp T_102.13;
T_102.9 ;
    %vpi_call 4 215 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c47980b0_0, v00000203c4797070_0, v00000203c4796670_0, v00000203c4798290_0, v00000203c4798150_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4797390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
    %jmp T_102.13;
T_102.10 ;
    %vpi_call 4 223 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c47980b0_0, v00000203c4797250_0, v00000203c4797070_0, v00000203c4796670_0, v00000203c4798290_0, v00000203c4798150_0 {0 0 0};
    %load/vec4 v00000203c4797250_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_102.14, 5;
    %load/vec4 v00000203c4797250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4797250_0, 0, 32;
    %load/vec4 v00000203c4797a70_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4797a70_0, 0, 2;
    %jmp T_102.15;
T_102.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4797390_0, 0, 1;
    %load/vec4 v00000203c47980b0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
T_102.15 ;
    %jmp T_102.13;
T_102.11 ;
    %load/vec4 v00000203c4798150_0;
    %store/vec4 v00000203c4797cf0_0, 0, 32;
    %vpi_call 4 236 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000203c47980b0_0, v00000203c4798150_0, v00000203c4797cf0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
    %jmp T_102.13;
T_102.13 ;
    %pop/vec4 1;
    %jmp T_102.7;
T_102.3 ;
    %load/vec4 v00000203c4796d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.17, 6;
    %vpi_call 4 257 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_102.19;
T_102.16 ;
    %load/vec4 v00000203c47971b0_0;
    %store/vec4 v00000203c4797a70_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4796d50_0, 0, 2;
    %jmp T_102.19;
T_102.17 ;
    %load/vec4 v00000203c4796670_0;
    %store/vec4 v00000203c4796530_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4796d50_0, 0, 2;
    %jmp T_102.19;
T_102.19 ;
    %pop/vec4 1;
    %jmp T_102.7;
T_102.4 ;
    %load/vec4 v00000203c4796490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.21, 6;
    %vpi_call 4 273 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_102.23;
T_102.20 ;
    %load/vec4 v00000203c47971b0_0;
    %store/vec4 v00000203c4797a70_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4796490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47986f0_0, 0, 1;
    %jmp T_102.23;
T_102.21 ;
    %load/vec4 v00000203c4796670_0;
    %store/vec4 v00000203c4796530_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4796490_0, 0, 2;
    %jmp T_102.23;
T_102.23 ;
    %pop/vec4 1;
    %jmp T_102.7;
T_102.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47980b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4796d50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4796490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47986f0_0, 0, 1;
    %jmp T_102.7;
T_102.7 ;
    %pop/vec4 1;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_00000203c47a09e0;
T_103 ;
    %wait E_00000203c4631100;
    %load/vec4 v00000203c47a6ad0_0;
    %load/vec4 v00000203c47a5c70_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c47a5630_0, 0, 32;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_00000203c47a0e90;
T_104 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478c7b0_0, 0, 32;
T_104.0 ;
    %load/vec4 v00000203c478c7b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_104.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c478c7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c478c850, 0, 4;
    %load/vec4 v00000203c478c7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478c7b0_0, 0, 32;
    %jmp T_104.0;
T_104.1 ;
    %end;
    .thread T_104;
    .scope S_00000203c47a0e90;
T_105 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47a68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478c7b0_0, 0, 32;
T_105.2 ;
    %load/vec4 v00000203c478c7b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c478c7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c478c850, 0, 4;
    %load/vec4 v00000203c478c7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478c7b0_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v00000203c47a5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %load/vec4 v00000203c47a4e10_0;
    %load/vec4 v00000203c478d6b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c478c850, 0, 4;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_00000203c47a0e90;
T_106 ;
    %wait E_00000203c46307c0;
    %load/vec4 v00000203c47a5270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v00000203c478d6b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c478c850, 4;
    %assign/vec4 v00000203c47a4c30_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_00000203c47a1fc0;
T_107 ;
    %wait E_00000203c462f580;
    %load/vec4 v00000203c478d110_0;
    %pad/u 9;
    %load/vec4 v00000203c478d430_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c478cad0_0, 0, 9;
    %load/vec4 v00000203c478c990_0;
    %pad/u 48;
    %load/vec4 v00000203c478e010_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c478dc50_0, 0, 48;
    %load/vec4 v00000203c478dc50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v00000203c478dc50_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c478d930_0, 0, 23;
    %load/vec4 v00000203c478cad0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c478cad0_0, 0, 9;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v00000203c478dc50_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c478d930_0, 0, 23;
T_107.1 ;
    %load/vec4 v00000203c478cad0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_107.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c478c350_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c478d930_0, 0, 23;
    %jmp T_107.3;
T_107.2 ;
    %load/vec4 v00000203c478cad0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_107.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c478c350_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c478d930_0, 0, 23;
    %jmp T_107.5;
T_107.4 ;
    %load/vec4 v00000203c478cad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c478c350_0, 0, 8;
T_107.5 ;
T_107.3 ;
    %load/vec4 v00000203c478d1b0_0;
    %load/vec4 v00000203c478e330_0;
    %xor;
    %store/vec4 v00000203c478da70_0, 0, 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_00000203c479ce70;
T_108 ;
    %wait E_00000203c462d280;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4799190_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_108.0, 4;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c479a9f0_0, 0, 1;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4799190_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_108.2, 4;
    %load/vec4 v00000203c4799190_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_108.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_108.5, 8;
T_108.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_108.5, 8;
 ; End of false expr.
    %blend;
T_108.5;
    %store/vec4 v00000203c479a9f0_0, 0, 1;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v00000203c479a9f0_0;
    %inv;
    %store/vec4 v00000203c479a9f0_0, 0, 1;
T_108.6 ;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v00000203c4799190_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_108.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_108.9, 8;
T_108.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_108.9, 8;
 ; End of false expr.
    %blend;
T_108.9;
    %store/vec4 v00000203c479a9f0_0, 0, 1;
    %load/vec4 v00000203c479a8b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.10, 8;
    %load/vec4 v00000203c479a9f0_0;
    %inv;
    %store/vec4 v00000203c479a9f0_0, 0, 1;
T_108.10 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_00000203c479c9c0;
T_109 ;
    %wait E_00000203c462dbc0;
    %load/vec4 v00000203c479ba30_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %load/vec4 v00000203c479ad10_0;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v00000203c479b210_0;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v00000203c479b710_0, 0, 32;
    %load/vec4 v00000203c479ba30_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.2, 8;
    %load/vec4 v00000203c479b210_0;
    %jmp/1 T_109.3, 8;
T_109.2 ; End of true expr.
    %load/vec4 v00000203c479ad10_0;
    %jmp/0 T_109.3, 8;
 ; End of false expr.
    %blend;
T_109.3;
    %store/vec4 v00000203c479bdf0_0, 0, 32;
    %load/vec4 v00000203c479c070_0;
    %load/vec4 v00000203c479b2b0_0;
    %sub;
    %store/vec4 v00000203c479bd50_0, 0, 8;
    %load/vec4 v00000203c479b350_0;
    %ix/getv 4, v00000203c479bd50_0;
    %shiftr 4;
    %store/vec4 v00000203c479b3f0_0, 0, 24;
    %load/vec4 v00000203c479b990_0;
    %load/vec4 v00000203c479bf30_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_109.4, 8;
    %load/vec4 v00000203c479b7b0_0;
    %pad/u 25;
    %load/vec4 v00000203c479b3f0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_109.5, 8;
T_109.4 ; End of true expr.
    %load/vec4 v00000203c479b7b0_0;
    %pad/u 25;
    %load/vec4 v00000203c479b3f0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_109.5, 8;
 ; End of false expr.
    %blend;
T_109.5;
    %split/vec4 24;
    %store/vec4 v00000203c479bb70_0, 0, 24;
    %store/vec4 v00000203c479bcb0_0, 0, 1;
    %load/vec4 v00000203c479c070_0;
    %store/vec4 v00000203c479b490_0, 0, 8;
    %load/vec4 v00000203c479bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v00000203c479bb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c479bb70_0, 0, 24;
    %load/vec4 v00000203c479b490_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_109.8, 8;
    %load/vec4 v00000203c479b490_0;
    %addi 1, 0, 8;
    %jmp/1 T_109.9, 8;
T_109.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_109.9, 8;
 ; End of false expr.
    %blend;
T_109.9;
    %store/vec4 v00000203c479b490_0, 0, 8;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v00000203c479bb70_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_109.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c479bb70_0, 0, 24;
    %jmp T_109.11;
T_109.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c479be90_0, 0, 32;
T_109.12 ;
    %load/vec4 v00000203c479bb70_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_109.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c479b490_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_109.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.14, 9;
    %load/vec4 v00000203c479be90_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_109.14;
    %flag_set/vec4 8;
    %jmp/0xz T_109.13, 8;
    %load/vec4 v00000203c479bb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c479bb70_0, 0, 24;
    %load/vec4 v00000203c479b490_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c479b490_0, 0, 8;
    %load/vec4 v00000203c479be90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c479be90_0, 0, 32;
    %jmp T_109.12;
T_109.13 ;
T_109.11 ;
T_109.7 ;
    %load/vec4 v00000203c479b990_0;
    %load/vec4 v00000203c479b490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c479bb70_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c478c8f0_0, 0, 32;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_00000203c47a1b10;
T_110 ;
    %wait E_00000203c462e180;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c478e650_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_110.0, 4;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c478c490_0, 0, 1;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c478e650_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_110.2, 4;
    %load/vec4 v00000203c478e650_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_110.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_110.5, 8;
T_110.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_110.5, 8;
 ; End of false expr.
    %blend;
T_110.5;
    %store/vec4 v00000203c478c490_0, 0, 1;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v00000203c478c490_0;
    %inv;
    %store/vec4 v00000203c478c490_0, 0, 1;
T_110.6 ;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v00000203c478e650_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_110.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_110.9, 8;
T_110.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_110.9, 8;
 ; End of false expr.
    %blend;
T_110.9;
    %store/vec4 v00000203c478c490_0, 0, 1;
    %load/vec4 v00000203c478c2b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.10, 8;
    %load/vec4 v00000203c478c490_0;
    %inv;
    %store/vec4 v00000203c478c490_0, 0, 1;
T_110.10 ;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_00000203c479d000;
T_111 ;
    %wait E_00000203c462ef80;
    %load/vec4 v00000203c478d7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %load/vec4 v00000203c478d750_0;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v00000203c478dd90_0;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v00000203c478ca30_0, 0, 32;
    %load/vec4 v00000203c478d7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.2, 8;
    %load/vec4 v00000203c478dd90_0;
    %jmp/1 T_111.3, 8;
T_111.2 ; End of true expr.
    %load/vec4 v00000203c478d750_0;
    %jmp/0 T_111.3, 8;
 ; End of false expr.
    %blend;
T_111.3;
    %store/vec4 v00000203c478e150_0, 0, 32;
    %load/vec4 v00000203c478cc10_0;
    %load/vec4 v00000203c478de30_0;
    %sub;
    %store/vec4 v00000203c478c210_0, 0, 8;
    %load/vec4 v00000203c478e470_0;
    %ix/getv 4, v00000203c478c210_0;
    %shiftr 4;
    %store/vec4 v00000203c478e510_0, 0, 24;
    %load/vec4 v00000203c478d4d0_0;
    %load/vec4 v00000203c478cfd0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_111.4, 8;
    %load/vec4 v00000203c478c5d0_0;
    %pad/u 25;
    %load/vec4 v00000203c478e510_0;
    %pad/u 25;
    %add;
    %jmp/1 T_111.5, 8;
T_111.4 ; End of true expr.
    %load/vec4 v00000203c478c5d0_0;
    %pad/u 25;
    %load/vec4 v00000203c478e510_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_111.5, 8;
 ; End of false expr.
    %blend;
T_111.5;
    %split/vec4 24;
    %store/vec4 v00000203c478dcf0_0, 0, 24;
    %store/vec4 v00000203c478ce90_0, 0, 1;
    %load/vec4 v00000203c478cc10_0;
    %store/vec4 v00000203c478e290_0, 0, 8;
    %load/vec4 v00000203c478ce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v00000203c478dcf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c478dcf0_0, 0, 24;
    %load/vec4 v00000203c478e290_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_111.8, 8;
    %load/vec4 v00000203c478e290_0;
    %addi 1, 0, 8;
    %jmp/1 T_111.9, 8;
T_111.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_111.9, 8;
 ; End of false expr.
    %blend;
T_111.9;
    %store/vec4 v00000203c478e290_0, 0, 8;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v00000203c478dcf0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_111.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c478dcf0_0, 0, 24;
    %jmp T_111.11;
T_111.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478d890_0, 0, 32;
T_111.12 ;
    %load/vec4 v00000203c478dcf0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_111.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c478e290_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_111.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_111.14, 9;
    %load/vec4 v00000203c478d890_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_111.14;
    %flag_set/vec4 8;
    %jmp/0xz T_111.13, 8;
    %load/vec4 v00000203c478dcf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c478dcf0_0, 0, 24;
    %load/vec4 v00000203c478e290_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c478e290_0, 0, 8;
    %load/vec4 v00000203c478d890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478d890_0, 0, 32;
    %jmp T_111.12;
T_111.13 ;
T_111.11 ;
T_111.7 ;
    %load/vec4 v00000203c478d4d0_0;
    %load/vec4 v00000203c478e290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c478dcf0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c478e790_0, 0, 32;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_00000203c479c830;
T_112 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478e8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478cdf0_0, 0, 32;
    %end;
    .thread T_112;
    .scope S_00000203c479c830;
T_113 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c478e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %load/vec4 v00000203c478cdf0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_113.2, 5;
    %load/vec4 v00000203c478e830_0;
    %store/vec4 v00000203c478e8d0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c478cdf0_0, v00000203c478df70_0, v00000203c478e830_0, v00000203c478e8d0_0, v00000203c478cd50_0 {0 0 0};
    %load/vec4 v00000203c478cdf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c478cdf0_0, 0, 32;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v00000203c478cd50_0;
    %store/vec4 v00000203c478c710_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c478cdf0_0, v00000203c478c710_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478e8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c478cdf0_0, 0, 32;
T_113.3 ;
T_113.0 ;
    %jmp T_113;
    .thread T_113;
    .scope S_00000203c47a06c0;
T_114 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a5810_0, 0, 32;
    %end;
    .thread T_114;
    .scope S_00000203c47a06c0;
T_115 ;
    %wait E_00000203c46303c0;
    %load/vec4 v00000203c47a51d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a5810_0, 0, 32;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v00000203c47a51d0_0;
    %store/vec4 v00000203c47a5810_0, 0, 32;
T_115.1 ;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_00000203c479dfa0;
T_116 ;
    %wait E_00000203c462c8c0;
    %load/vec4 v00000203c479aef0_0;
    %pad/u 9;
    %load/vec4 v00000203c4798f10_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c479ac70_0, 0, 9;
    %load/vec4 v00000203c4798a10_0;
    %pad/u 48;
    %load/vec4 v00000203c4799410_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4799870_0, 0, 48;
    %load/vec4 v00000203c4799870_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v00000203c4799870_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4798ab0_0, 0, 23;
    %load/vec4 v00000203c479ac70_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c479ac70_0, 0, 9;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v00000203c4799870_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4798ab0_0, 0, 23;
T_116.1 ;
    %load/vec4 v00000203c479ac70_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c4798bf0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4798ab0_0, 0, 23;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v00000203c479ac70_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_116.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c4798bf0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4798ab0_0, 0, 23;
    %jmp T_116.5;
T_116.4 ;
    %load/vec4 v00000203c479ac70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c4798bf0_0, 0, 8;
T_116.5 ;
T_116.3 ;
    %load/vec4 v00000203c4799370_0;
    %load/vec4 v00000203c4799550_0;
    %xor;
    %store/vec4 v00000203c4799730_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_00000203c479c510;
T_117 ;
    %wait E_00000203c462c9c0;
    %load/vec4 v00000203c4798b50_0;
    %pad/u 9;
    %load/vec4 v00000203c479a090_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c479a6d0_0, 0, 9;
    %load/vec4 v00000203c479a130_0;
    %pad/u 48;
    %load/vec4 v00000203c479a270_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4798d30_0, 0, 48;
    %load/vec4 v00000203c4798d30_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v00000203c4798d30_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c479a590_0, 0, 23;
    %load/vec4 v00000203c479a6d0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c479a6d0_0, 0, 9;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v00000203c4798d30_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c479a590_0, 0, 23;
T_117.1 ;
    %load/vec4 v00000203c479a6d0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_117.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c479a450_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c479a590_0, 0, 23;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v00000203c479a6d0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_117.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c479a450_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c479a590_0, 0, 23;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v00000203c479a6d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c479a450_0, 0, 8;
T_117.5 ;
T_117.3 ;
    %load/vec4 v00000203c4799f50_0;
    %load/vec4 v00000203c479b170_0;
    %xor;
    %store/vec4 v00000203c479a630_0, 0, 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_00000203c479dc80;
T_118 ;
    %wait E_00000203c462c600;
    %load/vec4 v00000203c4796710_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47967b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_118.0, 4;
    %load/vec4 v00000203c4796710_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47968f0_0, 0, 1;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v00000203c4796710_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47967b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_118.2, 4;
    %load/vec4 v00000203c47967b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4796710_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_118.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_118.5, 8;
T_118.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_118.5, 8;
 ; End of false expr.
    %blend;
T_118.5;
    %store/vec4 v00000203c47968f0_0, 0, 1;
    %load/vec4 v00000203c4796710_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %load/vec4 v00000203c47968f0_0;
    %inv;
    %store/vec4 v00000203c47968f0_0, 0, 1;
T_118.6 ;
    %jmp T_118.3;
T_118.2 ;
    %load/vec4 v00000203c47967b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4796710_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_118.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_118.9, 8;
T_118.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_118.9, 8;
 ; End of false expr.
    %blend;
T_118.9;
    %store/vec4 v00000203c47968f0_0, 0, 1;
    %load/vec4 v00000203c4796710_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.10, 8;
    %load/vec4 v00000203c47968f0_0;
    %inv;
    %store/vec4 v00000203c47968f0_0, 0, 1;
T_118.10 ;
T_118.3 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_00000203c479d640;
T_119 ;
    %wait E_00000203c462ce00;
    %load/vec4 v00000203c4799c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %load/vec4 v00000203c4796990_0;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v00000203c4799af0_0;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v00000203c4799a50_0, 0, 32;
    %load/vec4 v00000203c4799c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.2, 8;
    %load/vec4 v00000203c4799af0_0;
    %jmp/1 T_119.3, 8;
T_119.2 ; End of true expr.
    %load/vec4 v00000203c4796990_0;
    %jmp/0 T_119.3, 8;
 ; End of false expr.
    %blend;
T_119.3;
    %store/vec4 v00000203c4799230_0, 0, 32;
    %load/vec4 v00000203c4796b70_0;
    %load/vec4 v00000203c47997d0_0;
    %sub;
    %store/vec4 v00000203c479af90_0, 0, 8;
    %load/vec4 v00000203c479aa90_0;
    %ix/getv 4, v00000203c479af90_0;
    %shiftr 4;
    %store/vec4 v00000203c4798dd0_0, 0, 24;
    %load/vec4 v00000203c4798c90_0;
    %load/vec4 v00000203c4799cd0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_119.4, 8;
    %load/vec4 v00000203c479ae50_0;
    %pad/u 25;
    %load/vec4 v00000203c4798dd0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_119.5, 8;
T_119.4 ; End of true expr.
    %load/vec4 v00000203c479ae50_0;
    %pad/u 25;
    %load/vec4 v00000203c4798dd0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_119.5, 8;
 ; End of false expr.
    %blend;
T_119.5;
    %split/vec4 24;
    %store/vec4 v00000203c479abd0_0, 0, 24;
    %store/vec4 v00000203c479a950_0, 0, 1;
    %load/vec4 v00000203c4796b70_0;
    %store/vec4 v00000203c47995f0_0, 0, 8;
    %load/vec4 v00000203c479a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.6, 8;
    %load/vec4 v00000203c479abd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c479abd0_0, 0, 24;
    %load/vec4 v00000203c47995f0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_119.8, 8;
    %load/vec4 v00000203c47995f0_0;
    %addi 1, 0, 8;
    %jmp/1 T_119.9, 8;
T_119.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_119.9, 8;
 ; End of false expr.
    %blend;
T_119.9;
    %store/vec4 v00000203c47995f0_0, 0, 8;
    %jmp T_119.7;
T_119.6 ;
    %load/vec4 v00000203c479abd0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_119.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c479abd0_0, 0, 24;
    %jmp T_119.11;
T_119.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4799d70_0, 0, 32;
T_119.12 ;
    %load/vec4 v00000203c479abd0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_119.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47995f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_119.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.14, 9;
    %load/vec4 v00000203c4799d70_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_119.14;
    %flag_set/vec4 8;
    %jmp/0xz T_119.13, 8;
    %load/vec4 v00000203c479abd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c479abd0_0, 0, 24;
    %load/vec4 v00000203c47995f0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47995f0_0, 0, 8;
    %load/vec4 v00000203c4799d70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4799d70_0, 0, 32;
    %jmp T_119.12;
T_119.13 ;
T_119.11 ;
T_119.7 ;
    %load/vec4 v00000203c4798c90_0;
    %load/vec4 v00000203c47995f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c479abd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c479a3b0_0, 0, 32;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_00000203c479c6a0;
T_120 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a71b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a4af0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47a53b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6210_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6fd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47a4eb0_0, 0, 1;
    %end;
    .thread T_120;
    .scope S_00000203c479c6a0;
T_121 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47a5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v00000203c47a62b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %vpi_call 4 289 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_121.7;
T_121.2 ;
    %load/vec4 v00000203c47a6d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_121.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_121.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_121.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_121.11, 6;
    %vpi_call 4 240 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
    %jmp T_121.13;
T_121.8 ;
    %vpi_call 4 205 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 207 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c47a6d50_0, v00000203c47a6170_0, v00000203c47a5310_0, v00000203c47a60d0_0, v00000203c47a5db0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6530_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a7070_0, 0, 32;
    %jmp T_121.13;
T_121.9 ;
    %vpi_call 4 215 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c47a6d50_0, v00000203c47a6170_0, v00000203c47a5310_0, v00000203c47a60d0_0, v00000203c47a5db0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47a4eb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
    %jmp T_121.13;
T_121.10 ;
    %vpi_call 4 223 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000203c47a6d50_0, v00000203c47a7070_0, v00000203c47a6170_0, v00000203c47a5310_0, v00000203c47a60d0_0, v00000203c47a5db0_0 {0 0 0};
    %load/vec4 v00000203c47a7070_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_121.14, 5;
    %load/vec4 v00000203c47a7070_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47a7070_0, 0, 32;
    %load/vec4 v00000203c47a6530_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47a6530_0, 0, 2;
    %jmp T_121.15;
T_121.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47a4eb0_0, 0, 1;
    %load/vec4 v00000203c47a6d50_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
T_121.15 ;
    %jmp T_121.13;
T_121.11 ;
    %load/vec4 v00000203c47a5db0_0;
    %store/vec4 v00000203c47a5d10_0, 0, 32;
    %vpi_call 4 236 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000203c47a6d50_0, v00000203c47a5db0_0, v00000203c47a5d10_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
    %jmp T_121.13;
T_121.13 ;
    %pop/vec4 1;
    %jmp T_121.7;
T_121.3 ;
    %load/vec4 v00000203c47a6210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_121.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_121.17, 6;
    %vpi_call 4 257 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_121.19;
T_121.16 ;
    %load/vec4 v00000203c47a4b90_0;
    %store/vec4 v00000203c47a6530_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47a6210_0, 0, 2;
    %jmp T_121.19;
T_121.17 ;
    %load/vec4 v00000203c47a5310_0;
    %store/vec4 v00000203c47a4af0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6210_0, 0, 2;
    %jmp T_121.19;
T_121.19 ;
    %pop/vec4 1;
    %jmp T_121.7;
T_121.4 ;
    %load/vec4 v00000203c47a6fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_121.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_121.21, 6;
    %vpi_call 4 273 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_121.23;
T_121.20 ;
    %load/vec4 v00000203c47a4b90_0;
    %store/vec4 v00000203c47a6530_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47a6fd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47a53b0_0, 0, 1;
    %jmp T_121.23;
T_121.21 ;
    %load/vec4 v00000203c47a5310_0;
    %store/vec4 v00000203c47a4af0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6fd0_0, 0, 2;
    %jmp T_121.23;
T_121.23 ;
    %pop/vec4 1;
    %jmp T_121.7;
T_121.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6d50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6210_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47a6fd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47a53b0_0, 0, 1;
    %jmp T_121.7;
T_121.7 ;
    %pop/vec4 1;
T_121.0 ;
    %jmp T_121;
    .thread T_121;
    .scope S_00000203c4806cb0;
T_122 ;
    %wait E_00000203c44c6060;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4816b20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_122.0, 4;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4816760_0, 0, 1;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4816b20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_122.2, 4;
    %load/vec4 v00000203c4816b20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_122.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_122.5, 8;
T_122.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_122.5, 8;
 ; End of false expr.
    %blend;
T_122.5;
    %store/vec4 v00000203c4816760_0, 0, 1;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.6, 8;
    %load/vec4 v00000203c4816760_0;
    %inv;
    %store/vec4 v00000203c4816760_0, 0, 1;
T_122.6 ;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v00000203c4816b20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_122.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_122.9, 8;
T_122.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_122.9, 8;
 ; End of false expr.
    %blend;
T_122.9;
    %store/vec4 v00000203c4816760_0, 0, 1;
    %load/vec4 v00000203c4816a80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.10, 8;
    %load/vec4 v00000203c4816760_0;
    %inv;
    %store/vec4 v00000203c4816760_0, 0, 1;
T_122.10 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_00000203c48053b0;
T_123 ;
    %wait E_00000203c44c4f20;
    %load/vec4 v00000203c4815220_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v00000203c4814b40_0;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v00000203c4815a40_0;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v00000203c4815ae0_0, 0, 32;
    %load/vec4 v00000203c4815220_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.2, 8;
    %load/vec4 v00000203c4815a40_0;
    %jmp/1 T_123.3, 8;
T_123.2 ; End of true expr.
    %load/vec4 v00000203c4814b40_0;
    %jmp/0 T_123.3, 8;
 ; End of false expr.
    %blend;
T_123.3;
    %store/vec4 v00000203c48164e0_0, 0, 32;
    %load/vec4 v00000203c4814960_0;
    %load/vec4 v00000203c4814fa0_0;
    %sub;
    %store/vec4 v00000203c4816d00_0, 0, 8;
    %load/vec4 v00000203c4815c20_0;
    %ix/getv 4, v00000203c4816d00_0;
    %shiftr 4;
    %store/vec4 v00000203c4815cc0_0, 0, 24;
    %load/vec4 v00000203c4816440_0;
    %load/vec4 v00000203c4815f40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_123.4, 8;
    %load/vec4 v00000203c48154a0_0;
    %pad/u 25;
    %load/vec4 v00000203c4815cc0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_123.5, 8;
T_123.4 ; End of true expr.
    %load/vec4 v00000203c48154a0_0;
    %pad/u 25;
    %load/vec4 v00000203c4815cc0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_123.5, 8;
 ; End of false expr.
    %blend;
T_123.5;
    %split/vec4 24;
    %store/vec4 v00000203c4815680_0, 0, 24;
    %store/vec4 v00000203c48166c0_0, 0, 1;
    %load/vec4 v00000203c4814960_0;
    %store/vec4 v00000203c4815180_0, 0, 8;
    %load/vec4 v00000203c48166c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.6, 8;
    %load/vec4 v00000203c4815680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4815680_0, 0, 24;
    %load/vec4 v00000203c4815180_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_123.8, 8;
    %load/vec4 v00000203c4815180_0;
    %addi 1, 0, 8;
    %jmp/1 T_123.9, 8;
T_123.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_123.9, 8;
 ; End of false expr.
    %blend;
T_123.9;
    %store/vec4 v00000203c4815180_0, 0, 8;
    %jmp T_123.7;
T_123.6 ;
    %load/vec4 v00000203c4815680_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_123.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4815680_0, 0, 24;
    %jmp T_123.11;
T_123.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4816580_0, 0, 32;
T_123.12 ;
    %load/vec4 v00000203c4815680_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_123.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4815180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_123.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_123.14, 9;
    %load/vec4 v00000203c4816580_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_123.14;
    %flag_set/vec4 8;
    %jmp/0xz T_123.13, 8;
    %load/vec4 v00000203c4815680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4815680_0, 0, 24;
    %load/vec4 v00000203c4815180_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4815180_0, 0, 8;
    %load/vec4 v00000203c4816580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4816580_0, 0, 32;
    %jmp T_123.12;
T_123.13 ;
T_123.11 ;
T_123.7 ;
    %load/vec4 v00000203c4816440_0;
    %load/vec4 v00000203c4815180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4815680_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4816800_0, 0, 32;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_00000203c4804f00;
T_124 ;
    %wait E_00000203c44c68e0;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c48163a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_124.0, 4;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c48168a0_0, 0, 1;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c48163a0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_124.2, 4;
    %load/vec4 v00000203c48163a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_124.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_124.5, 8;
T_124.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_124.5, 8;
 ; End of false expr.
    %blend;
T_124.5;
    %store/vec4 v00000203c48168a0_0, 0, 1;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.6, 8;
    %load/vec4 v00000203c48168a0_0;
    %inv;
    %store/vec4 v00000203c48168a0_0, 0, 1;
T_124.6 ;
    %jmp T_124.3;
T_124.2 ;
    %load/vec4 v00000203c48163a0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_124.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_124.9, 8;
T_124.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_124.9, 8;
 ; End of false expr.
    %blend;
T_124.9;
    %store/vec4 v00000203c48168a0_0, 0, 1;
    %load/vec4 v00000203c48152c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.10, 8;
    %load/vec4 v00000203c48168a0_0;
    %inv;
    %store/vec4 v00000203c48168a0_0, 0, 1;
T_124.10 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_00000203c4806fd0;
T_125 ;
    %wait E_00000203c44c6420;
    %load/vec4 v00000203c4817020_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %load/vec4 v00000203c4815400_0;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v00000203c4815540_0;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v00000203c4816f80_0, 0, 32;
    %load/vec4 v00000203c4817020_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.2, 8;
    %load/vec4 v00000203c4815540_0;
    %jmp/1 T_125.3, 8;
T_125.2 ; End of true expr.
    %load/vec4 v00000203c4815400_0;
    %jmp/0 T_125.3, 8;
 ; End of false expr.
    %blend;
T_125.3;
    %store/vec4 v00000203c4814f00_0, 0, 32;
    %load/vec4 v00000203c48155e0_0;
    %load/vec4 v00000203c4815b80_0;
    %sub;
    %store/vec4 v00000203c4816300_0, 0, 8;
    %load/vec4 v00000203c4816bc0_0;
    %ix/getv 4, v00000203c4816300_0;
    %shiftr 4;
    %store/vec4 v00000203c4816120_0, 0, 24;
    %load/vec4 v00000203c4814be0_0;
    %load/vec4 v00000203c4816da0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_125.4, 8;
    %load/vec4 v00000203c4814aa0_0;
    %pad/u 25;
    %load/vec4 v00000203c4816120_0;
    %pad/u 25;
    %add;
    %jmp/1 T_125.5, 8;
T_125.4 ; End of true expr.
    %load/vec4 v00000203c4814aa0_0;
    %pad/u 25;
    %load/vec4 v00000203c4816120_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_125.5, 8;
 ; End of false expr.
    %blend;
T_125.5;
    %split/vec4 24;
    %store/vec4 v00000203c4814c80_0, 0, 24;
    %store/vec4 v00000203c48157c0_0, 0, 1;
    %load/vec4 v00000203c48155e0_0;
    %store/vec4 v00000203c4814d20_0, 0, 8;
    %load/vec4 v00000203c48157c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.6, 8;
    %load/vec4 v00000203c4814c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4814c80_0, 0, 24;
    %load/vec4 v00000203c4814d20_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_125.8, 8;
    %load/vec4 v00000203c4814d20_0;
    %addi 1, 0, 8;
    %jmp/1 T_125.9, 8;
T_125.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_125.9, 8;
 ; End of false expr.
    %blend;
T_125.9;
    %store/vec4 v00000203c4814d20_0, 0, 8;
    %jmp T_125.7;
T_125.6 ;
    %load/vec4 v00000203c4814c80_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_125.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4814c80_0, 0, 24;
    %jmp T_125.11;
T_125.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4815860_0, 0, 32;
T_125.12 ;
    %load/vec4 v00000203c4814c80_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_125.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4814d20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_125.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.14, 9;
    %load/vec4 v00000203c4815860_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_125.14;
    %flag_set/vec4 8;
    %jmp/0xz T_125.13, 8;
    %load/vec4 v00000203c4814c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4814c80_0, 0, 24;
    %load/vec4 v00000203c4814d20_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4814d20_0, 0, 8;
    %load/vec4 v00000203c4815860_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4815860_0, 0, 32;
    %jmp T_125.12;
T_125.13 ;
T_125.11 ;
T_125.7 ;
    %load/vec4 v00000203c4814be0_0;
    %load/vec4 v00000203c4814d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4814c80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4814e60_0, 0, 32;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_00000203c4806e40;
T_126 ;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v00000203c4816080_0, 0, 96;
    %end;
    .thread T_126;
    .scope S_00000203c4806e40;
T_127 ;
    %wait E_00000203c44c4020;
    %load/vec4 v00000203c4815900_0;
    %pad/u 96;
    %store/vec4 v00000203c4816080_0, 0, 96;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_00000203c47d97f0;
T_128 ;
    %wait E_00000203c463b400;
    %load/vec4 v00000203c47d0840_0;
    %load/vec4 v00000203c47d2dc0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c47d34a0_0, 0, 32;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_00000203c47d8e90;
T_129 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cfd00_0, 0, 32;
T_129.0 ;
    %load/vec4 v00000203c47cfd00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_129.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c47cfd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c47d0200, 0, 4;
    %load/vec4 v00000203c47cfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cfd00_0, 0, 32;
    %jmp T_129.0;
T_129.1 ;
    %end;
    .thread T_129;
    .scope S_00000203c47d8e90;
T_130 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47d03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cfd00_0, 0, 32;
T_130.2 ;
    %load/vec4 v00000203c47cfd00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_130.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c47cfd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c47d0200, 0, 4;
    %load/vec4 v00000203c47cfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cfd00_0, 0, 32;
    %jmp T_130.2;
T_130.3 ;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v00000203c47d0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.4, 8;
    %load/vec4 v00000203c47d0520_0;
    %load/vec4 v00000203c47cfc60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c47d0200, 0, 4;
T_130.4 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_00000203c47d8e90;
T_131 ;
    %wait E_00000203c463bdc0;
    %load/vec4 v00000203c47d0660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %load/vec4 v00000203c47cfc60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c47d0200, 4;
    %assign/vec4 v00000203c47cff80_0, 0;
T_131.0 ;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_00000203c47d94d0;
T_132 ;
    %wait E_00000203c463c040;
    %load/vec4 v00000203c47d1b00_0;
    %pad/u 9;
    %load/vec4 v00000203c47d1d80_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47d00c0_0, 0, 9;
    %load/vec4 v00000203c47d1600_0;
    %pad/u 48;
    %load/vec4 v00000203c47d1a60_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47d1ec0_0, 0, 48;
    %load/vec4 v00000203c47d1ec0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %load/vec4 v00000203c47d1ec0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47d0ca0_0, 0, 23;
    %load/vec4 v00000203c47d00c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47d00c0_0, 0, 9;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v00000203c47d1ec0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47d0ca0_0, 0, 23;
T_132.1 ;
    %load/vec4 v00000203c47d00c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_132.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47cfbc0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47d0ca0_0, 0, 23;
    %jmp T_132.3;
T_132.2 ;
    %load/vec4 v00000203c47d00c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_132.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47cfbc0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47d0ca0_0, 0, 23;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v00000203c47d00c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47cfbc0_0, 0, 8;
T_132.5 ;
T_132.3 ;
    %load/vec4 v00000203c47cfa80_0;
    %load/vec4 v00000203c47d0480_0;
    %xor;
    %store/vec4 v00000203c47cfee0_0, 0, 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_00000203c47d89e0;
T_133 ;
    %wait E_00000203c463a640;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47cd8c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_133.0, 4;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47cd780_0, 0, 1;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47cd8c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_133.2, 4;
    %load/vec4 v00000203c47cd8c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_133.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_133.5, 8;
T_133.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_133.5, 8;
 ; End of false expr.
    %blend;
T_133.5;
    %store/vec4 v00000203c47cd780_0, 0, 1;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.6, 8;
    %load/vec4 v00000203c47cd780_0;
    %inv;
    %store/vec4 v00000203c47cd780_0, 0, 1;
T_133.6 ;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v00000203c47cd8c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_133.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_133.9, 8;
T_133.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_133.9, 8;
 ; End of false expr.
    %blend;
T_133.9;
    %store/vec4 v00000203c47cd780_0, 0, 1;
    %load/vec4 v00000203c47cd640_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.10, 8;
    %load/vec4 v00000203c47cd780_0;
    %inv;
    %store/vec4 v00000203c47cd780_0, 0, 1;
T_133.10 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_00000203c47d9660;
T_134 ;
    %wait E_00000203c463b000;
    %load/vec4 v00000203c47cf580_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %load/vec4 v00000203c47ce2c0_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v00000203c47cddc0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v00000203c47ceb80_0, 0, 32;
    %load/vec4 v00000203c47cf580_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.2, 8;
    %load/vec4 v00000203c47cddc0_0;
    %jmp/1 T_134.3, 8;
T_134.2 ; End of true expr.
    %load/vec4 v00000203c47ce2c0_0;
    %jmp/0 T_134.3, 8;
 ; End of false expr.
    %blend;
T_134.3;
    %store/vec4 v00000203c47cee00_0, 0, 32;
    %load/vec4 v00000203c47ce900_0;
    %load/vec4 v00000203c47cde60_0;
    %sub;
    %store/vec4 v00000203c47cef40_0, 0, 8;
    %load/vec4 v00000203c47ce4a0_0;
    %ix/getv 4, v00000203c47cef40_0;
    %shiftr 4;
    %store/vec4 v00000203c47cf440_0, 0, 24;
    %load/vec4 v00000203c47cd960_0;
    %load/vec4 v00000203c47cefe0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_134.4, 8;
    %load/vec4 v00000203c47cf3a0_0;
    %pad/u 25;
    %load/vec4 v00000203c47cf440_0;
    %pad/u 25;
    %add;
    %jmp/1 T_134.5, 8;
T_134.4 ; End of true expr.
    %load/vec4 v00000203c47cf3a0_0;
    %pad/u 25;
    %load/vec4 v00000203c47cf440_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_134.5, 8;
 ; End of false expr.
    %blend;
T_134.5;
    %split/vec4 24;
    %store/vec4 v00000203c47ce680_0, 0, 24;
    %store/vec4 v00000203c47ceea0_0, 0, 1;
    %load/vec4 v00000203c47ce900_0;
    %store/vec4 v00000203c47ce540_0, 0, 8;
    %load/vec4 v00000203c47ceea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.6, 8;
    %load/vec4 v00000203c47ce680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47ce680_0, 0, 24;
    %load/vec4 v00000203c47ce540_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_134.8, 8;
    %load/vec4 v00000203c47ce540_0;
    %addi 1, 0, 8;
    %jmp/1 T_134.9, 8;
T_134.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_134.9, 8;
 ; End of false expr.
    %blend;
T_134.9;
    %store/vec4 v00000203c47ce540_0, 0, 8;
    %jmp T_134.7;
T_134.6 ;
    %load/vec4 v00000203c47ce680_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_134.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47ce680_0, 0, 24;
    %jmp T_134.11;
T_134.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cf6c0_0, 0, 32;
T_134.12 ;
    %load/vec4 v00000203c47ce680_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_134.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47ce540_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_134.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.14, 9;
    %load/vec4 v00000203c47cf6c0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_134.14;
    %flag_set/vec4 8;
    %jmp/0xz T_134.13, 8;
    %load/vec4 v00000203c47ce680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47ce680_0, 0, 24;
    %load/vec4 v00000203c47ce540_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47ce540_0, 0, 8;
    %load/vec4 v00000203c47cf6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cf6c0_0, 0, 32;
    %jmp T_134.12;
T_134.13 ;
T_134.11 ;
T_134.7 ;
    %load/vec4 v00000203c47cd960_0;
    %load/vec4 v00000203c47ce540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47ce680_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47ce040_0, 0, 32;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_00000203c47d8d00;
T_135 ;
    %wait E_00000203c463b2c0;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47cf800_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_135.0, 4;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47cd0a0_0, 0, 1;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47cf800_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_135.2, 4;
    %load/vec4 v00000203c47cf800_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_135.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_135.5, 8;
T_135.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_135.5, 8;
 ; End of false expr.
    %blend;
T_135.5;
    %store/vec4 v00000203c47cd0a0_0, 0, 1;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.6, 8;
    %load/vec4 v00000203c47cd0a0_0;
    %inv;
    %store/vec4 v00000203c47cd0a0_0, 0, 1;
T_135.6 ;
    %jmp T_135.3;
T_135.2 ;
    %load/vec4 v00000203c47cf800_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_135.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_135.9, 8;
T_135.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_135.9, 8;
 ; End of false expr.
    %blend;
T_135.9;
    %store/vec4 v00000203c47cd0a0_0, 0, 1;
    %load/vec4 v00000203c47cf760_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.10, 8;
    %load/vec4 v00000203c47cd0a0_0;
    %inv;
    %store/vec4 v00000203c47cd0a0_0, 0, 1;
T_135.10 ;
T_135.3 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_00000203c47d8b70;
T_136 ;
    %wait E_00000203c463b800;
    %load/vec4 v00000203c47d0340_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %load/vec4 v00000203c47cd6e0_0;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v00000203c47d0980_0;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v00000203c47d0020_0, 0, 32;
    %load/vec4 v00000203c47d0340_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.2, 8;
    %load/vec4 v00000203c47d0980_0;
    %jmp/1 T_136.3, 8;
T_136.2 ; End of true expr.
    %load/vec4 v00000203c47cd6e0_0;
    %jmp/0 T_136.3, 8;
 ; End of false expr.
    %blend;
T_136.3;
    %store/vec4 v00000203c47d1ce0_0, 0, 32;
    %load/vec4 v00000203c47d0b60_0;
    %load/vec4 v00000203c47d1c40_0;
    %sub;
    %store/vec4 v00000203c47d0de0_0, 0, 8;
    %load/vec4 v00000203c47d1420_0;
    %ix/getv 4, v00000203c47d0de0_0;
    %shiftr 4;
    %store/vec4 v00000203c47d14c0_0, 0, 24;
    %load/vec4 v00000203c47d08e0_0;
    %load/vec4 v00000203c47d1560_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_136.4, 8;
    %load/vec4 v00000203c47d1ba0_0;
    %pad/u 25;
    %load/vec4 v00000203c47d14c0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_136.5, 8;
T_136.4 ; End of true expr.
    %load/vec4 v00000203c47d1ba0_0;
    %pad/u 25;
    %load/vec4 v00000203c47d14c0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_136.5, 8;
 ; End of false expr.
    %blend;
T_136.5;
    %split/vec4 24;
    %store/vec4 v00000203c47d17e0_0, 0, 24;
    %store/vec4 v00000203c47d1060_0, 0, 1;
    %load/vec4 v00000203c47d0b60_0;
    %store/vec4 v00000203c47d19c0_0, 0, 8;
    %load/vec4 v00000203c47d1060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.6, 8;
    %load/vec4 v00000203c47d17e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47d17e0_0, 0, 24;
    %load/vec4 v00000203c47d19c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_136.8, 8;
    %load/vec4 v00000203c47d19c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_136.9, 8;
T_136.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_136.9, 8;
 ; End of false expr.
    %blend;
T_136.9;
    %store/vec4 v00000203c47d19c0_0, 0, 8;
    %jmp T_136.7;
T_136.6 ;
    %load/vec4 v00000203c47d17e0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_136.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47d17e0_0, 0, 24;
    %jmp T_136.11;
T_136.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cf8a0_0, 0, 32;
T_136.12 ;
    %load/vec4 v00000203c47d17e0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_136.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47d19c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_136.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_136.14, 9;
    %load/vec4 v00000203c47cf8a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_136.14;
    %flag_set/vec4 8;
    %jmp/0xz T_136.13, 8;
    %load/vec4 v00000203c47d17e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47d17e0_0, 0, 24;
    %load/vec4 v00000203c47d19c0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47d19c0_0, 0, 8;
    %load/vec4 v00000203c47cf8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cf8a0_0, 0, 32;
    %jmp T_136.12;
T_136.13 ;
T_136.11 ;
T_136.7 ;
    %load/vec4 v00000203c47d08e0_0;
    %load/vec4 v00000203c47d19c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47d17e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47cf940_0, 0, 32;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_00000203c47d9ca0;
T_137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cf9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d0fc0_0, 0, 32;
    %end;
    .thread T_137;
    .scope S_00000203c47d9ca0;
T_138 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47d07a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v00000203c47d0fc0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_138.2, 5;
    %load/vec4 v00000203c47d1880_0;
    %store/vec4 v00000203c47cf9e0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c47d0fc0_0, v00000203c47d0e80_0, v00000203c47d1880_0, v00000203c47cf9e0_0, v00000203c47d0160_0 {0 0 0};
    %load/vec4 v00000203c47d0fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47d0fc0_0, 0, 32;
    %jmp T_138.3;
T_138.2 ;
    %load/vec4 v00000203c47d0160_0;
    %store/vec4 v00000203c47d02a0_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c47d0fc0_0, v00000203c47d02a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cf9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d0fc0_0, 0, 32;
T_138.3 ;
T_138.0 ;
    %jmp T_138;
    .thread T_138;
    .scope S_00000203c47b34f0;
T_139 ;
    %wait E_00000203c4638c00;
    %load/vec4 v00000203c47ccc40_0;
    %pad/u 9;
    %load/vec4 v00000203c47cc420_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47cae40_0, 0, 9;
    %load/vec4 v00000203c47cc240_0;
    %pad/u 48;
    %load/vec4 v00000203c47ccb00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47cad00_0, 0, 48;
    %load/vec4 v00000203c47cad00_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %load/vec4 v00000203c47cad00_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47cc7e0_0, 0, 23;
    %load/vec4 v00000203c47cae40_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47cae40_0, 0, 9;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v00000203c47cad00_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47cc7e0_0, 0, 23;
T_139.1 ;
    %load/vec4 v00000203c47cae40_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_139.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47cb5c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47cc7e0_0, 0, 23;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v00000203c47cae40_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_139.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47cb5c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47cc7e0_0, 0, 23;
    %jmp T_139.5;
T_139.4 ;
    %load/vec4 v00000203c47cae40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47cb5c0_0, 0, 8;
T_139.5 ;
T_139.3 ;
    %load/vec4 v00000203c47ccce0_0;
    %load/vec4 v00000203c47ccba0_0;
    %xor;
    %store/vec4 v00000203c47cc9c0_0, 0, 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_00000203c47b3b30;
T_140 ;
    %wait E_00000203c4635d00;
    %load/vec4 v00000203c47af950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47af130_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_140.0, 4;
    %load/vec4 v00000203c47af950_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47af9f0_0, 0, 1;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v00000203c47af950_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47af130_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_140.2, 4;
    %load/vec4 v00000203c47af130_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47af950_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_140.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_140.5, 8;
T_140.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_140.5, 8;
 ; End of false expr.
    %blend;
T_140.5;
    %store/vec4 v00000203c47af9f0_0, 0, 1;
    %load/vec4 v00000203c47af950_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.6, 8;
    %load/vec4 v00000203c47af9f0_0;
    %inv;
    %store/vec4 v00000203c47af9f0_0, 0, 1;
T_140.6 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v00000203c47af130_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47af950_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_140.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_140.9, 8;
T_140.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_140.9, 8;
 ; End of false expr.
    %blend;
T_140.9;
    %store/vec4 v00000203c47af9f0_0, 0, 1;
    %load/vec4 v00000203c47af950_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.10, 8;
    %load/vec4 v00000203c47af9f0_0;
    %inv;
    %store/vec4 v00000203c47af9f0_0, 0, 1;
T_140.10 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_00000203c47b2550;
T_141 ;
    %wait E_00000203c4635c80;
    %load/vec4 v00000203c47af310_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %load/vec4 v00000203c47afa90_0;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v00000203c47b00d0_0;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v00000203c47aff90_0, 0, 32;
    %load/vec4 v00000203c47af310_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.2, 8;
    %load/vec4 v00000203c47b00d0_0;
    %jmp/1 T_141.3, 8;
T_141.2 ; End of true expr.
    %load/vec4 v00000203c47afa90_0;
    %jmp/0 T_141.3, 8;
 ; End of false expr.
    %blend;
T_141.3;
    %store/vec4 v00000203c47afb30_0, 0, 32;
    %load/vec4 v00000203c47af8b0_0;
    %load/vec4 v00000203c47b0cb0_0;
    %sub;
    %store/vec4 v00000203c47afdb0_0, 0, 8;
    %load/vec4 v00000203c47af1d0_0;
    %ix/getv 4, v00000203c47afdb0_0;
    %shiftr 4;
    %store/vec4 v00000203c47b0170_0, 0, 24;
    %load/vec4 v00000203c47afbd0_0;
    %load/vec4 v00000203c47af6d0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_141.4, 8;
    %load/vec4 v00000203c47b1070_0;
    %pad/u 25;
    %load/vec4 v00000203c47b0170_0;
    %pad/u 25;
    %add;
    %jmp/1 T_141.5, 8;
T_141.4 ; End of true expr.
    %load/vec4 v00000203c47b1070_0;
    %pad/u 25;
    %load/vec4 v00000203c47b0170_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_141.5, 8;
 ; End of false expr.
    %blend;
T_141.5;
    %split/vec4 24;
    %store/vec4 v00000203c47afc70_0, 0, 24;
    %store/vec4 v00000203c47afd10_0, 0, 1;
    %load/vec4 v00000203c47af8b0_0;
    %store/vec4 v00000203c47b0210_0, 0, 8;
    %load/vec4 v00000203c47afd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.6, 8;
    %load/vec4 v00000203c47afc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47afc70_0, 0, 24;
    %load/vec4 v00000203c47b0210_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_141.8, 8;
    %load/vec4 v00000203c47b0210_0;
    %addi 1, 0, 8;
    %jmp/1 T_141.9, 8;
T_141.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_141.9, 8;
 ; End of false expr.
    %blend;
T_141.9;
    %store/vec4 v00000203c47b0210_0, 0, 8;
    %jmp T_141.7;
T_141.6 ;
    %load/vec4 v00000203c47afc70_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_141.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47afc70_0, 0, 24;
    %jmp T_141.11;
T_141.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47af810_0, 0, 32;
T_141.12 ;
    %load/vec4 v00000203c47afc70_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_141.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47b0210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_141.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_141.14, 9;
    %load/vec4 v00000203c47af810_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_141.14;
    %flag_set/vec4 8;
    %jmp/0xz T_141.13, 8;
    %load/vec4 v00000203c47afc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47afc70_0, 0, 24;
    %load/vec4 v00000203c47b0210_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47b0210_0, 0, 8;
    %load/vec4 v00000203c47af810_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47af810_0, 0, 32;
    %jmp T_141.12;
T_141.13 ;
T_141.11 ;
T_141.7 ;
    %load/vec4 v00000203c47afbd0_0;
    %load/vec4 v00000203c47b0210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47afc70_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47b0b70_0, 0, 32;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_00000203c47b2a00;
T_142 ;
    %wait E_00000203c4638f80;
    %load/vec4 v00000203c47cc100_0;
    %pad/u 9;
    %load/vec4 v00000203c47cce20_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47cca60_0, 0, 9;
    %load/vec4 v00000203c47cbac0_0;
    %pad/u 48;
    %load/vec4 v00000203c47cb660_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47cb7a0_0, 0, 48;
    %load/vec4 v00000203c47cb7a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v00000203c47cb7a0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47ca8a0_0, 0, 23;
    %load/vec4 v00000203c47cca60_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47cca60_0, 0, 9;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v00000203c47cb7a0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47ca8a0_0, 0, 23;
T_142.1 ;
    %load/vec4 v00000203c47cca60_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47caa80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ca8a0_0, 0, 23;
    %jmp T_142.3;
T_142.2 ;
    %load/vec4 v00000203c47cca60_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_142.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47caa80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ca8a0_0, 0, 23;
    %jmp T_142.5;
T_142.4 ;
    %load/vec4 v00000203c47cca60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47caa80_0, 0, 8;
T_142.5 ;
T_142.3 ;
    %load/vec4 v00000203c47cb0c0_0;
    %load/vec4 v00000203c47cab20_0;
    %xor;
    %store/vec4 v00000203c47cb160_0, 0, 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_00000203c47b31d0;
T_143 ;
    %wait E_00000203c4637980;
    %load/vec4 v00000203c47a2e30_0;
    %pad/u 9;
    %load/vec4 v00000203c47a2c50_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47a3fb0_0, 0, 9;
    %load/vec4 v00000203c47a4730_0;
    %pad/u 48;
    %load/vec4 v00000203c47a4870_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47a44b0_0, 0, 48;
    %load/vec4 v00000203c47a44b0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v00000203c47a44b0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47a26b0_0, 0, 23;
    %load/vec4 v00000203c47a3fb0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47a3fb0_0, 0, 9;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v00000203c47a44b0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47a26b0_0, 0, 23;
T_143.1 ;
    %load/vec4 v00000203c47a3fb0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_143.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47a3510_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47a26b0_0, 0, 23;
    %jmp T_143.3;
T_143.2 ;
    %load/vec4 v00000203c47a3fb0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_143.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47a3510_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47a26b0_0, 0, 23;
    %jmp T_143.5;
T_143.4 ;
    %load/vec4 v00000203c47a3fb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47a3510_0, 0, 8;
T_143.5 ;
T_143.3 ;
    %load/vec4 v00000203c47a36f0_0;
    %load/vec4 v00000203c47a3bf0_0;
    %xor;
    %store/vec4 v00000203c47a2390_0, 0, 1;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_00000203c47b3e50;
T_144 ;
    %wait E_00000203c4636b80;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47b11b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_144.0, 4;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47aec30_0, 0, 1;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47b11b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_144.2, 4;
    %load/vec4 v00000203c47b11b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_144.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_144.5, 8;
T_144.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_144.5, 8;
 ; End of false expr.
    %blend;
T_144.5;
    %store/vec4 v00000203c47aec30_0, 0, 1;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.6, 8;
    %load/vec4 v00000203c47aec30_0;
    %inv;
    %store/vec4 v00000203c47aec30_0, 0, 1;
T_144.6 ;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v00000203c47b11b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_144.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_144.9, 8;
T_144.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_144.9, 8;
 ; End of false expr.
    %blend;
T_144.9;
    %store/vec4 v00000203c47aec30_0, 0, 1;
    %load/vec4 v00000203c47b0d50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.10, 8;
    %load/vec4 v00000203c47aec30_0;
    %inv;
    %store/vec4 v00000203c47aec30_0, 0, 1;
T_144.10 ;
T_144.3 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_00000203c47b2d20;
T_145 ;
    %wait E_00000203c4636440;
    %load/vec4 v00000203c47b1b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %load/vec4 v00000203c47aed70_0;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v00000203c47b19d0_0;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v00000203c47b1f70_0, 0, 32;
    %load/vec4 v00000203c47b1b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.2, 8;
    %load/vec4 v00000203c47b19d0_0;
    %jmp/1 T_145.3, 8;
T_145.2 ; End of true expr.
    %load/vec4 v00000203c47aed70_0;
    %jmp/0 T_145.3, 8;
 ; End of false expr.
    %blend;
T_145.3;
    %store/vec4 v00000203c47b1250_0, 0, 32;
    %load/vec4 v00000203c47af090_0;
    %load/vec4 v00000203c47b1d90_0;
    %sub;
    %store/vec4 v00000203c47b1930_0, 0, 8;
    %load/vec4 v00000203c47b1570_0;
    %ix/getv 4, v00000203c47b1930_0;
    %shiftr 4;
    %store/vec4 v00000203c47b1430_0, 0, 24;
    %load/vec4 v00000203c47b12f0_0;
    %load/vec4 v00000203c47b1bb0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_145.4, 8;
    %load/vec4 v00000203c47af630_0;
    %pad/u 25;
    %load/vec4 v00000203c47b1430_0;
    %pad/u 25;
    %add;
    %jmp/1 T_145.5, 8;
T_145.4 ; End of true expr.
    %load/vec4 v00000203c47af630_0;
    %pad/u 25;
    %load/vec4 v00000203c47b1430_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_145.5, 8;
 ; End of false expr.
    %blend;
T_145.5;
    %split/vec4 24;
    %store/vec4 v00000203c47b1e30_0, 0, 24;
    %store/vec4 v00000203c47b16b0_0, 0, 1;
    %load/vec4 v00000203c47af090_0;
    %store/vec4 v00000203c47b1750_0, 0, 8;
    %load/vec4 v00000203c47b16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.6, 8;
    %load/vec4 v00000203c47b1e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47b1e30_0, 0, 24;
    %load/vec4 v00000203c47b1750_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_145.8, 8;
    %load/vec4 v00000203c47b1750_0;
    %addi 1, 0, 8;
    %jmp/1 T_145.9, 8;
T_145.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_145.9, 8;
 ; End of false expr.
    %blend;
T_145.9;
    %store/vec4 v00000203c47b1750_0, 0, 8;
    %jmp T_145.7;
T_145.6 ;
    %load/vec4 v00000203c47b1e30_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_145.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47b1e30_0, 0, 24;
    %jmp T_145.11;
T_145.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47b1cf0_0, 0, 32;
T_145.12 ;
    %load/vec4 v00000203c47b1e30_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_145.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47b1750_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_145.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_145.14, 9;
    %load/vec4 v00000203c47b1cf0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_145.14;
    %flag_set/vec4 8;
    %jmp/0xz T_145.13, 8;
    %load/vec4 v00000203c47b1e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47b1e30_0, 0, 24;
    %load/vec4 v00000203c47b1750_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47b1750_0, 0, 8;
    %load/vec4 v00000203c47b1cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47b1cf0_0, 0, 32;
    %jmp T_145.12;
T_145.13 ;
T_145.11 ;
T_145.7 ;
    %load/vec4 v00000203c47b12f0_0;
    %load/vec4 v00000203c47b1750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47b1e30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47b1ed0_0, 0, 32;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_00000203c47b39a0;
T_146 ;
    %wait E_00000203c4637d80;
    %load/vec4 v00000203c47a3c90_0;
    %pad/u 9;
    %load/vec4 v00000203c47a40f0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47a2890_0, 0, 9;
    %load/vec4 v00000203c47a24d0_0;
    %pad/u 48;
    %load/vec4 v00000203c47a2610_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47a3650_0, 0, 48;
    %load/vec4 v00000203c47a3650_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v00000203c47a3650_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47a3d30_0, 0, 23;
    %load/vec4 v00000203c47a2890_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47a2890_0, 0, 9;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v00000203c47a3650_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47a3d30_0, 0, 23;
T_146.1 ;
    %load/vec4 v00000203c47a2890_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_146.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47a2750_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47a3d30_0, 0, 23;
    %jmp T_146.3;
T_146.2 ;
    %load/vec4 v00000203c47a2890_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_146.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47a2750_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47a3d30_0, 0, 23;
    %jmp T_146.5;
T_146.4 ;
    %load/vec4 v00000203c47a2890_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47a2750_0, 0, 8;
T_146.5 ;
T_146.3 ;
    %load/vec4 v00000203c47a2570_0;
    %load/vec4 v00000203c47a30b0_0;
    %xor;
    %store/vec4 v00000203c47a2f70_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_00000203c47b3040;
T_147 ;
    %wait E_00000203c46380c0;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47a3dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_147.0, 4;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47a3330_0, 0, 1;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a3dd0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_147.2, 4;
    %load/vec4 v00000203c47a3dd0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_147.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_147.5, 8;
T_147.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_147.5, 8;
 ; End of false expr.
    %blend;
T_147.5;
    %store/vec4 v00000203c47a3330_0, 0, 1;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.6, 8;
    %load/vec4 v00000203c47a3330_0;
    %inv;
    %store/vec4 v00000203c47a3330_0, 0, 1;
T_147.6 ;
    %jmp T_147.3;
T_147.2 ;
    %load/vec4 v00000203c47a3dd0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_147.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_147.9, 8;
T_147.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_147.9, 8;
 ; End of false expr.
    %blend;
T_147.9;
    %store/vec4 v00000203c47a3330_0, 0, 1;
    %load/vec4 v00000203c47b20b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.10, 8;
    %load/vec4 v00000203c47a3330_0;
    %inv;
    %store/vec4 v00000203c47a3330_0, 0, 1;
T_147.10 ;
T_147.3 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_00000203c47b2230;
T_148 ;
    %wait E_00000203c4636c80;
    %load/vec4 v00000203c47a2ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %load/vec4 v00000203c47a38d0_0;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v00000203c47a2d90_0;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v00000203c47a4550_0, 0, 32;
    %load/vec4 v00000203c47a2ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.2, 8;
    %load/vec4 v00000203c47a2d90_0;
    %jmp/1 T_148.3, 8;
T_148.2 ; End of true expr.
    %load/vec4 v00000203c47a38d0_0;
    %jmp/0 T_148.3, 8;
 ; End of false expr.
    %blend;
T_148.3;
    %store/vec4 v00000203c47a3a10_0, 0, 32;
    %load/vec4 v00000203c47a3010_0;
    %load/vec4 v00000203c47a3f10_0;
    %sub;
    %store/vec4 v00000203c47a3150_0, 0, 8;
    %load/vec4 v00000203c47a33d0_0;
    %ix/getv 4, v00000203c47a3150_0;
    %shiftr 4;
    %store/vec4 v00000203c47a35b0_0, 0, 24;
    %load/vec4 v00000203c47a3970_0;
    %load/vec4 v00000203c47a4230_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_148.4, 8;
    %load/vec4 v00000203c47a22f0_0;
    %pad/u 25;
    %load/vec4 v00000203c47a35b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_148.5, 8;
T_148.4 ; End of true expr.
    %load/vec4 v00000203c47a22f0_0;
    %pad/u 25;
    %load/vec4 v00000203c47a35b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_148.5, 8;
 ; End of false expr.
    %blend;
T_148.5;
    %split/vec4 24;
    %store/vec4 v00000203c47a3790_0, 0, 24;
    %store/vec4 v00000203c47a2930_0, 0, 1;
    %load/vec4 v00000203c47a3010_0;
    %store/vec4 v00000203c47a2cf0_0, 0, 8;
    %load/vec4 v00000203c47a2930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.6, 8;
    %load/vec4 v00000203c47a3790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47a3790_0, 0, 24;
    %load/vec4 v00000203c47a2cf0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_148.8, 8;
    %load/vec4 v00000203c47a2cf0_0;
    %addi 1, 0, 8;
    %jmp/1 T_148.9, 8;
T_148.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_148.9, 8;
 ; End of false expr.
    %blend;
T_148.9;
    %store/vec4 v00000203c47a2cf0_0, 0, 8;
    %jmp T_148.7;
T_148.6 ;
    %load/vec4 v00000203c47a3790_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_148.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47a3790_0, 0, 24;
    %jmp T_148.11;
T_148.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a3ab0_0, 0, 32;
T_148.12 ;
    %load/vec4 v00000203c47a3790_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_148.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47a2cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_148.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_148.14, 9;
    %load/vec4 v00000203c47a3ab0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_148.14;
    %flag_set/vec4 8;
    %jmp/0xz T_148.13, 8;
    %load/vec4 v00000203c47a3790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47a3790_0, 0, 24;
    %load/vec4 v00000203c47a2cf0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47a2cf0_0, 0, 8;
    %load/vec4 v00000203c47a3ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47a3ab0_0, 0, 32;
    %jmp T_148.12;
T_148.13 ;
T_148.11 ;
T_148.7 ;
    %load/vec4 v00000203c47a3970_0;
    %load/vec4 v00000203c47a2cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47a3790_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47a3470_0, 0, 32;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_00000203c47b2870;
T_149 ;
    %wait E_00000203c46381c0;
    %load/vec4 v00000203c47c9e00_0;
    %pad/u 9;
    %load/vec4 v00000203c47c8460_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47c83c0_0, 0, 9;
    %load/vec4 v00000203c47c9fe0_0;
    %pad/u 48;
    %load/vec4 v00000203c47c8280_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47c8500_0, 0, 48;
    %load/vec4 v00000203c47c8500_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v00000203c47c8500_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47ca120_0, 0, 23;
    %load/vec4 v00000203c47c83c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47c83c0_0, 0, 9;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v00000203c47c8500_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47ca120_0, 0, 23;
T_149.1 ;
    %load/vec4 v00000203c47c83c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_149.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47c94a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ca120_0, 0, 23;
    %jmp T_149.3;
T_149.2 ;
    %load/vec4 v00000203c47c83c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_149.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47c94a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ca120_0, 0, 23;
    %jmp T_149.5;
T_149.4 ;
    %load/vec4 v00000203c47c83c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47c94a0_0, 0, 8;
T_149.5 ;
T_149.3 ;
    %load/vec4 v00000203c47ca4e0_0;
    %load/vec4 v00000203c47c8640_0;
    %xor;
    %store/vec4 v00000203c47c8d20_0, 0, 1;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_00000203c47b3360;
T_150 ;
    %wait E_00000203c46387c0;
    %load/vec4 v00000203c47ca620_0;
    %pad/u 9;
    %load/vec4 v00000203c47c8f00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47ca6c0_0, 0, 9;
    %load/vec4 v00000203c47c80a0_0;
    %pad/u 48;
    %load/vec4 v00000203c47ca800_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47c9cc0_0, 0, 48;
    %load/vec4 v00000203c47c9cc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v00000203c47c9cc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47c8b40_0, 0, 23;
    %load/vec4 v00000203c47ca6c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47ca6c0_0, 0, 9;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v00000203c47c9cc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47c8b40_0, 0, 23;
T_150.1 ;
    %load/vec4 v00000203c47ca6c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_150.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47c9860_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47c8b40_0, 0, 23;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v00000203c47ca6c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_150.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47c9860_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47c8b40_0, 0, 23;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v00000203c47ca6c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47c9860_0, 0, 8;
T_150.5 ;
T_150.3 ;
    %load/vec4 v00000203c47c9720_0;
    %load/vec4 v00000203c47ca080_0;
    %xor;
    %store/vec4 v00000203c47c85a0_0, 0, 1;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_00000203c47b26e0;
T_151 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47cc920_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cba20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47c9a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cb520_0, 0, 32;
    %end;
    .thread T_151;
    .scope S_00000203c47b26e0;
T_152 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47ccec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v00000203c47cc920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47cc920_0, 0, 3;
    %jmp T_152.6;
T_152.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47cc920_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cba20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47c9a40_0, 0, 32;
    %jmp T_152.6;
T_152.3 ;
    %load/vec4 v00000203c47c9b80_0;
    %store/vec4 v00000203c47c95e0_0, 0, 32;
    %load/vec4 v00000203c47cc920_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47cc920_0, 0, 3;
    %load/vec4 v00000203c47c9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47c9a40_0, 0, 32;
    %jmp T_152.6;
T_152.4 ;
    %load/vec4 v00000203c47cba20_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_152.7, 5;
    %load/vec4 v00000203c47c9220_0;
    %store/vec4 v00000203c47c95e0_0, 0, 32;
    %load/vec4 v00000203c47c9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47c9a40_0, 0, 32;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v00000203c47c8dc0_0;
    %store/vec4 v00000203c47cb520_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47cc920_0, 0, 3;
    %load/vec4 v00000203c47c9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47c9a40_0, 0, 32;
T_152.8 ;
    %load/vec4 v00000203c47cba20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cba20_0, 0, 32;
    %jmp T_152.6;
T_152.6 ;
    %pop/vec4 1;
T_152.0 ;
    %jmp T_152;
    .thread T_152;
    .scope S_00000203c47b3810;
T_153 ;
    %wait E_00000203c4636fc0;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47b0350_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_153.0, 4;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47aeeb0_0, 0, 1;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47b0350_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_153.2, 4;
    %load/vec4 v00000203c47b0350_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_153.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_153.5, 8;
T_153.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_153.5, 8;
 ; End of false expr.
    %blend;
T_153.5;
    %store/vec4 v00000203c47aeeb0_0, 0, 1;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.6, 8;
    %load/vec4 v00000203c47aeeb0_0;
    %inv;
    %store/vec4 v00000203c47aeeb0_0, 0, 1;
T_153.6 ;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v00000203c47b0350_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_153.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_153.9, 8;
T_153.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_153.9, 8;
 ; End of false expr.
    %blend;
T_153.9;
    %store/vec4 v00000203c47aeeb0_0, 0, 1;
    %load/vec4 v00000203c47b0990_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.10, 8;
    %load/vec4 v00000203c47aeeb0_0;
    %inv;
    %store/vec4 v00000203c47aeeb0_0, 0, 1;
T_153.10 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_00000203c47b3cc0;
T_154 ;
    %wait E_00000203c4636080;
    %load/vec4 v00000203c47afef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %load/vec4 v00000203c47b0a30_0;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v00000203c47b05d0_0;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v00000203c47b0670_0, 0, 32;
    %load/vec4 v00000203c47afef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.2, 8;
    %load/vec4 v00000203c47b05d0_0;
    %jmp/1 T_154.3, 8;
T_154.2 ; End of true expr.
    %load/vec4 v00000203c47b0a30_0;
    %jmp/0 T_154.3, 8;
 ; End of false expr.
    %blend;
T_154.3;
    %store/vec4 v00000203c47b0490_0, 0, 32;
    %load/vec4 v00000203c47b0fd0_0;
    %load/vec4 v00000203c47b03f0_0;
    %sub;
    %store/vec4 v00000203c47aef50_0, 0, 8;
    %load/vec4 v00000203c47afe50_0;
    %ix/getv 4, v00000203c47aef50_0;
    %shiftr 4;
    %store/vec4 v00000203c47aea50_0, 0, 24;
    %load/vec4 v00000203c47aeb90_0;
    %load/vec4 v00000203c47aecd0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_154.4, 8;
    %load/vec4 v00000203c47b0710_0;
    %pad/u 25;
    %load/vec4 v00000203c47aea50_0;
    %pad/u 25;
    %add;
    %jmp/1 T_154.5, 8;
T_154.4 ; End of true expr.
    %load/vec4 v00000203c47b0710_0;
    %pad/u 25;
    %load/vec4 v00000203c47aea50_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_154.5, 8;
 ; End of false expr.
    %blend;
T_154.5;
    %split/vec4 24;
    %store/vec4 v00000203c47b0c10_0, 0, 24;
    %store/vec4 v00000203c47b0df0_0, 0, 1;
    %load/vec4 v00000203c47b0fd0_0;
    %store/vec4 v00000203c47b0530_0, 0, 8;
    %load/vec4 v00000203c47b0df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v00000203c47b0c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47b0c10_0, 0, 24;
    %load/vec4 v00000203c47b0530_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_154.8, 8;
    %load/vec4 v00000203c47b0530_0;
    %addi 1, 0, 8;
    %jmp/1 T_154.9, 8;
T_154.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_154.9, 8;
 ; End of false expr.
    %blend;
T_154.9;
    %store/vec4 v00000203c47b0530_0, 0, 8;
    %jmp T_154.7;
T_154.6 ;
    %load/vec4 v00000203c47b0c10_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_154.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47b0c10_0, 0, 24;
    %jmp T_154.11;
T_154.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47b08f0_0, 0, 32;
T_154.12 ;
    %load/vec4 v00000203c47b0c10_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_154.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47b0530_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_154.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_154.14, 9;
    %load/vec4 v00000203c47b08f0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_154.14;
    %flag_set/vec4 8;
    %jmp/0xz T_154.13, 8;
    %load/vec4 v00000203c47b0c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47b0c10_0, 0, 24;
    %load/vec4 v00000203c47b0530_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47b0530_0, 0, 8;
    %load/vec4 v00000203c47b08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47b08f0_0, 0, 32;
    %jmp T_154.12;
T_154.13 ;
T_154.11 ;
T_154.7 ;
    %load/vec4 v00000203c47aeb90_0;
    %load/vec4 v00000203c47b0530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47b0c10_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47af590_0, 0, 32;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_00000203c47b3680;
T_155 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47cbd40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47caf80_0, 0, 32;
    %end;
    .thread T_155;
    .scope S_00000203c47b3680;
T_156 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47cc560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_156.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %vpi_call 5 440 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
    %jmp T_156.5;
T_156.0 ;
    %vpi_call 5 359 "$display", "State %d: A = %h ", v00000203c47cc560_0, v00000203c47cb840_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cd000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cbe80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47cc380_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47cc880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cbf20_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47cbde0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47caf80_0, 0, 32;
    %jmp T_156.5;
T_156.1 ;
    %load/vec4 v00000203c47cc380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cc380_0, 0, 32;
    %vpi_call 5 373 "$display", "State: %d Clock: %d", v00000203c47cc560_0, v00000203c47cc380_0 {0 0 0};
    %vpi_call 5 374 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000203c47cc560_0, v00000203c47cb840_0, v00000203c47cc880_0, v00000203c47ca9e0_0 {0 0 0};
    %vpi_call 5 375 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000203c47cc560_0, 32'b00111111100000000000000000000000, v00000203c47cbf20_0, v00000203c47cb8e0_0 {0 0 0};
    %vpi_call 5 376 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000203c47cc560_0, v00000203c47cb8e0_0, v00000203c47cbde0_0, v00000203c47cb200_0 {0 0 0};
    %vpi_call 5 377 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000203c47cc560_0, v00000203c47ca9e0_0, v00000203c47cb200_0, v00000203c47ca940_0 {0 0 0};
    %vpi_call 5 378 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000203c47cc560_0, v00000203c47ca940_0, v00000203c47caf80_0, v00000203c47cbca0_0 {0 0 0};
    %load/vec4 v00000203c47cc560_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47cbd40_0, 0, 1;
    %jmp T_156.5;
T_156.2 ;
    %vpi_call 5 389 "$display", "clock: %d\012", v00000203c47cc380_0 {0 0 0};
    %load/vec4 v00000203c47cd000_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_156.6, 5;
    %load/vec4 v00000203c47cbe80_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_156.8, 5;
    %vpi_call 5 394 "$display", "index_division: %d\012", v00000203c47cbe80_0 {0 0 0};
    %load/vec4 v00000203c47cc380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cc380_0, 0, 32;
    %load/vec4 v00000203c47cbe80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cbe80_0, 0, 32;
    %jmp T_156.9;
T_156.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47cbd40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47cbe80_0, 0, 32;
    %load/vec4 v00000203c47cd000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cd000_0, 0, 32;
    %load/vec4 v00000203c47cc380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cc380_0, 0, 32;
    %load/vec4 v00000203c47cc560_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
T_156.9 ;
    %jmp T_156.7;
T_156.6 ;
    %load/vec4 v00000203c47cc380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47cc380_0, 0, 32;
    %load/vec4 v00000203c47cbca0_0;
    %store/vec4 v00000203c47cc600_0, 0, 32;
    %load/vec4 v00000203c47cc380_0;
    %addi 1, 0, 32;
    %vpi_call 5 416 "$display", "State %d: clk = %d", v00000203c47cc560_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
T_156.7 ;
    %jmp T_156.5;
T_156.3 ;
    %load/vec4 v00000203c47ca9e0_0;
    %store/vec4 v00000203c47cc880_0, 0, 32;
    %load/vec4 v00000203c47cb8e0_0;
    %store/vec4 v00000203c47cbf20_0, 0, 32;
    %load/vec4 v00000203c47cb200_0;
    %store/vec4 v00000203c47cbde0_0, 0, 32;
    %load/vec4 v00000203c47cbca0_0;
    %store/vec4 v00000203c47caf80_0, 0, 32;
    %vpi_call 5 428 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000203c47cc560_0, v00000203c47cb840_0, v00000203c47cc880_0, v00000203c47ca9e0_0 {0 0 0};
    %vpi_call 5 429 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000203c47cc560_0, 32'b00111111100000000000000000000000, v00000203c47cbf20_0, v00000203c47cb8e0_0 {0 0 0};
    %vpi_call 5 430 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000203c47cc560_0, v00000203c47cb8e0_0, v00000203c47cbde0_0, v00000203c47cb200_0 {0 0 0};
    %vpi_call 5 431 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000203c47cc560_0, v00000203c47ca9e0_0, v00000203c47cb200_0, v00000203c47ca940_0 {0 0 0};
    %vpi_call 5 432 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000203c47cc560_0, v00000203c47ca940_0, v00000203c47caf80_0, v00000203c47cbca0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47cc560_0, 0, 3;
    %jmp T_156.5;
T_156.5 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156;
    .scope S_00000203c47a17f0;
T_157 ;
    %wait E_00000203c4633b00;
    %load/vec4 v00000203c47ab3f0_0;
    %pad/u 9;
    %load/vec4 v00000203c47ab710_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47aabd0_0, 0, 9;
    %load/vec4 v00000203c47ab5d0_0;
    %pad/u 48;
    %load/vec4 v00000203c47ab7b0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47aa1d0_0, 0, 48;
    %load/vec4 v00000203c47aa1d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %load/vec4 v00000203c47aa1d0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47a9a50_0, 0, 23;
    %load/vec4 v00000203c47aabd0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47aabd0_0, 0, 9;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v00000203c47aa1d0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47a9a50_0, 0, 23;
T_157.1 ;
    %load/vec4 v00000203c47aabd0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_157.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47aa770_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47a9a50_0, 0, 23;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v00000203c47aabd0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47aa770_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47a9a50_0, 0, 23;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v00000203c47aabd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47aa770_0, 0, 8;
T_157.5 ;
T_157.3 ;
    %load/vec4 v00000203c47aab30_0;
    %load/vec4 v00000203c47ab670_0;
    %xor;
    %store/vec4 v00000203c47a9c30_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_00000203c47a14d0;
T_158 ;
    %wait E_00000203c4632280;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47a7570_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_158.0, 4;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47a7d90_0, 0, 1;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a7570_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_158.2, 4;
    %load/vec4 v00000203c47a7570_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_158.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_158.5, 8;
T_158.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_158.5, 8;
 ; End of false expr.
    %blend;
T_158.5;
    %store/vec4 v00000203c47a7d90_0, 0, 1;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.6, 8;
    %load/vec4 v00000203c47a7d90_0;
    %inv;
    %store/vec4 v00000203c47a7d90_0, 0, 1;
T_158.6 ;
    %jmp T_158.3;
T_158.2 ;
    %load/vec4 v00000203c47a7570_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_158.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_158.9, 8;
T_158.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_158.9, 8;
 ; End of false expr.
    %blend;
T_158.9;
    %store/vec4 v00000203c47a7d90_0, 0, 1;
    %load/vec4 v00000203c47a9230_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.10, 8;
    %load/vec4 v00000203c47a7d90_0;
    %inv;
    %store/vec4 v00000203c47a7d90_0, 0, 1;
T_158.10 ;
T_158.3 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_00000203c47a11b0;
T_159 ;
    %wait E_00000203c4632340;
    %load/vec4 v00000203c47a7ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %load/vec4 v00000203c47a9410_0;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v00000203c47a8150_0;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v00000203c47a8290_0, 0, 32;
    %load/vec4 v00000203c47a7ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.2, 8;
    %load/vec4 v00000203c47a8150_0;
    %jmp/1 T_159.3, 8;
T_159.2 ; End of true expr.
    %load/vec4 v00000203c47a9410_0;
    %jmp/0 T_159.3, 8;
 ; End of false expr.
    %blend;
T_159.3;
    %store/vec4 v00000203c47a8dd0_0, 0, 32;
    %load/vec4 v00000203c47a8ab0_0;
    %load/vec4 v00000203c47a72f0_0;
    %sub;
    %store/vec4 v00000203c47a9050_0, 0, 8;
    %load/vec4 v00000203c47a76b0_0;
    %ix/getv 4, v00000203c47a9050_0;
    %shiftr 4;
    %store/vec4 v00000203c47a8b50_0, 0, 24;
    %load/vec4 v00000203c47a97d0_0;
    %load/vec4 v00000203c47a7390_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_159.4, 8;
    %load/vec4 v00000203c47a8d30_0;
    %pad/u 25;
    %load/vec4 v00000203c47a8b50_0;
    %pad/u 25;
    %add;
    %jmp/1 T_159.5, 8;
T_159.4 ; End of true expr.
    %load/vec4 v00000203c47a8d30_0;
    %pad/u 25;
    %load/vec4 v00000203c47a8b50_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_159.5, 8;
 ; End of false expr.
    %blend;
T_159.5;
    %split/vec4 24;
    %store/vec4 v00000203c47a7750_0, 0, 24;
    %store/vec4 v00000203c47a8fb0_0, 0, 1;
    %load/vec4 v00000203c47a8ab0_0;
    %store/vec4 v00000203c47a7e30_0, 0, 8;
    %load/vec4 v00000203c47a8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %load/vec4 v00000203c47a7750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47a7750_0, 0, 24;
    %load/vec4 v00000203c47a7e30_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_159.8, 8;
    %load/vec4 v00000203c47a7e30_0;
    %addi 1, 0, 8;
    %jmp/1 T_159.9, 8;
T_159.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_159.9, 8;
 ; End of false expr.
    %blend;
T_159.9;
    %store/vec4 v00000203c47a7e30_0, 0, 8;
    %jmp T_159.7;
T_159.6 ;
    %load/vec4 v00000203c47a7750_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_159.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47a7750_0, 0, 24;
    %jmp T_159.11;
T_159.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a90f0_0, 0, 32;
T_159.12 ;
    %load/vec4 v00000203c47a7750_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_159.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47a7e30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_159.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_159.14, 9;
    %load/vec4 v00000203c47a90f0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_159.14;
    %flag_set/vec4 8;
    %jmp/0xz T_159.13, 8;
    %load/vec4 v00000203c47a7750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47a7750_0, 0, 24;
    %load/vec4 v00000203c47a7e30_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47a7e30_0, 0, 8;
    %load/vec4 v00000203c47a90f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47a90f0_0, 0, 32;
    %jmp T_159.12;
T_159.13 ;
T_159.11 ;
T_159.7 ;
    %load/vec4 v00000203c47a97d0_0;
    %load/vec4 v00000203c47a7e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47a7750_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47a83d0_0, 0, 32;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_00000203c47b23c0;
T_160 ;
    %wait E_00000203c46340c0;
    %load/vec4 v00000203c47abdf0_0;
    %pad/u 9;
    %load/vec4 v00000203c47aa950_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47ab170_0, 0, 9;
    %load/vec4 v00000203c47aa3b0_0;
    %pad/u 48;
    %load/vec4 v00000203c47aa9f0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47aae50_0, 0, 48;
    %load/vec4 v00000203c47aae50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v00000203c47aae50_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47aad10_0, 0, 23;
    %load/vec4 v00000203c47ab170_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47ab170_0, 0, 9;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v00000203c47aae50_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47aad10_0, 0, 23;
T_160.1 ;
    %load/vec4 v00000203c47ab170_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_160.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47ab0d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47aad10_0, 0, 23;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v00000203c47ab170_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_160.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47ab0d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47aad10_0, 0, 23;
    %jmp T_160.5;
T_160.4 ;
    %load/vec4 v00000203c47ab170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47ab0d0_0, 0, 8;
T_160.5 ;
T_160.3 ;
    %load/vec4 v00000203c47aa810_0;
    %load/vec4 v00000203c47aaa90_0;
    %xor;
    %store/vec4 v00000203c47aac70_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_00000203c47a1660;
T_161 ;
    %wait E_00000203c46321c0;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47a94b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_161.0, 4;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47a9550_0, 0, 1;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a94b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_161.2, 4;
    %load/vec4 v00000203c47a94b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_161.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_161.5, 8;
T_161.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_161.5, 8;
 ; End of false expr.
    %blend;
T_161.5;
    %store/vec4 v00000203c47a9550_0, 0, 1;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.6, 8;
    %load/vec4 v00000203c47a9550_0;
    %inv;
    %store/vec4 v00000203c47a9550_0, 0, 1;
T_161.6 ;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v00000203c47a94b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_161.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_161.9, 8;
T_161.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_161.9, 8;
 ; End of false expr.
    %blend;
T_161.9;
    %store/vec4 v00000203c47a9550_0, 0, 1;
    %load/vec4 v00000203c47a8bf0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.10, 8;
    %load/vec4 v00000203c47a9550_0;
    %inv;
    %store/vec4 v00000203c47a9550_0, 0, 1;
T_161.10 ;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_00000203c47a1980;
T_162 ;
    %wait E_00000203c4633100;
    %load/vec4 v00000203c47ab2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %load/vec4 v00000203c47a8470_0;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v00000203c47abc10_0;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v00000203c47abb70_0, 0, 32;
    %load/vec4 v00000203c47ab2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.2, 8;
    %load/vec4 v00000203c47abc10_0;
    %jmp/1 T_162.3, 8;
T_162.2 ; End of true expr.
    %load/vec4 v00000203c47a8470_0;
    %jmp/0 T_162.3, 8;
 ; End of false expr.
    %blend;
T_162.3;
    %store/vec4 v00000203c47a9af0_0, 0, 32;
    %load/vec4 v00000203c47a77f0_0;
    %load/vec4 v00000203c47a9f50_0;
    %sub;
    %store/vec4 v00000203c47aa630_0, 0, 8;
    %load/vec4 v00000203c47aa450_0;
    %ix/getv 4, v00000203c47aa630_0;
    %shiftr 4;
    %store/vec4 v00000203c47aa4f0_0, 0, 24;
    %load/vec4 v00000203c47a8830_0;
    %load/vec4 v00000203c47abad0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_162.4, 8;
    %load/vec4 v00000203c47a7930_0;
    %pad/u 25;
    %load/vec4 v00000203c47aa4f0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_162.5, 8;
T_162.4 ; End of true expr.
    %load/vec4 v00000203c47a7930_0;
    %pad/u 25;
    %load/vec4 v00000203c47aa4f0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_162.5, 8;
 ; End of false expr.
    %blend;
T_162.5;
    %split/vec4 24;
    %store/vec4 v00000203c47ab350_0, 0, 24;
    %store/vec4 v00000203c47ac070_0, 0, 1;
    %load/vec4 v00000203c47a77f0_0;
    %store/vec4 v00000203c47a9d70_0, 0, 8;
    %load/vec4 v00000203c47ac070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.6, 8;
    %load/vec4 v00000203c47ab350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47ab350_0, 0, 24;
    %load/vec4 v00000203c47a9d70_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_162.8, 8;
    %load/vec4 v00000203c47a9d70_0;
    %addi 1, 0, 8;
    %jmp/1 T_162.9, 8;
T_162.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_162.9, 8;
 ; End of false expr.
    %blend;
T_162.9;
    %store/vec4 v00000203c47a9d70_0, 0, 8;
    %jmp T_162.7;
T_162.6 ;
    %load/vec4 v00000203c47ab350_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_162.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47ab350_0, 0, 24;
    %jmp T_162.11;
T_162.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a9eb0_0, 0, 32;
T_162.12 ;
    %load/vec4 v00000203c47ab350_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_162.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47a9d70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_162.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.14, 9;
    %load/vec4 v00000203c47a9eb0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_162.14;
    %flag_set/vec4 8;
    %jmp/0xz T_162.13, 8;
    %load/vec4 v00000203c47ab350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47ab350_0, 0, 24;
    %load/vec4 v00000203c47a9d70_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47a9d70_0, 0, 8;
    %load/vec4 v00000203c47a9eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47a9eb0_0, 0, 32;
    %jmp T_162.12;
T_162.13 ;
T_162.11 ;
T_162.7 ;
    %load/vec4 v00000203c47a8830_0;
    %load/vec4 v00000203c47a9d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47ab350_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47a9b90_0, 0, 32;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_00000203c47b3fe0;
T_163 ;
    %wait E_00000203c4635140;
    %load/vec4 v00000203c47ac110_0;
    %pad/u 9;
    %load/vec4 v00000203c47ac1b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47ac4d0_0, 0, 9;
    %load/vec4 v00000203c47abd50_0;
    %pad/u 48;
    %load/vec4 v00000203c47ae4b0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ae7d0_0, 0, 48;
    %load/vec4 v00000203c47ae7d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %load/vec4 v00000203c47ae7d0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47adab0_0, 0, 23;
    %load/vec4 v00000203c47ac4d0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47ac4d0_0, 0, 9;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v00000203c47ae7d0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47adab0_0, 0, 23;
T_163.1 ;
    %load/vec4 v00000203c47ac4d0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_163.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47ae410_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47adab0_0, 0, 23;
    %jmp T_163.3;
T_163.2 ;
    %load/vec4 v00000203c47ac4d0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_163.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47ae410_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47adab0_0, 0, 23;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v00000203c47ac4d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47ae410_0, 0, 8;
T_163.5 ;
T_163.3 ;
    %load/vec4 v00000203c47abe90_0;
    %load/vec4 v00000203c47ac930_0;
    %xor;
    %store/vec4 v00000203c47ad150_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_00000203c47b2eb0;
T_164 ;
    %wait E_00000203c4634440;
    %load/vec4 v00000203c47aca70_0;
    %pad/u 9;
    %load/vec4 v00000203c47adf10_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47ad330_0, 0, 9;
    %load/vec4 v00000203c47addd0_0;
    %pad/u 48;
    %load/vec4 v00000203c47ad010_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ae190_0, 0, 48;
    %load/vec4 v00000203c47ae190_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v00000203c47ae190_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47acbb0_0, 0, 23;
    %load/vec4 v00000203c47ad330_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47ad330_0, 0, 9;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v00000203c47ae190_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47acbb0_0, 0, 23;
T_164.1 ;
    %load/vec4 v00000203c47ad330_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_164.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47ae2d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47acbb0_0, 0, 23;
    %jmp T_164.3;
T_164.2 ;
    %load/vec4 v00000203c47ad330_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_164.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47ae2d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47acbb0_0, 0, 23;
    %jmp T_164.5;
T_164.4 ;
    %load/vec4 v00000203c47ad330_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47ae2d0_0, 0, 8;
T_164.5 ;
T_164.3 ;
    %load/vec4 v00000203c47ae910_0;
    %load/vec4 v00000203c47acd90_0;
    %xor;
    %store/vec4 v00000203c47adbf0_0, 0, 1;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_00000203c47a0530;
T_165 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47ad8d0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ae050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ad790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ae370_0, 0, 32;
    %end;
    .thread T_165;
    .scope S_00000203c47a0530;
T_166 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47ad970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %load/vec4 v00000203c47ad8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_166.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_166.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_166.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47ad8d0_0, 0, 3;
    %jmp T_166.6;
T_166.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47ad8d0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ae050_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47ad790_0, 0, 32;
    %jmp T_166.6;
T_166.3 ;
    %load/vec4 v00000203c47ac430_0;
    %store/vec4 v00000203c47ac610_0, 0, 32;
    %load/vec4 v00000203c47ad8d0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47ad8d0_0, 0, 3;
    %load/vec4 v00000203c47ad790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ad790_0, 0, 32;
    %jmp T_166.6;
T_166.4 ;
    %load/vec4 v00000203c47ae050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_166.7, 5;
    %load/vec4 v00000203c47ae690_0;
    %store/vec4 v00000203c47ac610_0, 0, 32;
    %load/vec4 v00000203c47ad790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ad790_0, 0, 32;
    %jmp T_166.8;
T_166.7 ;
    %load/vec4 v00000203c47ac7f0_0;
    %store/vec4 v00000203c47ae370_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47ad8d0_0, 0, 3;
    %load/vec4 v00000203c47ad790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ad790_0, 0, 32;
T_166.8 ;
    %load/vec4 v00000203c47ae050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ae050_0, 0, 32;
    %jmp T_166.6;
T_166.6 ;
    %pop/vec4 1;
T_166.0 ;
    %jmp T_166;
    .thread T_166;
    .scope S_00000203c47b2b90;
T_167 ;
    %wait E_00000203c4639f80;
    %load/vec4 v00000203c47cc740_0;
    %pad/u 9;
    %load/vec4 v00000203c47ce0e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47cf120_0, 0, 9;
    %load/vec4 v00000203c47ccf60_0;
    %pad/u 48;
    %load/vec4 v00000203c47cd320_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ce220_0, 0, 48;
    %load/vec4 v00000203c47ce220_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v00000203c47ce220_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47cdf00_0, 0, 23;
    %load/vec4 v00000203c47cf120_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47cf120_0, 0, 9;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v00000203c47ce220_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47cdf00_0, 0, 23;
T_167.1 ;
    %load/vec4 v00000203c47cf120_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47ce180_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47cdf00_0, 0, 23;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v00000203c47cf120_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_167.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47ce180_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47cdf00_0, 0, 23;
    %jmp T_167.5;
T_167.4 ;
    %load/vec4 v00000203c47cf120_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47ce180_0, 0, 8;
T_167.5 ;
T_167.3 ;
    %load/vec4 v00000203c47cb340_0;
    %load/vec4 v00000203c47cf620_0;
    %xor;
    %store/vec4 v00000203c47cd140_0, 0, 1;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_00000203c47d83a0;
T_168 ;
    %wait E_00000203c4639300;
    %load/vec4 v00000203c47cf260_0;
    %pad/u 9;
    %load/vec4 v00000203c47cdbe0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47cdaa0_0, 0, 9;
    %load/vec4 v00000203c47cf300_0;
    %pad/u 48;
    %load/vec4 v00000203c47ce9a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47cd5a0_0, 0, 48;
    %load/vec4 v00000203c47cd5a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %load/vec4 v00000203c47cd5a0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47ceae0_0, 0, 23;
    %load/vec4 v00000203c47cdaa0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47cdaa0_0, 0, 9;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v00000203c47cd5a0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47ceae0_0, 0, 23;
T_168.1 ;
    %load/vec4 v00000203c47cdaa0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_168.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47cea40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ceae0_0, 0, 23;
    %jmp T_168.3;
T_168.2 ;
    %load/vec4 v00000203c47cdaa0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_168.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47cea40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ceae0_0, 0, 23;
    %jmp T_168.5;
T_168.4 ;
    %load/vec4 v00000203c47cdaa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47cea40_0, 0, 8;
T_168.5 ;
T_168.3 ;
    %load/vec4 v00000203c47ced60_0;
    %load/vec4 v00000203c47cda00_0;
    %xor;
    %store/vec4 v00000203c47ce400_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_00000203c47a1020;
T_169 ;
    %wait E_00000203c4630f80;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47a7cf0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_169.0, 4;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47a8c90_0, 0, 1;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a7cf0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_169.2, 4;
    %load/vec4 v00000203c47a7cf0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_169.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_169.5, 8;
T_169.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_169.5, 8;
 ; End of false expr.
    %blend;
T_169.5;
    %store/vec4 v00000203c47a8c90_0, 0, 1;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.6, 8;
    %load/vec4 v00000203c47a8c90_0;
    %inv;
    %store/vec4 v00000203c47a8c90_0, 0, 1;
T_169.6 ;
    %jmp T_169.3;
T_169.2 ;
    %load/vec4 v00000203c47a7cf0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_169.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_169.9, 8;
T_169.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_169.9, 8;
 ; End of false expr.
    %blend;
T_169.9;
    %store/vec4 v00000203c47a8c90_0, 0, 1;
    %load/vec4 v00000203c47a59f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.10, 8;
    %load/vec4 v00000203c47a8c90_0;
    %inv;
    %store/vec4 v00000203c47a8c90_0, 0, 1;
T_169.10 ;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_00000203c47a0d00;
T_170 ;
    %wait E_00000203c4630e00;
    %load/vec4 v00000203c47a86f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v00000203c47a92d0_0;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v00000203c47a7430_0;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v00000203c47a79d0_0, 0, 32;
    %load/vec4 v00000203c47a86f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.2, 8;
    %load/vec4 v00000203c47a7430_0;
    %jmp/1 T_170.3, 8;
T_170.2 ; End of true expr.
    %load/vec4 v00000203c47a92d0_0;
    %jmp/0 T_170.3, 8;
 ; End of false expr.
    %blend;
T_170.3;
    %store/vec4 v00000203c47a7c50_0, 0, 32;
    %load/vec4 v00000203c47a95f0_0;
    %load/vec4 v00000203c47a7a70_0;
    %sub;
    %store/vec4 v00000203c47a80b0_0, 0, 8;
    %load/vec4 v00000203c47a7f70_0;
    %ix/getv 4, v00000203c47a80b0_0;
    %shiftr 4;
    %store/vec4 v00000203c47a7250_0, 0, 24;
    %load/vec4 v00000203c47a7890_0;
    %load/vec4 v00000203c47a8010_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_170.4, 8;
    %load/vec4 v00000203c47a7610_0;
    %pad/u 25;
    %load/vec4 v00000203c47a7250_0;
    %pad/u 25;
    %add;
    %jmp/1 T_170.5, 8;
T_170.4 ; End of true expr.
    %load/vec4 v00000203c47a7610_0;
    %pad/u 25;
    %load/vec4 v00000203c47a7250_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_170.5, 8;
 ; End of false expr.
    %blend;
T_170.5;
    %split/vec4 24;
    %store/vec4 v00000203c47a7b10_0, 0, 24;
    %store/vec4 v00000203c47a8970_0, 0, 1;
    %load/vec4 v00000203c47a95f0_0;
    %store/vec4 v00000203c47a9690_0, 0, 8;
    %load/vec4 v00000203c47a8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.6, 8;
    %load/vec4 v00000203c47a7b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47a7b10_0, 0, 24;
    %load/vec4 v00000203c47a9690_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_170.8, 8;
    %load/vec4 v00000203c47a9690_0;
    %addi 1, 0, 8;
    %jmp/1 T_170.9, 8;
T_170.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_170.9, 8;
 ; End of false expr.
    %blend;
T_170.9;
    %store/vec4 v00000203c47a9690_0, 0, 8;
    %jmp T_170.7;
T_170.6 ;
    %load/vec4 v00000203c47a7b10_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_170.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47a7b10_0, 0, 24;
    %jmp T_170.11;
T_170.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47a8f10_0, 0, 32;
T_170.12 ;
    %load/vec4 v00000203c47a7b10_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_170.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47a9690_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_170.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_170.14, 9;
    %load/vec4 v00000203c47a8f10_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_170.14;
    %flag_set/vec4 8;
    %jmp/0xz T_170.13, 8;
    %load/vec4 v00000203c47a7b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47a7b10_0, 0, 24;
    %load/vec4 v00000203c47a9690_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47a9690_0, 0, 8;
    %load/vec4 v00000203c47a8f10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47a8f10_0, 0, 32;
    %jmp T_170.12;
T_170.13 ;
T_170.11 ;
T_170.7 ;
    %load/vec4 v00000203c47a7890_0;
    %load/vec4 v00000203c47a9690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47a7b10_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47a8790_0, 0, 32;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_00000203c47a03a0;
T_171 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d2e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d46c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47d4440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d4080_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d4800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47d43a0_0, 0, 1;
    %end;
    .thread T_171;
    .scope S_00000203c47a03a0;
T_172 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47d3ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %load/vec4 v00000203c47d35e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_172.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_172.5, 6;
    %vpi_call 4 528 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_172.7;
T_172.2 ;
    %load/vec4 v00000203c47d2b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_172.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_172.11, 6;
    %vpi_call 4 482 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
    %jmp T_172.13;
T_172.8 ;
    %vpi_call 4 447 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 449 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c47d2b40_0, v00000203c47d3180_0, v00000203c47d21e0_0, v00000203c47d37c0_0, v00000203c47d3680_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d2140_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d4300_0, 0, 32;
    %jmp T_172.13;
T_172.9 ;
    %vpi_call 4 457 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c47d2b40_0, v00000203c47d3180_0, v00000203c47d21e0_0, v00000203c47d37c0_0, v00000203c47d3680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47d43a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
    %jmp T_172.13;
T_172.10 ;
    %vpi_call 4 465 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c47d2b40_0, v00000203c47d4300_0, v00000203c47d3180_0, v00000203c47d21e0_0, v00000203c47d37c0_0, v00000203c47d3680_0 {0 0 0};
    %load/vec4 v00000203c47d4300_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_172.14, 5;
    %load/vec4 v00000203c47d4300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47d4300_0, 0, 32;
    %load/vec4 v00000203c47d2140_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47d2140_0, 0, 2;
    %jmp T_172.15;
T_172.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47d43a0_0, 0, 1;
    %load/vec4 v00000203c47d2b40_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
T_172.15 ;
    %jmp T_172.13;
T_172.11 ;
    %load/vec4 v00000203c47d3680_0;
    %store/vec4 v00000203c47d30e0_0, 0, 32;
    %vpi_call 4 478 "$display", "State: %d | D1_OUT = %h | a = %h ", v00000203c47d2b40_0, v00000203c47d3680_0, v00000203c47d30e0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
    %jmp T_172.13;
T_172.13 ;
    %pop/vec4 1;
    %jmp T_172.7;
T_172.3 ;
    %load/vec4 v00000203c47d4080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.17, 6;
    %vpi_call 4 499 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_172.19;
T_172.16 ;
    %load/vec4 v00000203c47d3c20_0;
    %store/vec4 v00000203c47d2140_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47d4080_0, 0, 2;
    %jmp T_172.19;
T_172.17 ;
    %load/vec4 v00000203c47d21e0_0;
    %store/vec4 v00000203c47d46c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d4080_0, 0, 2;
    %jmp T_172.19;
T_172.19 ;
    %pop/vec4 1;
    %jmp T_172.7;
T_172.4 ;
    %load/vec4 v00000203c47d4800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.21, 6;
    %vpi_call 4 515 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_172.23;
T_172.20 ;
    %load/vec4 v00000203c47d3c20_0;
    %store/vec4 v00000203c47d2140_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47d4800_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47d4440_0, 0, 1;
    %jmp T_172.23;
T_172.21 ;
    %load/vec4 v00000203c47d21e0_0;
    %store/vec4 v00000203c47d46c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d4800_0, 0, 2;
    %jmp T_172.23;
T_172.23 ;
    %pop/vec4 1;
    %jmp T_172.7;
T_172.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d2b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d4080_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47d4800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47d4440_0, 0, 1;
    %jmp T_172.7;
T_172.7 ;
    %pop/vec4 1;
T_172.0 ;
    %jmp T_172;
    .thread T_172;
    .scope S_00000203c4801390;
T_173 ;
    %wait E_00000203c4647ec0;
    %load/vec4 v00000203c47f0240_0;
    %load/vec4 v00000203c47f1000_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c47f11e0_0, 0, 32;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_00000203c4801200;
T_174 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f0560_0, 0, 32;
T_174.0 ;
    %load/vec4 v00000203c47f0560_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_174.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c47f0560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c47f0ba0, 0, 4;
    %load/vec4 v00000203c47f0560_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f0560_0, 0, 32;
    %jmp T_174.0;
T_174.1 ;
    %end;
    .thread T_174;
    .scope S_00000203c4801200;
T_175 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47f2680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f0560_0, 0, 32;
T_175.2 ;
    %load/vec4 v00000203c47f0560_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_175.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c47f0560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c47f0ba0, 0, 4;
    %load/vec4 v00000203c47f0560_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f0560_0, 0, 32;
    %jmp T_175.2;
T_175.3 ;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v00000203c47f1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %load/vec4 v00000203c47f0c40_0;
    %load/vec4 v00000203c47f25e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c47f0ba0, 0, 4;
T_175.4 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_00000203c4801200;
T_176 ;
    %wait E_00000203c4647d00;
    %load/vec4 v00000203c47f1320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v00000203c47f25e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c47f0ba0, 4;
    %assign/vec4 v00000203c47f07e0_0, 0;
T_176.0 ;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_00000203c4800ee0;
T_177 ;
    %wait E_00000203c4646700;
    %load/vec4 v00000203c47edae0_0;
    %pad/u 9;
    %load/vec4 v00000203c47ee4e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47f06a0_0, 0, 9;
    %load/vec4 v00000203c47edb80_0;
    %pad/u 48;
    %load/vec4 v00000203c47ee6c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47f04c0_0, 0, 48;
    %load/vec4 v00000203c47f04c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %load/vec4 v00000203c47f04c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47f22c0_0, 0, 23;
    %load/vec4 v00000203c47f06a0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47f06a0_0, 0, 9;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v00000203c47f04c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47f22c0_0, 0, 23;
T_177.1 ;
    %load/vec4 v00000203c47f06a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_177.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47f2220_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f22c0_0, 0, 23;
    %jmp T_177.3;
T_177.2 ;
    %load/vec4 v00000203c47f06a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_177.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47f2220_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f22c0_0, 0, 23;
    %jmp T_177.5;
T_177.4 ;
    %load/vec4 v00000203c47f06a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47f2220_0, 0, 8;
T_177.5 ;
T_177.3 ;
    %load/vec4 v00000203c47ee260_0;
    %load/vec4 v00000203c47ee8a0_0;
    %xor;
    %store/vec4 v00000203c47f2360_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_00000203c4801b60;
T_178 ;
    %wait E_00000203c4645580;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47eb740_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_178.0, 4;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47ee940_0, 0, 1;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47eb740_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_178.2, 4;
    %load/vec4 v00000203c47eb740_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_178.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_178.5, 8;
T_178.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_178.5, 8;
 ; End of false expr.
    %blend;
T_178.5;
    %store/vec4 v00000203c47ee940_0, 0, 1;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.6, 8;
    %load/vec4 v00000203c47ee940_0;
    %inv;
    %store/vec4 v00000203c47ee940_0, 0, 1;
T_178.6 ;
    %jmp T_178.3;
T_178.2 ;
    %load/vec4 v00000203c47eb740_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_178.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_178.9, 8;
T_178.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_178.9, 8;
 ; End of false expr.
    %blend;
T_178.9;
    %store/vec4 v00000203c47ee940_0, 0, 1;
    %load/vec4 v00000203c47eb7e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.10, 8;
    %load/vec4 v00000203c47ee940_0;
    %inv;
    %store/vec4 v00000203c47ee940_0, 0, 1;
T_178.10 ;
T_178.3 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_00000203c48003f0;
T_179 ;
    %wait E_00000203c4645440;
    %load/vec4 v00000203c47ee760_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %load/vec4 v00000203c47eea80_0;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v00000203c47eda40_0;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v00000203c47ef200_0, 0, 32;
    %load/vec4 v00000203c47ee760_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.2, 8;
    %load/vec4 v00000203c47eda40_0;
    %jmp/1 T_179.3, 8;
T_179.2 ; End of true expr.
    %load/vec4 v00000203c47eea80_0;
    %jmp/0 T_179.3, 8;
 ; End of false expr.
    %blend;
T_179.3;
    %store/vec4 v00000203c47eeb20_0, 0, 32;
    %load/vec4 v00000203c47ee9e0_0;
    %load/vec4 v00000203c47ef520_0;
    %sub;
    %store/vec4 v00000203c47eec60_0, 0, 8;
    %load/vec4 v00000203c47ef0c0_0;
    %ix/getv 4, v00000203c47eec60_0;
    %shiftr 4;
    %store/vec4 v00000203c47efca0_0, 0, 24;
    %load/vec4 v00000203c47eeee0_0;
    %load/vec4 v00000203c47eebc0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_179.4, 8;
    %load/vec4 v00000203c47ed9a0_0;
    %pad/u 25;
    %load/vec4 v00000203c47efca0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_179.5, 8;
T_179.4 ; End of true expr.
    %load/vec4 v00000203c47ed9a0_0;
    %pad/u 25;
    %load/vec4 v00000203c47efca0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_179.5, 8;
 ; End of false expr.
    %blend;
T_179.5;
    %split/vec4 24;
    %store/vec4 v00000203c47ef5c0_0, 0, 24;
    %store/vec4 v00000203c47ef2a0_0, 0, 1;
    %load/vec4 v00000203c47ee9e0_0;
    %store/vec4 v00000203c47edcc0_0, 0, 8;
    %load/vec4 v00000203c47ef2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %load/vec4 v00000203c47ef5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47ef5c0_0, 0, 24;
    %load/vec4 v00000203c47edcc0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_179.8, 8;
    %load/vec4 v00000203c47edcc0_0;
    %addi 1, 0, 8;
    %jmp/1 T_179.9, 8;
T_179.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_179.9, 8;
 ; End of false expr.
    %blend;
T_179.9;
    %store/vec4 v00000203c47edcc0_0, 0, 8;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v00000203c47ef5c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_179.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47ef5c0_0, 0, 24;
    %jmp T_179.11;
T_179.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47eed00_0, 0, 32;
T_179.12 ;
    %load/vec4 v00000203c47ef5c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_179.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47edcc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.14, 9;
    %load/vec4 v00000203c47eed00_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_179.14;
    %flag_set/vec4 8;
    %jmp/0xz T_179.13, 8;
    %load/vec4 v00000203c47ef5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47ef5c0_0, 0, 24;
    %load/vec4 v00000203c47edcc0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47edcc0_0, 0, 8;
    %load/vec4 v00000203c47eed00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47eed00_0, 0, 32;
    %jmp T_179.12;
T_179.13 ;
T_179.11 ;
T_179.7 ;
    %load/vec4 v00000203c47eeee0_0;
    %load/vec4 v00000203c47edcc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47ef5c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47ef160_0, 0, 32;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_00000203c4801070;
T_180 ;
    %wait E_00000203c4646580;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47efac0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_180.0, 4;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47ef340_0, 0, 1;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47efac0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_180.2, 4;
    %load/vec4 v00000203c47efac0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_180.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_180.5, 8;
T_180.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_180.5, 8;
 ; End of false expr.
    %blend;
T_180.5;
    %store/vec4 v00000203c47ef340_0, 0, 1;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.6, 8;
    %load/vec4 v00000203c47ef340_0;
    %inv;
    %store/vec4 v00000203c47ef340_0, 0, 1;
T_180.6 ;
    %jmp T_180.3;
T_180.2 ;
    %load/vec4 v00000203c47efac0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_180.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_180.9, 8;
T_180.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_180.9, 8;
 ; End of false expr.
    %blend;
T_180.9;
    %store/vec4 v00000203c47ef340_0, 0, 1;
    %load/vec4 v00000203c47eeda0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.10, 8;
    %load/vec4 v00000203c47ef340_0;
    %inv;
    %store/vec4 v00000203c47ef340_0, 0, 1;
T_180.10 ;
T_180.3 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_00000203c48008a0;
T_181 ;
    %wait E_00000203c4646e40;
    %load/vec4 v00000203c47ee440_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %load/vec4 v00000203c47eff20_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v00000203c47ee580_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v00000203c47eef80_0, 0, 32;
    %load/vec4 v00000203c47ee440_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.2, 8;
    %load/vec4 v00000203c47ee580_0;
    %jmp/1 T_181.3, 8;
T_181.2 ; End of true expr.
    %load/vec4 v00000203c47eff20_0;
    %jmp/0 T_181.3, 8;
 ; End of false expr.
    %blend;
T_181.3;
    %store/vec4 v00000203c47ef3e0_0, 0, 32;
    %load/vec4 v00000203c47ee800_0;
    %load/vec4 v00000203c47eee40_0;
    %sub;
    %store/vec4 v00000203c47efc00_0, 0, 8;
    %load/vec4 v00000203c47efde0_0;
    %ix/getv 4, v00000203c47efc00_0;
    %shiftr 4;
    %store/vec4 v00000203c47ee080_0, 0, 24;
    %load/vec4 v00000203c47efa20_0;
    %load/vec4 v00000203c47ef020_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_181.4, 8;
    %load/vec4 v00000203c47ef980_0;
    %pad/u 25;
    %load/vec4 v00000203c47ee080_0;
    %pad/u 25;
    %add;
    %jmp/1 T_181.5, 8;
T_181.4 ; End of true expr.
    %load/vec4 v00000203c47ef980_0;
    %pad/u 25;
    %load/vec4 v00000203c47ee080_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_181.5, 8;
 ; End of false expr.
    %blend;
T_181.5;
    %split/vec4 24;
    %store/vec4 v00000203c47edea0_0, 0, 24;
    %store/vec4 v00000203c47ee1c0_0, 0, 1;
    %load/vec4 v00000203c47ee800_0;
    %store/vec4 v00000203c47ef840_0, 0, 8;
    %load/vec4 v00000203c47ee1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.6, 8;
    %load/vec4 v00000203c47edea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47edea0_0, 0, 24;
    %load/vec4 v00000203c47ef840_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_181.8, 8;
    %load/vec4 v00000203c47ef840_0;
    %addi 1, 0, 8;
    %jmp/1 T_181.9, 8;
T_181.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_181.9, 8;
 ; End of false expr.
    %blend;
T_181.9;
    %store/vec4 v00000203c47ef840_0, 0, 8;
    %jmp T_181.7;
T_181.6 ;
    %load/vec4 v00000203c47edea0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_181.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47edea0_0, 0, 24;
    %jmp T_181.11;
T_181.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ef8e0_0, 0, 32;
T_181.12 ;
    %load/vec4 v00000203c47edea0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_181.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47ef840_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_181.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_181.14, 9;
    %load/vec4 v00000203c47ef8e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_181.14;
    %flag_set/vec4 8;
    %jmp/0xz T_181.13, 8;
    %load/vec4 v00000203c47edea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47edea0_0, 0, 24;
    %load/vec4 v00000203c47ef840_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47ef840_0, 0, 8;
    %load/vec4 v00000203c47ef8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ef8e0_0, 0, 32;
    %jmp T_181.12;
T_181.13 ;
T_181.11 ;
T_181.7 ;
    %load/vec4 v00000203c47efa20_0;
    %load/vec4 v00000203c47ef840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47edea0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47effc0_0, 0, 32;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_00000203c47fd370;
T_182 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f1aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f1140_0, 0, 32;
    %end;
    .thread T_182;
    .scope S_00000203c47fd370;
T_183 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47f0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %load/vec4 v00000203c47f1140_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_183.2, 5;
    %load/vec4 v00000203c47f16e0_0;
    %store/vec4 v00000203c47f1aa0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c47f1140_0, v00000203c47f1fa0_0, v00000203c47f16e0_0, v00000203c47f1aa0_0, v00000203c47f0920_0 {0 0 0};
    %load/vec4 v00000203c47f1140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f1140_0, 0, 32;
    %jmp T_183.3;
T_183.2 ;
    %load/vec4 v00000203c47f0920_0;
    %store/vec4 v00000203c47f1dc0_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c47f1140_0, v00000203c47f1dc0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f1aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f1140_0, 0, 32;
T_183.3 ;
T_183.0 ;
    %jmp T_183;
    .thread T_183;
    .scope S_00000203c47fcd30;
T_184 ;
    %wait E_00000203c46447c0;
    %load/vec4 v00000203c47ea520_0;
    %pad/u 9;
    %load/vec4 v00000203c47e8d60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e9800_0, 0, 9;
    %load/vec4 v00000203c47e93a0_0;
    %pad/u 48;
    %load/vec4 v00000203c47eac00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47e94e0_0, 0, 48;
    %load/vec4 v00000203c47e94e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v00000203c47e94e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47e8ea0_0, 0, 23;
    %load/vec4 v00000203c47e9800_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e9800_0, 0, 9;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v00000203c47e94e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47e8ea0_0, 0, 23;
T_184.1 ;
    %load/vec4 v00000203c47e9800_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_184.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47eade0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e8ea0_0, 0, 23;
    %jmp T_184.3;
T_184.2 ;
    %load/vec4 v00000203c47e9800_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_184.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47eade0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e8ea0_0, 0, 23;
    %jmp T_184.5;
T_184.4 ;
    %load/vec4 v00000203c47e9800_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47eade0_0, 0, 8;
T_184.5 ;
T_184.3 ;
    %load/vec4 v00000203c47e8c20_0;
    %load/vec4 v00000203c47ea160_0;
    %xor;
    %store/vec4 v00000203c47e8f40_0, 0, 1;
    %jmp T_184;
    .thread T_184, $push;
    .scope S_00000203c47fc0b0;
T_185 ;
    %wait E_00000203c4641ec0;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47e2280_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_185.0, 4;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47e1880_0, 0, 1;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e2280_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_185.2, 4;
    %load/vec4 v00000203c47e2280_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_185.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_185.5, 8;
T_185.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_185.5, 8;
 ; End of false expr.
    %blend;
T_185.5;
    %store/vec4 v00000203c47e1880_0, 0, 1;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v00000203c47e1880_0;
    %inv;
    %store/vec4 v00000203c47e1880_0, 0, 1;
T_185.6 ;
    %jmp T_185.3;
T_185.2 ;
    %load/vec4 v00000203c47e2280_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_185.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_185.9, 8;
T_185.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_185.9, 8;
 ; End of false expr.
    %blend;
T_185.9;
    %store/vec4 v00000203c47e1880_0, 0, 1;
    %load/vec4 v00000203c47e1100_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.10, 8;
    %load/vec4 v00000203c47e1880_0;
    %inv;
    %store/vec4 v00000203c47e1880_0, 0, 1;
T_185.10 ;
T_185.3 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_00000203c47fd820;
T_186 ;
    %wait E_00000203c4641cc0;
    %load/vec4 v00000203c47e23c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %load/vec4 v00000203c47e1a60_0;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v00000203c47e2a00_0;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v00000203c47e1d80_0, 0, 32;
    %load/vec4 v00000203c47e23c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.2, 8;
    %load/vec4 v00000203c47e2a00_0;
    %jmp/1 T_186.3, 8;
T_186.2 ; End of true expr.
    %load/vec4 v00000203c47e1a60_0;
    %jmp/0 T_186.3, 8;
 ; End of false expr.
    %blend;
T_186.3;
    %store/vec4 v00000203c47e1600_0, 0, 32;
    %load/vec4 v00000203c47e3360_0;
    %load/vec4 v00000203c47e2b40_0;
    %sub;
    %store/vec4 v00000203c47e2be0_0, 0, 8;
    %load/vec4 v00000203c47e2e60_0;
    %ix/getv 4, v00000203c47e2be0_0;
    %shiftr 4;
    %store/vec4 v00000203c47e2aa0_0, 0, 24;
    %load/vec4 v00000203c47e2f00_0;
    %load/vec4 v00000203c47e1920_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_186.4, 8;
    %load/vec4 v00000203c47e34a0_0;
    %pad/u 25;
    %load/vec4 v00000203c47e2aa0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_186.5, 8;
T_186.4 ; End of true expr.
    %load/vec4 v00000203c47e34a0_0;
    %pad/u 25;
    %load/vec4 v00000203c47e2aa0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_186.5, 8;
 ; End of false expr.
    %blend;
T_186.5;
    %split/vec4 24;
    %store/vec4 v00000203c47e2780_0, 0, 24;
    %store/vec4 v00000203c47e3860_0, 0, 1;
    %load/vec4 v00000203c47e3360_0;
    %store/vec4 v00000203c47e3040_0, 0, 8;
    %load/vec4 v00000203c47e3860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v00000203c47e2780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47e2780_0, 0, 24;
    %load/vec4 v00000203c47e3040_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_186.8, 8;
    %load/vec4 v00000203c47e3040_0;
    %addi 1, 0, 8;
    %jmp/1 T_186.9, 8;
T_186.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_186.9, 8;
 ; End of false expr.
    %blend;
T_186.9;
    %store/vec4 v00000203c47e3040_0, 0, 8;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v00000203c47e2780_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_186.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47e2780_0, 0, 24;
    %jmp T_186.11;
T_186.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e3540_0, 0, 32;
T_186.12 ;
    %load/vec4 v00000203c47e2780_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_186.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47e3040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_186.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_186.14, 9;
    %load/vec4 v00000203c47e3540_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_186.14;
    %flag_set/vec4 8;
    %jmp/0xz T_186.13, 8;
    %load/vec4 v00000203c47e2780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47e2780_0, 0, 24;
    %load/vec4 v00000203c47e3040_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47e3040_0, 0, 8;
    %load/vec4 v00000203c47e3540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e3540_0, 0, 32;
    %jmp T_186.12;
T_186.13 ;
T_186.11 ;
T_186.7 ;
    %load/vec4 v00000203c47e2f00_0;
    %load/vec4 v00000203c47e3040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47e2780_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47e16a0_0, 0, 32;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_00000203c47fcec0;
T_187 ;
    %wait E_00000203c4644f80;
    %load/vec4 v00000203c47e9c60_0;
    %pad/u 9;
    %load/vec4 v00000203c47e9620_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47eb560_0, 0, 9;
    %load/vec4 v00000203c47ea700_0;
    %pad/u 48;
    %load/vec4 v00000203c47e96c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ebd80_0, 0, 48;
    %load/vec4 v00000203c47ebd80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v00000203c47ebd80_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47ecc80_0, 0, 23;
    %load/vec4 v00000203c47eb560_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47eb560_0, 0, 9;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v00000203c47ebd80_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47ecc80_0, 0, 23;
T_187.1 ;
    %load/vec4 v00000203c47eb560_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_187.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47ea7a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ecc80_0, 0, 23;
    %jmp T_187.3;
T_187.2 ;
    %load/vec4 v00000203c47eb560_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_187.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47ea7a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ecc80_0, 0, 23;
    %jmp T_187.5;
T_187.4 ;
    %load/vec4 v00000203c47eb560_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47ea7a0_0, 0, 8;
T_187.5 ;
T_187.3 ;
    %load/vec4 v00000203c47e9260_0;
    %load/vec4 v00000203c47e9da0_0;
    %xor;
    %store/vec4 v00000203c47ed360_0, 0, 1;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_00000203c47fde60;
T_188 ;
    %wait E_00000203c46438c0;
    %load/vec4 v00000203c47e3f40_0;
    %pad/u 9;
    %load/vec4 v00000203c47e61a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e6f60_0, 0, 9;
    %load/vec4 v00000203c47e3ae0_0;
    %pad/u 48;
    %load/vec4 v00000203c47e8680_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47e8860_0, 0, 48;
    %load/vec4 v00000203c47e8860_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %load/vec4 v00000203c47e8860_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47e6100_0, 0, 23;
    %load/vec4 v00000203c47e6f60_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e6f60_0, 0, 9;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v00000203c47e8860_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47e6100_0, 0, 23;
T_188.1 ;
    %load/vec4 v00000203c47e6f60_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_188.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47e7460_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e6100_0, 0, 23;
    %jmp T_188.3;
T_188.2 ;
    %load/vec4 v00000203c47e6f60_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_188.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47e7460_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e6100_0, 0, 23;
    %jmp T_188.5;
T_188.4 ;
    %load/vec4 v00000203c47e6f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47e7460_0, 0, 8;
T_188.5 ;
T_188.3 ;
    %load/vec4 v00000203c47e3c20_0;
    %load/vec4 v00000203c47e8400_0;
    %xor;
    %store/vec4 v00000203c47e7aa0_0, 0, 1;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_00000203c47fdcd0;
T_189 ;
    %wait E_00000203c4642540;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47e50c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_189.0, 4;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47e5b60_0, 0, 1;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e50c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_189.2, 4;
    %load/vec4 v00000203c47e50c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_189.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_189.5, 8;
T_189.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_189.5, 8;
 ; End of false expr.
    %blend;
T_189.5;
    %store/vec4 v00000203c47e5b60_0, 0, 1;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v00000203c47e5b60_0;
    %inv;
    %store/vec4 v00000203c47e5b60_0, 0, 1;
T_189.6 ;
    %jmp T_189.3;
T_189.2 ;
    %load/vec4 v00000203c47e50c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_189.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_189.9, 8;
T_189.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_189.9, 8;
 ; End of false expr.
    %blend;
T_189.9;
    %store/vec4 v00000203c47e5b60_0, 0, 1;
    %load/vec4 v00000203c47e4620_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.10, 8;
    %load/vec4 v00000203c47e5b60_0;
    %inv;
    %store/vec4 v00000203c47e5b60_0, 0, 1;
T_189.10 ;
T_189.3 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_00000203c47fdb40;
T_190 ;
    %wait E_00000203c4642180;
    %load/vec4 v00000203c47e43a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %load/vec4 v00000203c47e5200_0;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v00000203c47e3cc0_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v00000203c47e46c0_0, 0, 32;
    %load/vec4 v00000203c47e43a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.2, 8;
    %load/vec4 v00000203c47e3cc0_0;
    %jmp/1 T_190.3, 8;
T_190.2 ; End of true expr.
    %load/vec4 v00000203c47e5200_0;
    %jmp/0 T_190.3, 8;
 ; End of false expr.
    %blend;
T_190.3;
    %store/vec4 v00000203c47e5ac0_0, 0, 32;
    %load/vec4 v00000203c47e3ea0_0;
    %load/vec4 v00000203c47e4ee0_0;
    %sub;
    %store/vec4 v00000203c47e4260_0, 0, 8;
    %load/vec4 v00000203c47e4080_0;
    %ix/getv 4, v00000203c47e4260_0;
    %shiftr 4;
    %store/vec4 v00000203c47e4e40_0, 0, 24;
    %load/vec4 v00000203c47e4b20_0;
    %load/vec4 v00000203c47e3fe0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_190.4, 8;
    %load/vec4 v00000203c47e4120_0;
    %pad/u 25;
    %load/vec4 v00000203c47e4e40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_190.5, 8;
T_190.4 ; End of true expr.
    %load/vec4 v00000203c47e4120_0;
    %pad/u 25;
    %load/vec4 v00000203c47e4e40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_190.5, 8;
 ; End of false expr.
    %blend;
T_190.5;
    %split/vec4 24;
    %store/vec4 v00000203c47e4940_0, 0, 24;
    %store/vec4 v00000203c47e55c0_0, 0, 1;
    %load/vec4 v00000203c47e3ea0_0;
    %store/vec4 v00000203c47e41c0_0, 0, 8;
    %load/vec4 v00000203c47e55c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.6, 8;
    %load/vec4 v00000203c47e4940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47e4940_0, 0, 24;
    %load/vec4 v00000203c47e41c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_190.8, 8;
    %load/vec4 v00000203c47e41c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_190.9, 8;
T_190.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_190.9, 8;
 ; End of false expr.
    %blend;
T_190.9;
    %store/vec4 v00000203c47e41c0_0, 0, 8;
    %jmp T_190.7;
T_190.6 ;
    %load/vec4 v00000203c47e4940_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_190.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47e4940_0, 0, 24;
    %jmp T_190.11;
T_190.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e49e0_0, 0, 32;
T_190.12 ;
    %load/vec4 v00000203c47e4940_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_190.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47e41c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_190.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_190.14, 9;
    %load/vec4 v00000203c47e49e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_190.14;
    %flag_set/vec4 8;
    %jmp/0xz T_190.13, 8;
    %load/vec4 v00000203c47e4940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47e4940_0, 0, 24;
    %load/vec4 v00000203c47e41c0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47e41c0_0, 0, 8;
    %load/vec4 v00000203c47e49e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e49e0_0, 0, 32;
    %jmp T_190.12;
T_190.13 ;
T_190.11 ;
T_190.7 ;
    %load/vec4 v00000203c47e4b20_0;
    %load/vec4 v00000203c47e41c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47e4940_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47e4bc0_0, 0, 32;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_00000203c47fc6f0;
T_191 ;
    %wait E_00000203c4643540;
    %load/vec4 v00000203c47e7780_0;
    %pad/u 9;
    %load/vec4 v00000203c47e64c0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e7280_0, 0, 9;
    %load/vec4 v00000203c47e71e0_0;
    %pad/u 48;
    %load/vec4 v00000203c47e7a00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47e73c0_0, 0, 48;
    %load/vec4 v00000203c47e73c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %load/vec4 v00000203c47e73c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47e6ce0_0, 0, 23;
    %load/vec4 v00000203c47e7280_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e7280_0, 0, 9;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v00000203c47e73c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47e6ce0_0, 0, 23;
T_191.1 ;
    %load/vec4 v00000203c47e7280_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_191.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47e7640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e6ce0_0, 0, 23;
    %jmp T_191.3;
T_191.2 ;
    %load/vec4 v00000203c47e7280_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_191.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47e7640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e6ce0_0, 0, 23;
    %jmp T_191.5;
T_191.4 ;
    %load/vec4 v00000203c47e7280_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47e7640_0, 0, 8;
T_191.5 ;
T_191.3 ;
    %load/vec4 v00000203c47e7000_0;
    %load/vec4 v00000203c47e67e0_0;
    %xor;
    %store/vec4 v00000203c47e6380_0, 0, 1;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_00000203c47fcba0;
T_192 ;
    %wait E_00000203c4642740;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47e4580_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_192.0, 4;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47e5840_0, 0, 1;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e4580_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_192.2, 4;
    %load/vec4 v00000203c47e4580_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_192.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_192.5, 8;
T_192.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_192.5, 8;
 ; End of false expr.
    %blend;
T_192.5;
    %store/vec4 v00000203c47e5840_0, 0, 1;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.6, 8;
    %load/vec4 v00000203c47e5840_0;
    %inv;
    %store/vec4 v00000203c47e5840_0, 0, 1;
T_192.6 ;
    %jmp T_192.3;
T_192.2 ;
    %load/vec4 v00000203c47e4580_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_192.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_192.9, 8;
T_192.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_192.9, 8;
 ; End of false expr.
    %blend;
T_192.9;
    %store/vec4 v00000203c47e5840_0, 0, 1;
    %load/vec4 v00000203c47e5480_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.10, 8;
    %load/vec4 v00000203c47e5840_0;
    %inv;
    %store/vec4 v00000203c47e5840_0, 0, 1;
T_192.10 ;
T_192.3 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_00000203c47fca10;
T_193 ;
    %wait E_00000203c4642700;
    %load/vec4 v00000203c47e4da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %load/vec4 v00000203c47e4300_0;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v00000203c47e52a0_0;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v00000203c47e3e00_0, 0, 32;
    %load/vec4 v00000203c47e4da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.2, 8;
    %load/vec4 v00000203c47e52a0_0;
    %jmp/1 T_193.3, 8;
T_193.2 ; End of true expr.
    %load/vec4 v00000203c47e4300_0;
    %jmp/0 T_193.3, 8;
 ; End of false expr.
    %blend;
T_193.3;
    %store/vec4 v00000203c47e4c60_0, 0, 32;
    %load/vec4 v00000203c47e5ca0_0;
    %load/vec4 v00000203c47e5160_0;
    %sub;
    %store/vec4 v00000203c47e5d40_0, 0, 8;
    %load/vec4 v00000203c47e48a0_0;
    %ix/getv 4, v00000203c47e5d40_0;
    %shiftr 4;
    %store/vec4 v00000203c47e4a80_0, 0, 24;
    %load/vec4 v00000203c47e5fc0_0;
    %load/vec4 v00000203c47e3900_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_193.4, 8;
    %load/vec4 v00000203c47e58e0_0;
    %pad/u 25;
    %load/vec4 v00000203c47e4a80_0;
    %pad/u 25;
    %add;
    %jmp/1 T_193.5, 8;
T_193.4 ; End of true expr.
    %load/vec4 v00000203c47e58e0_0;
    %pad/u 25;
    %load/vec4 v00000203c47e4a80_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_193.5, 8;
 ; End of false expr.
    %blend;
T_193.5;
    %split/vec4 24;
    %store/vec4 v00000203c47e5660_0, 0, 24;
    %store/vec4 v00000203c47e4d00_0, 0, 1;
    %load/vec4 v00000203c47e5ca0_0;
    %store/vec4 v00000203c47e4440_0, 0, 8;
    %load/vec4 v00000203c47e4d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.6, 8;
    %load/vec4 v00000203c47e5660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47e5660_0, 0, 24;
    %load/vec4 v00000203c47e4440_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_193.8, 8;
    %load/vec4 v00000203c47e4440_0;
    %addi 1, 0, 8;
    %jmp/1 T_193.9, 8;
T_193.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_193.9, 8;
 ; End of false expr.
    %blend;
T_193.9;
    %store/vec4 v00000203c47e4440_0, 0, 8;
    %jmp T_193.7;
T_193.6 ;
    %load/vec4 v00000203c47e5660_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_193.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47e5660_0, 0, 24;
    %jmp T_193.11;
T_193.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e5de0_0, 0, 32;
T_193.12 ;
    %load/vec4 v00000203c47e5660_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_193.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47e4440_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_193.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_193.14, 9;
    %load/vec4 v00000203c47e5de0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_193.14;
    %flag_set/vec4 8;
    %jmp/0xz T_193.13, 8;
    %load/vec4 v00000203c47e5660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47e5660_0, 0, 24;
    %load/vec4 v00000203c47e4440_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47e4440_0, 0, 8;
    %load/vec4 v00000203c47e5de0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e5de0_0, 0, 32;
    %jmp T_193.12;
T_193.13 ;
T_193.11 ;
T_193.7 ;
    %load/vec4 v00000203c47e5fc0_0;
    %load/vec4 v00000203c47e4440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47e5660_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47e6060_0, 0, 32;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_00000203c47fc240;
T_194 ;
    %wait E_00000203c4643d40;
    %load/vec4 v00000203c47e7be0_0;
    %pad/u 9;
    %load/vec4 v00000203c47e6a60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e6240_0, 0, 9;
    %load/vec4 v00000203c47e6600_0;
    %pad/u 48;
    %load/vec4 v00000203c47e6740_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47e62e0_0, 0, 48;
    %load/vec4 v00000203c47e62e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v00000203c47e62e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47e6e20_0, 0, 23;
    %load/vec4 v00000203c47e6240_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e6240_0, 0, 9;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v00000203c47e62e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47e6e20_0, 0, 23;
T_194.1 ;
    %load/vec4 v00000203c47e6240_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_194.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47e7f00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e6e20_0, 0, 23;
    %jmp T_194.3;
T_194.2 ;
    %load/vec4 v00000203c47e6240_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_194.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47e7f00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e6e20_0, 0, 23;
    %jmp T_194.5;
T_194.4 ;
    %load/vec4 v00000203c47e6240_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47e7f00_0, 0, 8;
T_194.5 ;
T_194.3 ;
    %load/vec4 v00000203c47e7320_0;
    %load/vec4 v00000203c47e78c0_0;
    %xor;
    %store/vec4 v00000203c47e7c80_0, 0, 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_00000203c47fc3d0;
T_195 ;
    %wait E_00000203c46444c0;
    %load/vec4 v00000203c47e69c0_0;
    %pad/u 9;
    %load/vec4 v00000203c47e70a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e84a0_0, 0, 9;
    %load/vec4 v00000203c47e7500_0;
    %pad/u 48;
    %load/vec4 v00000203c47e75a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47e8540_0, 0, 48;
    %load/vec4 v00000203c47e8540_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v00000203c47e8540_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47e7dc0_0, 0, 23;
    %load/vec4 v00000203c47e84a0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e84a0_0, 0, 9;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v00000203c47e8540_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47e7dc0_0, 0, 23;
T_195.1 ;
    %load/vec4 v00000203c47e84a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_195.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47e82c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e7dc0_0, 0, 23;
    %jmp T_195.3;
T_195.2 ;
    %load/vec4 v00000203c47e84a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_195.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47e82c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47e7dc0_0, 0, 23;
    %jmp T_195.5;
T_195.4 ;
    %load/vec4 v00000203c47e84a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47e82c0_0, 0, 8;
T_195.5 ;
T_195.3 ;
    %load/vec4 v00000203c47e7fa0_0;
    %load/vec4 v00000203c47e7820_0;
    %xor;
    %store/vec4 v00000203c47e8360_0, 0, 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_00000203c47fc560;
T_196 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47e9940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ea8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e8e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e8ae0_0, 0, 32;
    %end;
    .thread T_196;
    .scope S_00000203c47fc560;
T_197 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47ea980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %load/vec4 v00000203c47e9940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_197.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_197.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_197.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47e9940_0, 0, 3;
    %jmp T_197.6;
T_197.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47e9940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ea8e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47e8e00_0, 0, 32;
    %jmp T_197.6;
T_197.3 ;
    %load/vec4 v00000203c47e99e0_0;
    %store/vec4 v00000203c47eaca0_0, 0, 32;
    %load/vec4 v00000203c47e9940_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47e9940_0, 0, 3;
    %load/vec4 v00000203c47e8e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e8e00_0, 0, 32;
    %jmp T_197.6;
T_197.4 ;
    %load/vec4 v00000203c47ea8e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_197.7, 5;
    %load/vec4 v00000203c47eae80_0;
    %store/vec4 v00000203c47eaca0_0, 0, 32;
    %load/vec4 v00000203c47e8e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e8e00_0, 0, 32;
    %jmp T_197.8;
T_197.7 ;
    %load/vec4 v00000203c47ea480_0;
    %store/vec4 v00000203c47e8ae0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47e9940_0, 0, 3;
    %load/vec4 v00000203c47e8e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e8e00_0, 0, 32;
T_197.8 ;
    %load/vec4 v00000203c47ea8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ea8e0_0, 0, 32;
    %jmp T_197.6;
T_197.6 ;
    %pop/vec4 1;
T_197.0 ;
    %jmp T_197;
    .thread T_197;
    .scope S_00000203c47fc880;
T_198 ;
    %wait E_00000203c4641800;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47e1e20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_198.0, 4;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47e1380_0, 0, 1;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e1e20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_198.2, 4;
    %load/vec4 v00000203c47e1e20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_198.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_198.5, 8;
T_198.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_198.5, 8;
 ; End of false expr.
    %blend;
T_198.5;
    %store/vec4 v00000203c47e1380_0, 0, 1;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v00000203c47e1380_0;
    %inv;
    %store/vec4 v00000203c47e1380_0, 0, 1;
T_198.6 ;
    %jmp T_198.3;
T_198.2 ;
    %load/vec4 v00000203c47e1e20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_198.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_198.9, 8;
T_198.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_198.9, 8;
 ; End of false expr.
    %blend;
T_198.9;
    %store/vec4 v00000203c47e1380_0, 0, 1;
    %load/vec4 v00000203c47e2960_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.10, 8;
    %load/vec4 v00000203c47e1380_0;
    %inv;
    %store/vec4 v00000203c47e1380_0, 0, 1;
T_198.10 ;
T_198.3 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_00000203c47fd9b0;
T_199 ;
    %wait E_00000203c4642000;
    %load/vec4 v00000203c47e2500_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %load/vec4 v00000203c47e2fa0_0;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v00000203c47e2d20_0;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v00000203c47e17e0_0, 0, 32;
    %load/vec4 v00000203c47e2500_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.2, 8;
    %load/vec4 v00000203c47e2d20_0;
    %jmp/1 T_199.3, 8;
T_199.2 ; End of true expr.
    %load/vec4 v00000203c47e2fa0_0;
    %jmp/0 T_199.3, 8;
 ; End of false expr.
    %blend;
T_199.3;
    %store/vec4 v00000203c47e14c0_0, 0, 32;
    %load/vec4 v00000203c47e1c40_0;
    %load/vec4 v00000203c47e2dc0_0;
    %sub;
    %store/vec4 v00000203c47e25a0_0, 0, 8;
    %load/vec4 v00000203c47e35e0_0;
    %ix/getv 4, v00000203c47e25a0_0;
    %shiftr 4;
    %store/vec4 v00000203c47e1b00_0, 0, 24;
    %load/vec4 v00000203c47e2640_0;
    %load/vec4 v00000203c47e30e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_199.4, 8;
    %load/vec4 v00000203c47e1420_0;
    %pad/u 25;
    %load/vec4 v00000203c47e1b00_0;
    %pad/u 25;
    %add;
    %jmp/1 T_199.5, 8;
T_199.4 ; End of true expr.
    %load/vec4 v00000203c47e1420_0;
    %pad/u 25;
    %load/vec4 v00000203c47e1b00_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_199.5, 8;
 ; End of false expr.
    %blend;
T_199.5;
    %split/vec4 24;
    %store/vec4 v00000203c47e1ce0_0, 0, 24;
    %store/vec4 v00000203c47e21e0_0, 0, 1;
    %load/vec4 v00000203c47e1c40_0;
    %store/vec4 v00000203c47e3180_0, 0, 8;
    %load/vec4 v00000203c47e21e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.6, 8;
    %load/vec4 v00000203c47e1ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47e1ce0_0, 0, 24;
    %load/vec4 v00000203c47e3180_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_199.8, 8;
    %load/vec4 v00000203c47e3180_0;
    %addi 1, 0, 8;
    %jmp/1 T_199.9, 8;
T_199.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_199.9, 8;
 ; End of false expr.
    %blend;
T_199.9;
    %store/vec4 v00000203c47e3180_0, 0, 8;
    %jmp T_199.7;
T_199.6 ;
    %load/vec4 v00000203c47e1ce0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_199.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47e1ce0_0, 0, 24;
    %jmp T_199.11;
T_199.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e26e0_0, 0, 32;
T_199.12 ;
    %load/vec4 v00000203c47e1ce0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_199.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47e3180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_199.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_199.14, 9;
    %load/vec4 v00000203c47e26e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_199.14;
    %flag_set/vec4 8;
    %jmp/0xz T_199.13, 8;
    %load/vec4 v00000203c47e1ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47e1ce0_0, 0, 24;
    %load/vec4 v00000203c47e3180_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47e3180_0, 0, 8;
    %load/vec4 v00000203c47e26e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e26e0_0, 0, 32;
    %jmp T_199.12;
T_199.13 ;
T_199.11 ;
T_199.7 ;
    %load/vec4 v00000203c47e2640_0;
    %load/vec4 v00000203c47e3180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47e1ce0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47e5520_0, 0, 32;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_00000203c47fd690;
T_200 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47ed720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47ecf00_0, 0, 32;
    %end;
    .thread T_200;
    .scope S_00000203c47fd690;
T_201 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47ec000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_201.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_201.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_201.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_201.3, 6;
    %vpi_call 5 440 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
    %jmp T_201.5;
T_201.0 ;
    %vpi_call 5 359 "$display", "State %d: A = %h ", v00000203c47ec000_0, v00000203c47ed680_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ed040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ebf60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47ec280_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47ecd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ec8c0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47ebba0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c47ecf00_0, 0, 32;
    %jmp T_201.5;
T_201.1 ;
    %load/vec4 v00000203c47ec280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ec280_0, 0, 32;
    %vpi_call 5 373 "$display", "State: %d Clock: %d", v00000203c47ec000_0, v00000203c47ec280_0 {0 0 0};
    %vpi_call 5 374 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000203c47ec000_0, v00000203c47ed680_0, v00000203c47ecd20_0, v00000203c47ebec0_0 {0 0 0};
    %vpi_call 5 375 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000203c47ec000_0, 32'b00111111100000000000000000000000, v00000203c47ec8c0_0, v00000203c47ecdc0_0 {0 0 0};
    %vpi_call 5 376 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000203c47ec000_0, v00000203c47ecdc0_0, v00000203c47ebba0_0, v00000203c47eba60_0 {0 0 0};
    %vpi_call 5 377 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000203c47ec000_0, v00000203c47ebec0_0, v00000203c47eba60_0, v00000203c47ebe20_0 {0 0 0};
    %vpi_call 5 378 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000203c47ec000_0, v00000203c47ebe20_0, v00000203c47ecf00_0, v00000203c47eb240_0 {0 0 0};
    %load/vec4 v00000203c47ec000_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47ed720_0, 0, 1;
    %jmp T_201.5;
T_201.2 ;
    %vpi_call 5 389 "$display", "clock: %d\012", v00000203c47ec280_0 {0 0 0};
    %load/vec4 v00000203c47ed040_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_201.6, 5;
    %load/vec4 v00000203c47ebf60_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_201.8, 5;
    %vpi_call 5 394 "$display", "index_division: %d\012", v00000203c47ebf60_0 {0 0 0};
    %load/vec4 v00000203c47ec280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ec280_0, 0, 32;
    %load/vec4 v00000203c47ebf60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ebf60_0, 0, 32;
    %jmp T_201.9;
T_201.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47ed720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47ebf60_0, 0, 32;
    %load/vec4 v00000203c47ed040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ed040_0, 0, 32;
    %load/vec4 v00000203c47ec280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ec280_0, 0, 32;
    %load/vec4 v00000203c47ec000_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
T_201.9 ;
    %jmp T_201.7;
T_201.6 ;
    %load/vec4 v00000203c47ec280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47ec280_0, 0, 32;
    %load/vec4 v00000203c47eb240_0;
    %store/vec4 v00000203c47eca00_0, 0, 32;
    %load/vec4 v00000203c47ec280_0;
    %addi 1, 0, 32;
    %vpi_call 5 416 "$display", "State %d: clk = %d", v00000203c47ec000_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
T_201.7 ;
    %jmp T_201.5;
T_201.3 ;
    %load/vec4 v00000203c47ebec0_0;
    %store/vec4 v00000203c47ecd20_0, 0, 32;
    %load/vec4 v00000203c47ecdc0_0;
    %store/vec4 v00000203c47ec8c0_0, 0, 32;
    %load/vec4 v00000203c47eba60_0;
    %store/vec4 v00000203c47ebba0_0, 0, 32;
    %load/vec4 v00000203c47eb240_0;
    %store/vec4 v00000203c47ecf00_0, 0, 32;
    %vpi_call 5 428 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000203c47ec000_0, v00000203c47ed680_0, v00000203c47ecd20_0, v00000203c47ebec0_0 {0 0 0};
    %vpi_call 5 429 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000203c47ec000_0, 32'b00111111100000000000000000000000, v00000203c47ec8c0_0, v00000203c47ecdc0_0 {0 0 0};
    %vpi_call 5 430 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000203c47ec000_0, v00000203c47ecdc0_0, v00000203c47ebba0_0, v00000203c47eba60_0 {0 0 0};
    %vpi_call 5 431 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000203c47ec000_0, v00000203c47ebec0_0, v00000203c47eba60_0, v00000203c47ebe20_0 {0 0 0};
    %vpi_call 5 432 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000203c47ec000_0, v00000203c47ebe20_0, v00000203c47ecf00_0, v00000203c47eb240_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47ec000_0, 0, 3;
    %jmp T_201.5;
T_201.5 ;
    %pop/vec4 1;
    %jmp T_201;
    .thread T_201;
    .scope S_00000203c47d86c0;
T_202 ;
    %wait E_00000203c463f840;
    %load/vec4 v00000203c47d5ca0_0;
    %pad/u 9;
    %load/vec4 v00000203c47d6600_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47d7460_0, 0, 9;
    %load/vec4 v00000203c47d64c0_0;
    %pad/u 48;
    %load/vec4 v00000203c47d66a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47d7280_0, 0, 48;
    %load/vec4 v00000203c47d7280_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %load/vec4 v00000203c47d7280_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47d69c0_0, 0, 23;
    %load/vec4 v00000203c47d7460_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47d7460_0, 0, 9;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v00000203c47d7280_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47d69c0_0, 0, 23;
T_202.1 ;
    %load/vec4 v00000203c47d7460_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_202.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47d6880_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47d69c0_0, 0, 23;
    %jmp T_202.3;
T_202.2 ;
    %load/vec4 v00000203c47d7460_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_202.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47d6880_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47d69c0_0, 0, 23;
    %jmp T_202.5;
T_202.4 ;
    %load/vec4 v00000203c47d7460_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47d6880_0, 0, 8;
T_202.5 ;
T_202.3 ;
    %load/vec4 v00000203c47d5d40_0;
    %load/vec4 v00000203c47d6740_0;
    %xor;
    %store/vec4 v00000203c47d6a60_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_00000203c47d9980;
T_203 ;
    %wait E_00000203c463d7c0;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47d26e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_203.0, 4;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47d2780_0, 0, 1;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47d26e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_203.2, 4;
    %load/vec4 v00000203c47d26e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_203.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_203.5, 8;
T_203.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_203.5, 8;
 ; End of false expr.
    %blend;
T_203.5;
    %store/vec4 v00000203c47d2780_0, 0, 1;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.6, 8;
    %load/vec4 v00000203c47d2780_0;
    %inv;
    %store/vec4 v00000203c47d2780_0, 0, 1;
T_203.6 ;
    %jmp T_203.3;
T_203.2 ;
    %load/vec4 v00000203c47d26e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_203.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_203.9, 8;
T_203.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_203.9, 8;
 ; End of false expr.
    %blend;
T_203.9;
    %store/vec4 v00000203c47d2780_0, 0, 1;
    %load/vec4 v00000203c47d4260_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.10, 8;
    %load/vec4 v00000203c47d2780_0;
    %inv;
    %store/vec4 v00000203c47d2780_0, 0, 1;
T_203.10 ;
T_203.3 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_00000203c47d9e30;
T_204 ;
    %wait E_00000203c463c2c0;
    %load/vec4 v00000203c47d6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %load/vec4 v00000203c47d2a00_0;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v00000203c47d48a0_0;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v00000203c47d4a80_0, 0, 32;
    %load/vec4 v00000203c47d6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.2, 8;
    %load/vec4 v00000203c47d48a0_0;
    %jmp/1 T_204.3, 8;
T_204.2 ; End of true expr.
    %load/vec4 v00000203c47d2a00_0;
    %jmp/0 T_204.3, 8;
 ; End of false expr.
    %blend;
T_204.3;
    %store/vec4 v00000203c47d5b60_0, 0, 32;
    %load/vec4 v00000203c47d2aa0_0;
    %load/vec4 v00000203c47d50c0_0;
    %sub;
    %store/vec4 v00000203c47d5e80_0, 0, 8;
    %load/vec4 v00000203c47d52a0_0;
    %ix/getv 4, v00000203c47d5e80_0;
    %shiftr 4;
    %store/vec4 v00000203c47d6c40_0, 0, 24;
    %load/vec4 v00000203c47d4b20_0;
    %load/vec4 v00000203c47d4c60_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_204.4, 8;
    %load/vec4 v00000203c47d4e40_0;
    %pad/u 25;
    %load/vec4 v00000203c47d6c40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_204.5, 8;
T_204.4 ; End of true expr.
    %load/vec4 v00000203c47d4e40_0;
    %pad/u 25;
    %load/vec4 v00000203c47d6c40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_204.5, 8;
 ; End of false expr.
    %blend;
T_204.5;
    %split/vec4 24;
    %store/vec4 v00000203c47d6ce0_0, 0, 24;
    %store/vec4 v00000203c47d5020_0, 0, 1;
    %load/vec4 v00000203c47d2aa0_0;
    %store/vec4 v00000203c47d6060_0, 0, 8;
    %load/vec4 v00000203c47d5020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.6, 8;
    %load/vec4 v00000203c47d6ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47d6ce0_0, 0, 24;
    %load/vec4 v00000203c47d6060_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_204.8, 8;
    %load/vec4 v00000203c47d6060_0;
    %addi 1, 0, 8;
    %jmp/1 T_204.9, 8;
T_204.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_204.9, 8;
 ; End of false expr.
    %blend;
T_204.9;
    %store/vec4 v00000203c47d6060_0, 0, 8;
    %jmp T_204.7;
T_204.6 ;
    %load/vec4 v00000203c47d6ce0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_204.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47d6ce0_0, 0, 24;
    %jmp T_204.11;
T_204.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d5c00_0, 0, 32;
T_204.12 ;
    %load/vec4 v00000203c47d6ce0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_204.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47d6060_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_204.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_204.14, 9;
    %load/vec4 v00000203c47d5c00_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_204.14;
    %flag_set/vec4 8;
    %jmp/0xz T_204.13, 8;
    %load/vec4 v00000203c47d6ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47d6ce0_0, 0, 24;
    %load/vec4 v00000203c47d6060_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47d6060_0, 0, 8;
    %load/vec4 v00000203c47d5c00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47d5c00_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
T_204.11 ;
T_204.7 ;
    %load/vec4 v00000203c47d4b20_0;
    %load/vec4 v00000203c47d6060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47d6ce0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47d5fc0_0, 0, 32;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_00000203c47d9340;
T_205 ;
    %wait E_00000203c463fe40;
    %load/vec4 v00000203c47d73c0_0;
    %pad/u 9;
    %load/vec4 v00000203c47d7a00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47d78c0_0, 0, 9;
    %load/vec4 v00000203c47d7960_0;
    %pad/u 48;
    %load/vec4 v00000203c47d7e60_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47d7be0_0, 0, 48;
    %load/vec4 v00000203c47d7be0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %load/vec4 v00000203c47d7be0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47d7140_0, 0, 23;
    %load/vec4 v00000203c47d78c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47d78c0_0, 0, 9;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v00000203c47d7be0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47d7140_0, 0, 23;
T_205.1 ;
    %load/vec4 v00000203c47d78c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_205.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47d7aa0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47d7140_0, 0, 23;
    %jmp T_205.3;
T_205.2 ;
    %load/vec4 v00000203c47d78c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_205.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47d7aa0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47d7140_0, 0, 23;
    %jmp T_205.5;
T_205.4 ;
    %load/vec4 v00000203c47d78c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47d7aa0_0, 0, 8;
T_205.5 ;
T_205.3 ;
    %load/vec4 v00000203c47d7820_0;
    %load/vec4 v00000203c47d7500_0;
    %xor;
    %store/vec4 v00000203c47d7640_0, 0, 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_00000203c47d9020;
T_206 ;
    %wait E_00000203c463f2c0;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47d6b00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_206.0, 4;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47d6d80_0, 0, 1;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47d6b00_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_206.2, 4;
    %load/vec4 v00000203c47d6b00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_206.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_206.5, 8;
T_206.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_206.5, 8;
 ; End of false expr.
    %blend;
T_206.5;
    %store/vec4 v00000203c47d6d80_0, 0, 1;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.6, 8;
    %load/vec4 v00000203c47d6d80_0;
    %inv;
    %store/vec4 v00000203c47d6d80_0, 0, 1;
T_206.6 ;
    %jmp T_206.3;
T_206.2 ;
    %load/vec4 v00000203c47d6b00_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_206.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_206.9, 8;
T_206.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_206.9, 8;
 ; End of false expr.
    %blend;
T_206.9;
    %store/vec4 v00000203c47d6d80_0, 0, 1;
    %load/vec4 v00000203c47d4da0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.10, 8;
    %load/vec4 v00000203c47d6d80_0;
    %inv;
    %store/vec4 v00000203c47d6d80_0, 0, 1;
T_206.10 ;
T_206.3 ;
T_206.1 ;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_00000203c47d8530;
T_207 ;
    %wait E_00000203c463ff40;
    %load/vec4 v00000203c47d6920_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %load/vec4 v00000203c47d7000_0;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v00000203c47d57a0_0;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v00000203c47d6ec0_0, 0, 32;
    %load/vec4 v00000203c47d6920_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.2, 8;
    %load/vec4 v00000203c47d57a0_0;
    %jmp/1 T_207.3, 8;
T_207.2 ; End of true expr.
    %load/vec4 v00000203c47d7000_0;
    %jmp/0 T_207.3, 8;
 ; End of false expr.
    %blend;
T_207.3;
    %store/vec4 v00000203c47d5200_0, 0, 32;
    %load/vec4 v00000203c47d6100_0;
    %load/vec4 v00000203c47d5700_0;
    %sub;
    %store/vec4 v00000203c47d5660_0, 0, 8;
    %load/vec4 v00000203c47d4f80_0;
    %ix/getv 4, v00000203c47d5660_0;
    %shiftr 4;
    %store/vec4 v00000203c47d5160_0, 0, 24;
    %load/vec4 v00000203c47d4ee0_0;
    %load/vec4 v00000203c47d5de0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_207.4, 8;
    %load/vec4 v00000203c47d5520_0;
    %pad/u 25;
    %load/vec4 v00000203c47d5160_0;
    %pad/u 25;
    %add;
    %jmp/1 T_207.5, 8;
T_207.4 ; End of true expr.
    %load/vec4 v00000203c47d5520_0;
    %pad/u 25;
    %load/vec4 v00000203c47d5160_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_207.5, 8;
 ; End of false expr.
    %blend;
T_207.5;
    %split/vec4 24;
    %store/vec4 v00000203c47d5340_0, 0, 24;
    %store/vec4 v00000203c47d5a20_0, 0, 1;
    %load/vec4 v00000203c47d6100_0;
    %store/vec4 v00000203c47d62e0_0, 0, 8;
    %load/vec4 v00000203c47d5a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.6, 8;
    %load/vec4 v00000203c47d5340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47d5340_0, 0, 24;
    %load/vec4 v00000203c47d62e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_207.8, 8;
    %load/vec4 v00000203c47d62e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_207.9, 8;
T_207.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_207.9, 8;
 ; End of false expr.
    %blend;
T_207.9;
    %store/vec4 v00000203c47d62e0_0, 0, 8;
    %jmp T_207.7;
T_207.6 ;
    %load/vec4 v00000203c47d5340_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_207.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47d5340_0, 0, 24;
    %jmp T_207.11;
T_207.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d5840_0, 0, 32;
T_207.12 ;
    %load/vec4 v00000203c47d5340_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_207.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47d62e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_207.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.14, 9;
    %load/vec4 v00000203c47d5840_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_207.14;
    %flag_set/vec4 8;
    %jmp/0xz T_207.13, 8;
    %load/vec4 v00000203c47d5340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47d5340_0, 0, 24;
    %load/vec4 v00000203c47d62e0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47d62e0_0, 0, 8;
    %load/vec4 v00000203c47d5840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47d5840_0, 0, 32;
    %jmp T_207.12;
T_207.13 ;
T_207.11 ;
T_207.7 ;
    %load/vec4 v00000203c47d4ee0_0;
    %load/vec4 v00000203c47d62e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47d5340_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47d6420_0, 0, 32;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_00000203c47d9b10;
T_208 ;
    %wait E_00000203c4640240;
    %load/vec4 v00000203c47df6c0_0;
    %pad/u 9;
    %load/vec4 v00000203c47df440_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e0a20_0, 0, 9;
    %load/vec4 v00000203c47de9a0_0;
    %pad/u 48;
    %load/vec4 v00000203c47e05c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ded60_0, 0, 48;
    %load/vec4 v00000203c47ded60_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %load/vec4 v00000203c47ded60_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47dfa80_0, 0, 23;
    %load/vec4 v00000203c47e0a20_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e0a20_0, 0, 9;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v00000203c47ded60_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47dfa80_0, 0, 23;
T_208.1 ;
    %load/vec4 v00000203c47e0a20_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_208.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47e1060_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47dfa80_0, 0, 23;
    %jmp T_208.3;
T_208.2 ;
    %load/vec4 v00000203c47e0a20_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_208.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47e1060_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47dfa80_0, 0, 23;
    %jmp T_208.5;
T_208.4 ;
    %load/vec4 v00000203c47e0a20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47e1060_0, 0, 8;
T_208.5 ;
T_208.3 ;
    %load/vec4 v00000203c47e0020_0;
    %load/vec4 v00000203c47df9e0_0;
    %xor;
    %store/vec4 v00000203c47e00c0_0, 0, 1;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_00000203c47fd500;
T_209 ;
    %wait E_00000203c4640380;
    %load/vec4 v00000203c47deae0_0;
    %pad/u 9;
    %load/vec4 v00000203c47e0840_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47e0d40_0, 0, 9;
    %load/vec4 v00000203c47df4e0_0;
    %pad/u 48;
    %load/vec4 v00000203c47e0160_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47deb80_0, 0, 48;
    %load/vec4 v00000203c47deb80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %load/vec4 v00000203c47deb80_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47df120_0, 0, 23;
    %load/vec4 v00000203c47e0d40_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47e0d40_0, 0, 9;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v00000203c47deb80_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47df120_0, 0, 23;
T_209.1 ;
    %load/vec4 v00000203c47e0d40_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_209.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47e08e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47df120_0, 0, 23;
    %jmp T_209.3;
T_209.2 ;
    %load/vec4 v00000203c47e0d40_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_209.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47e08e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47df120_0, 0, 23;
    %jmp T_209.5;
T_209.4 ;
    %load/vec4 v00000203c47e0d40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47e08e0_0, 0, 8;
T_209.5 ;
T_209.3 ;
    %load/vec4 v00000203c47df760_0;
    %load/vec4 v00000203c47dea40_0;
    %xor;
    %store/vec4 v00000203c47e0200_0, 0, 1;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_00000203c47d8850;
T_210 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e3400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e1560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e3220_0, 0, 32;
    %end;
    .thread T_210;
    .scope S_00000203c47d8850;
T_211 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47e1ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %load/vec4 v00000203c47e32c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_211.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_211.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_211.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47e32c0_0, 0, 3;
    %jmp T_211.6;
T_211.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47e32c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47e3400_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47e1560_0, 0, 32;
    %jmp T_211.6;
T_211.3 ;
    %load/vec4 v00000203c47df620_0;
    %store/vec4 v00000203c47e0480_0, 0, 32;
    %load/vec4 v00000203c47e32c0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47e32c0_0, 0, 3;
    %load/vec4 v00000203c47e1560_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e1560_0, 0, 32;
    %jmp T_211.6;
T_211.4 ;
    %load/vec4 v00000203c47e3400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_211.7, 5;
    %load/vec4 v00000203c47defe0_0;
    %store/vec4 v00000203c47e0480_0, 0, 32;
    %load/vec4 v00000203c47e1560_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e1560_0, 0, 32;
    %jmp T_211.8;
T_211.7 ;
    %load/vec4 v00000203c47e03e0_0;
    %store/vec4 v00000203c47e3220_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47e32c0_0, 0, 3;
    %load/vec4 v00000203c47e1560_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e1560_0, 0, 32;
T_211.8 ;
    %load/vec4 v00000203c47e3400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47e3400_0, 0, 32;
    %jmp T_211.6;
T_211.6 ;
    %pop/vec4 1;
T_211.0 ;
    %jmp T_211;
    .thread T_211;
    .scope S_00000203c47fd050;
T_212 ;
    %wait E_00000203c4644680;
    %load/vec4 v00000203c47ec460_0;
    %pad/u 9;
    %load/vec4 v00000203c47ebc40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47ecb40_0, 0, 9;
    %load/vec4 v00000203c47ecfa0_0;
    %pad/u 48;
    %load/vec4 v00000203c47ed0e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ebce0_0, 0, 48;
    %load/vec4 v00000203c47ebce0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %load/vec4 v00000203c47ebce0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47eb1a0_0, 0, 23;
    %load/vec4 v00000203c47ecb40_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47ecb40_0, 0, 9;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v00000203c47ebce0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47eb1a0_0, 0, 23;
T_212.1 ;
    %load/vec4 v00000203c47ecb40_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_212.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47eb100_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47eb1a0_0, 0, 23;
    %jmp T_212.3;
T_212.2 ;
    %load/vec4 v00000203c47ecb40_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_212.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47eb100_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47eb1a0_0, 0, 23;
    %jmp T_212.5;
T_212.4 ;
    %load/vec4 v00000203c47ecb40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47eb100_0, 0, 8;
T_212.5 ;
T_212.3 ;
    %load/vec4 v00000203c47ec960_0;
    %load/vec4 v00000203c47ec6e0_0;
    %xor;
    %store/vec4 v00000203c47ed180_0, 0, 1;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_00000203c47fd1e0;
T_213 ;
    %wait E_00000203c4645780;
    %load/vec4 v00000203c47ec780_0;
    %pad/u 9;
    %load/vec4 v00000203c47eb2e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47ed5e0_0, 0, 9;
    %load/vec4 v00000203c47ec320_0;
    %pad/u 48;
    %load/vec4 v00000203c47ec3c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47ec820_0, 0, 48;
    %load/vec4 v00000203c47ec820_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.0, 8;
    %load/vec4 v00000203c47ec820_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47ec640_0, 0, 23;
    %load/vec4 v00000203c47ed5e0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47ed5e0_0, 0, 9;
    %jmp T_213.1;
T_213.0 ;
    %load/vec4 v00000203c47ec820_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47ec640_0, 0, 23;
T_213.1 ;
    %load/vec4 v00000203c47ed5e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_213.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47ec5a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ec640_0, 0, 23;
    %jmp T_213.3;
T_213.2 ;
    %load/vec4 v00000203c47ed5e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_213.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47ec5a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47ec640_0, 0, 23;
    %jmp T_213.5;
T_213.4 ;
    %load/vec4 v00000203c47ed5e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47ec5a0_0, 0, 8;
T_213.5 ;
T_213.3 ;
    %load/vec4 v00000203c47ed400_0;
    %load/vec4 v00000203c47ec500_0;
    %xor;
    %store/vec4 v00000203c47ed540_0, 0, 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_00000203c47d8080;
T_214 ;
    %wait E_00000203c463ce00;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47d3b80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_214.0, 4;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47d3860_0, 0, 1;
    %jmp T_214.1;
T_214.0 ;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47d3b80_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_214.2, 4;
    %load/vec4 v00000203c47d3b80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_214.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_214.5, 8;
T_214.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_214.5, 8;
 ; End of false expr.
    %blend;
T_214.5;
    %store/vec4 v00000203c47d3860_0, 0, 1;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.6, 8;
    %load/vec4 v00000203c47d3860_0;
    %inv;
    %store/vec4 v00000203c47d3860_0, 0, 1;
T_214.6 ;
    %jmp T_214.3;
T_214.2 ;
    %load/vec4 v00000203c47d3b80_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_214.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_214.9, 8;
T_214.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_214.9, 8;
 ; End of false expr.
    %blend;
T_214.9;
    %store/vec4 v00000203c47d3860_0, 0, 1;
    %load/vec4 v00000203c47d2d20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.10, 8;
    %load/vec4 v00000203c47d3860_0;
    %inv;
    %store/vec4 v00000203c47d3860_0, 0, 1;
T_214.10 ;
T_214.3 ;
T_214.1 ;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_00000203c47d8210;
T_215 ;
    %wait E_00000203c463cd00;
    %load/vec4 v00000203c47d25a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %load/vec4 v00000203c47d3360_0;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v00000203c47d2500_0;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v00000203c47d3720_0, 0, 32;
    %load/vec4 v00000203c47d25a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.2, 8;
    %load/vec4 v00000203c47d2500_0;
    %jmp/1 T_215.3, 8;
T_215.2 ; End of true expr.
    %load/vec4 v00000203c47d3360_0;
    %jmp/0 T_215.3, 8;
 ; End of false expr.
    %blend;
T_215.3;
    %store/vec4 v00000203c47d3040_0, 0, 32;
    %load/vec4 v00000203c47d44e0_0;
    %load/vec4 v00000203c47d2320_0;
    %sub;
    %store/vec4 v00000203c47d3f40_0, 0, 8;
    %load/vec4 v00000203c47d4760_0;
    %ix/getv 4, v00000203c47d3f40_0;
    %shiftr 4;
    %store/vec4 v00000203c47d3cc0_0, 0, 24;
    %load/vec4 v00000203c47d3900_0;
    %load/vec4 v00000203c47d2fa0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_215.4, 8;
    %load/vec4 v00000203c47d3220_0;
    %pad/u 25;
    %load/vec4 v00000203c47d3cc0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_215.5, 8;
T_215.4 ; End of true expr.
    %load/vec4 v00000203c47d3220_0;
    %pad/u 25;
    %load/vec4 v00000203c47d3cc0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_215.5, 8;
 ; End of false expr.
    %blend;
T_215.5;
    %split/vec4 24;
    %store/vec4 v00000203c47d39a0_0, 0, 24;
    %store/vec4 v00000203c47d2460_0, 0, 1;
    %load/vec4 v00000203c47d44e0_0;
    %store/vec4 v00000203c47d28c0_0, 0, 8;
    %load/vec4 v00000203c47d2460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.6, 8;
    %load/vec4 v00000203c47d39a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47d39a0_0, 0, 24;
    %load/vec4 v00000203c47d28c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_215.8, 8;
    %load/vec4 v00000203c47d28c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_215.9, 8;
T_215.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_215.9, 8;
 ; End of false expr.
    %blend;
T_215.9;
    %store/vec4 v00000203c47d28c0_0, 0, 8;
    %jmp T_215.7;
T_215.6 ;
    %load/vec4 v00000203c47d39a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_215.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47d39a0_0, 0, 24;
    %jmp T_215.11;
T_215.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47d4120_0, 0, 32;
T_215.12 ;
    %load/vec4 v00000203c47d39a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_215.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47d28c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_215.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_215.14, 9;
    %load/vec4 v00000203c47d4120_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_215.14;
    %flag_set/vec4 8;
    %jmp/0xz T_215.13, 8;
    %load/vec4 v00000203c47d39a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47d39a0_0, 0, 24;
    %load/vec4 v00000203c47d28c0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47d28c0_0, 0, 8;
    %load/vec4 v00000203c47d4120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47d4120_0, 0, 32;
    %jmp T_215.12;
T_215.13 ;
T_215.11 ;
T_215.7 ;
    %load/vec4 v00000203c47d3900_0;
    %load/vec4 v00000203c47d28c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47d39a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47d41c0_0, 0, 32;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_00000203c47d91b0;
T_216 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f2400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f0600_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47f1c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f0880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f0420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47f0380_0, 0, 1;
    %end;
    .thread T_216;
    .scope S_00000203c47d91b0;
T_217 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47f1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %load/vec4 v00000203c47f1be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_217.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_217.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_217.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_217.5, 6;
    %vpi_call 4 528 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_217.7;
T_217.2 ;
    %load/vec4 v00000203c47f09c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_217.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_217.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_217.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_217.11, 6;
    %vpi_call 4 482 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
    %jmp T_217.13;
T_217.8 ;
    %vpi_call 4 447 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 449 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c47f09c0_0, v00000203c47f1460_0, v00000203c47f13c0_0, v00000203c47f1820_0, v00000203c47f01a0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f1640_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f1e60_0, 0, 32;
    %jmp T_217.13;
T_217.9 ;
    %vpi_call 4 457 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c47f09c0_0, v00000203c47f1460_0, v00000203c47f13c0_0, v00000203c47f1820_0, v00000203c47f01a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47f0380_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
    %jmp T_217.13;
T_217.10 ;
    %vpi_call 4 465 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c47f09c0_0, v00000203c47f1e60_0, v00000203c47f1460_0, v00000203c47f13c0_0, v00000203c47f1820_0, v00000203c47f01a0_0 {0 0 0};
    %load/vec4 v00000203c47f1e60_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_217.14, 5;
    %load/vec4 v00000203c47f1e60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f1e60_0, 0, 32;
    %load/vec4 v00000203c47f1640_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47f1640_0, 0, 2;
    %jmp T_217.15;
T_217.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47f0380_0, 0, 1;
    %load/vec4 v00000203c47f09c0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
T_217.15 ;
    %jmp T_217.13;
T_217.11 ;
    %load/vec4 v00000203c47f01a0_0;
    %store/vec4 v00000203c47f1500_0, 0, 32;
    %vpi_call 4 478 "$display", "State: %d | D1_OUT = %h | a = %h ", v00000203c47f09c0_0, v00000203c47f01a0_0, v00000203c47f1500_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
    %jmp T_217.13;
T_217.13 ;
    %pop/vec4 1;
    %jmp T_217.7;
T_217.3 ;
    %load/vec4 v00000203c47f0880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_217.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_217.17, 6;
    %vpi_call 4 499 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_217.19;
T_217.16 ;
    %load/vec4 v00000203c47f0a60_0;
    %store/vec4 v00000203c47f1640_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47f0880_0, 0, 2;
    %jmp T_217.19;
T_217.17 ;
    %load/vec4 v00000203c47f13c0_0;
    %store/vec4 v00000203c47f0600_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f0880_0, 0, 2;
    %jmp T_217.19;
T_217.19 ;
    %pop/vec4 1;
    %jmp T_217.7;
T_217.4 ;
    %load/vec4 v00000203c47f0420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_217.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_217.21, 6;
    %vpi_call 4 515 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_217.23;
T_217.20 ;
    %load/vec4 v00000203c47f0a60_0;
    %store/vec4 v00000203c47f1640_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c47f0420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c47f1c80_0, 0, 1;
    %jmp T_217.23;
T_217.21 ;
    %load/vec4 v00000203c47f13c0_0;
    %store/vec4 v00000203c47f0600_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f0420_0, 0, 2;
    %jmp T_217.23;
T_217.23 ;
    %pop/vec4 1;
    %jmp T_217.7;
T_217.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f09c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f0880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c47f0420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c47f1c80_0, 0, 1;
    %jmp T_217.7;
T_217.7 ;
    %pop/vec4 1;
T_217.0 ;
    %jmp T_217;
    .thread T_217;
    .scope S_00000203c4807de0;
T_218 ;
    %wait E_00000203c44c4820;
    %load/vec4 v00000203c4814820_0;
    %load/vec4 v00000203c4812840_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000203c48143c0_0, 0, 32;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_00000203c4807610;
T_219 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4812340_0, 0, 32;
T_219.0 ;
    %load/vec4 v00000203c4812340_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_219.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000203c4812340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c48148c0, 0, 4;
    %load/vec4 v00000203c4812340_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4812340_0, 0, 32;
    %jmp T_219.0;
T_219.1 ;
    %end;
    .thread T_219;
    .scope S_00000203c4807610;
T_220 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c48139c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4812340_0, 0, 32;
T_220.2 ;
    %load/vec4 v00000203c4812340_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_220.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203c4812340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c48148c0, 0, 4;
    %load/vec4 v00000203c4812340_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4812340_0, 0, 32;
    %jmp T_220.2;
T_220.3 ;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v00000203c4814640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.4, 8;
    %load/vec4 v00000203c4814320_0;
    %load/vec4 v00000203c4812de0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203c48148c0, 0, 4;
T_220.4 ;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_00000203c4807610;
T_221 ;
    %wait E_00000203c44c46e0;
    %load/vec4 v00000203c4814640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.0, 8;
    %load/vec4 v00000203c4812de0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000203c48148c0, 4;
    %assign/vec4 v00000203c4813420_0, 0;
T_221.0 ;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_00000203c4804d70;
T_222 ;
    %wait E_00000203c44c34a0;
    %load/vec4 v00000203c48107c0_0;
    %pad/u 9;
    %load/vec4 v00000203c4812d40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4813d80_0, 0, 9;
    %load/vec4 v00000203c4810860_0;
    %pad/u 48;
    %load/vec4 v00000203c48132e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4813a60_0, 0, 48;
    %load/vec4 v00000203c4813a60_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %load/vec4 v00000203c4813a60_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c48145a0_0, 0, 23;
    %load/vec4 v00000203c4813d80_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4813d80_0, 0, 9;
    %jmp T_222.1;
T_222.0 ;
    %load/vec4 v00000203c4813a60_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c48145a0_0, 0, 23;
T_222.1 ;
    %load/vec4 v00000203c4813d80_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_222.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c48140a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c48145a0_0, 0, 23;
    %jmp T_222.3;
T_222.2 ;
    %load/vec4 v00000203c4813d80_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_222.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c48140a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c48145a0_0, 0, 23;
    %jmp T_222.5;
T_222.4 ;
    %load/vec4 v00000203c4813d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c48140a0_0, 0, 8;
T_222.5 ;
T_222.3 ;
    %load/vec4 v00000203c4812160_0;
    %load/vec4 v00000203c4814280_0;
    %xor;
    %store/vec4 v00000203c4812700_0, 0, 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_00000203c4806800;
T_223 ;
    %wait E_00000203c44c1c60;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c48114e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_223.0, 4;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4811940_0, 0, 1;
    %jmp T_223.1;
T_223.0 ;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c48114e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_223.2, 4;
    %load/vec4 v00000203c48114e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_223.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_223.5, 8;
T_223.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_223.5, 8;
 ; End of false expr.
    %blend;
T_223.5;
    %store/vec4 v00000203c4811940_0, 0, 1;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_223.6, 8;
    %load/vec4 v00000203c4811940_0;
    %inv;
    %store/vec4 v00000203c4811940_0, 0, 1;
T_223.6 ;
    %jmp T_223.3;
T_223.2 ;
    %load/vec4 v00000203c48114e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_223.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_223.9, 8;
T_223.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_223.9, 8;
 ; End of false expr.
    %blend;
T_223.9;
    %store/vec4 v00000203c4811940_0, 0, 1;
    %load/vec4 v00000203c480fa00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_223.10, 8;
    %load/vec4 v00000203c4811940_0;
    %inv;
    %store/vec4 v00000203c4811940_0, 0, 1;
T_223.10 ;
T_223.3 ;
T_223.1 ;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_00000203c48048c0;
T_224 ;
    %wait E_00000203c44c23e0;
    %load/vec4 v00000203c4811da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %load/vec4 v00000203c4810fe0_0;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v00000203c4811080_0;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v00000203c48109a0_0, 0, 32;
    %load/vec4 v00000203c4811da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.2, 8;
    %load/vec4 v00000203c4811080_0;
    %jmp/1 T_224.3, 8;
T_224.2 ; End of true expr.
    %load/vec4 v00000203c4810fe0_0;
    %jmp/0 T_224.3, 8;
 ; End of false expr.
    %blend;
T_224.3;
    %store/vec4 v00000203c4810f40_0, 0, 32;
    %load/vec4 v00000203c4810d60_0;
    %load/vec4 v00000203c4810ae0_0;
    %sub;
    %store/vec4 v00000203c4810540_0, 0, 8;
    %load/vec4 v00000203c4811760_0;
    %ix/getv 4, v00000203c4810540_0;
    %shiftr 4;
    %store/vec4 v00000203c48119e0_0, 0, 24;
    %load/vec4 v00000203c48111c0_0;
    %load/vec4 v00000203c4811a80_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_224.4, 8;
    %load/vec4 v00000203c4811b20_0;
    %pad/u 25;
    %load/vec4 v00000203c48119e0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_224.5, 8;
T_224.4 ; End of true expr.
    %load/vec4 v00000203c4811b20_0;
    %pad/u 25;
    %load/vec4 v00000203c48119e0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_224.5, 8;
 ; End of false expr.
    %blend;
T_224.5;
    %split/vec4 24;
    %store/vec4 v00000203c480fb40_0, 0, 24;
    %store/vec4 v00000203c48100e0_0, 0, 1;
    %load/vec4 v00000203c4810d60_0;
    %store/vec4 v00000203c4810ea0_0, 0, 8;
    %load/vec4 v00000203c48100e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_224.6, 8;
    %load/vec4 v00000203c480fb40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c480fb40_0, 0, 24;
    %load/vec4 v00000203c4810ea0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_224.8, 8;
    %load/vec4 v00000203c4810ea0_0;
    %addi 1, 0, 8;
    %jmp/1 T_224.9, 8;
T_224.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_224.9, 8;
 ; End of false expr.
    %blend;
T_224.9;
    %store/vec4 v00000203c4810ea0_0, 0, 8;
    %jmp T_224.7;
T_224.6 ;
    %load/vec4 v00000203c480fb40_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_224.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c480fb40_0, 0, 24;
    %jmp T_224.11;
T_224.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4811bc0_0, 0, 32;
T_224.12 ;
    %load/vec4 v00000203c480fb40_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_224.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c4810ea0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_224.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_224.14, 9;
    %load/vec4 v00000203c4811bc0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_224.14;
    %flag_set/vec4 8;
    %jmp/0xz T_224.13, 8;
    %load/vec4 v00000203c480fb40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c480fb40_0, 0, 24;
    %load/vec4 v00000203c4810ea0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c4810ea0_0, 0, 8;
    %load/vec4 v00000203c4811bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4811bc0_0, 0, 32;
    %jmp T_224.12;
T_224.13 ;
T_224.11 ;
T_224.7 ;
    %load/vec4 v00000203c48111c0_0;
    %load/vec4 v00000203c4810ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c480fb40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4811c60_0, 0, 32;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_00000203c4807c50;
T_225 ;
    %wait E_00000203c44c2c60;
    %load/vec4 v00000203c4810040_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c4810400_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_225.0, 4;
    %load/vec4 v00000203c4810040_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c4810a40_0, 0, 1;
    %jmp T_225.1;
T_225.0 ;
    %load/vec4 v00000203c4810040_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4810400_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_225.2, 4;
    %load/vec4 v00000203c4810400_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c4810040_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_225.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_225.5, 8;
T_225.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_225.5, 8;
 ; End of false expr.
    %blend;
T_225.5;
    %store/vec4 v00000203c4810a40_0, 0, 1;
    %load/vec4 v00000203c4810040_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.6, 8;
    %load/vec4 v00000203c4810a40_0;
    %inv;
    %store/vec4 v00000203c4810a40_0, 0, 1;
T_225.6 ;
    %jmp T_225.3;
T_225.2 ;
    %load/vec4 v00000203c4810400_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c4810040_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_225.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_225.9, 8;
T_225.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_225.9, 8;
 ; End of false expr.
    %blend;
T_225.9;
    %store/vec4 v00000203c4810a40_0, 0, 1;
    %load/vec4 v00000203c4810040_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.10, 8;
    %load/vec4 v00000203c4810a40_0;
    %inv;
    %store/vec4 v00000203c4810a40_0, 0, 1;
T_225.10 ;
T_225.3 ;
T_225.1 ;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_00000203c4804a50;
T_226 ;
    %wait E_00000203c44c2c20;
    %load/vec4 v00000203c480ffa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %load/vec4 v00000203c4810b80_0;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v00000203c480fc80_0;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v00000203c4811300_0, 0, 32;
    %load/vec4 v00000203c480ffa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.2, 8;
    %load/vec4 v00000203c480fc80_0;
    %jmp/1 T_226.3, 8;
T_226.2 ; End of true expr.
    %load/vec4 v00000203c4810b80_0;
    %jmp/0 T_226.3, 8;
 ; End of false expr.
    %blend;
T_226.3;
    %store/vec4 v00000203c4811440_0, 0, 32;
    %load/vec4 v00000203c4810c20_0;
    %load/vec4 v00000203c4811620_0;
    %sub;
    %store/vec4 v00000203c48102c0_0, 0, 8;
    %load/vec4 v00000203c48113a0_0;
    %ix/getv 4, v00000203c48102c0_0;
    %shiftr 4;
    %store/vec4 v00000203c4811e40_0, 0, 24;
    %load/vec4 v00000203c4811260_0;
    %load/vec4 v00000203c4810cc0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_226.4, 8;
    %load/vec4 v00000203c480fbe0_0;
    %pad/u 25;
    %load/vec4 v00000203c4811e40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_226.5, 8;
T_226.4 ; End of true expr.
    %load/vec4 v00000203c480fbe0_0;
    %pad/u 25;
    %load/vec4 v00000203c4811e40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_226.5, 8;
 ; End of false expr.
    %blend;
T_226.5;
    %split/vec4 24;
    %store/vec4 v00000203c4811800_0, 0, 24;
    %store/vec4 v00000203c48104a0_0, 0, 1;
    %load/vec4 v00000203c4810c20_0;
    %store/vec4 v00000203c480fd20_0, 0, 8;
    %load/vec4 v00000203c48104a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_226.6, 8;
    %load/vec4 v00000203c4811800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c4811800_0, 0, 24;
    %load/vec4 v00000203c480fd20_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_226.8, 8;
    %load/vec4 v00000203c480fd20_0;
    %addi 1, 0, 8;
    %jmp/1 T_226.9, 8;
T_226.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_226.9, 8;
 ; End of false expr.
    %blend;
T_226.9;
    %store/vec4 v00000203c480fd20_0, 0, 8;
    %jmp T_226.7;
T_226.6 ;
    %load/vec4 v00000203c4811800_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_226.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c4811800_0, 0, 24;
    %jmp T_226.11;
T_226.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4810360_0, 0, 32;
T_226.12 ;
    %load/vec4 v00000203c4811800_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_226.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c480fd20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_226.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_226.14, 9;
    %load/vec4 v00000203c4810360_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_226.14;
    %flag_set/vec4 8;
    %jmp/0xz T_226.13, 8;
    %load/vec4 v00000203c4811800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c4811800_0, 0, 24;
    %load/vec4 v00000203c480fd20_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c480fd20_0, 0, 8;
    %load/vec4 v00000203c4810360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4810360_0, 0, 32;
    %jmp T_226.12;
T_226.13 ;
T_226.11 ;
T_226.7 ;
    %load/vec4 v00000203c4811260_0;
    %load/vec4 v00000203c480fd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c4811800_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c48105e0_0, 0, 32;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_00000203c4806670;
T_227 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48122a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48137e0_0, 0, 32;
    %end;
    .thread T_227;
    .scope S_00000203c4806670;
T_228 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c48131a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.0, 8;
    %load/vec4 v00000203c48137e0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_228.2, 5;
    %load/vec4 v00000203c4813920_0;
    %store/vec4 v00000203c48122a0_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000203c48137e0_0, v00000203c4813e20_0, v00000203c4813920_0, v00000203c48122a0_0, v00000203c4813740_0 {0 0 0};
    %load/vec4 v00000203c48137e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c48137e0_0, 0, 32;
    %jmp T_228.3;
T_228.2 ;
    %load/vec4 v00000203c4813740_0;
    %store/vec4 v00000203c48128e0_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v00000203c48137e0_0, v00000203c48128e0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48122a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48137e0_0, 0, 32;
T_228.3 ;
T_228.0 ;
    %jmp T_228;
    .thread T_228;
    .scope S_00000203c4807480;
T_229 ;
    %wait E_00000203c3fd8960;
    %load/vec4 v00000203c480bcc0_0;
    %pad/u 9;
    %load/vec4 v00000203c480bc20_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c480d0c0_0, 0, 9;
    %load/vec4 v00000203c480b900_0;
    %pad/u 48;
    %load/vec4 v00000203c480c3a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c480cd00_0, 0, 48;
    %load/vec4 v00000203c480cd00_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %load/vec4 v00000203c480cd00_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c480b720_0, 0, 23;
    %load/vec4 v00000203c480d0c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c480d0c0_0, 0, 9;
    %jmp T_229.1;
T_229.0 ;
    %load/vec4 v00000203c480cd00_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c480b720_0, 0, 23;
T_229.1 ;
    %load/vec4 v00000203c480d0c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_229.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480cee0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480b720_0, 0, 23;
    %jmp T_229.3;
T_229.2 ;
    %load/vec4 v00000203c480d0c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_229.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480cee0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480b720_0, 0, 23;
    %jmp T_229.5;
T_229.4 ;
    %load/vec4 v00000203c480d0c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480cee0_0, 0, 8;
T_229.5 ;
T_229.3 ;
    %load/vec4 v00000203c480adc0_0;
    %load/vec4 v00000203c480cc60_0;
    %xor;
    %store/vec4 v00000203c480c580_0, 0, 1;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_00000203c4805b80;
T_230 ;
    %wait E_00000203c3fda7e0;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47f7cc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_230.0, 4;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47fa100_0, 0, 1;
    %jmp T_230.1;
T_230.0 ;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f7cc0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_230.2, 4;
    %load/vec4 v00000203c47f7cc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_230.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_230.5, 8;
T_230.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_230.5, 8;
 ; End of false expr.
    %blend;
T_230.5;
    %store/vec4 v00000203c47fa100_0, 0, 1;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.6, 8;
    %load/vec4 v00000203c47fa100_0;
    %inv;
    %store/vec4 v00000203c47fa100_0, 0, 1;
T_230.6 ;
    %jmp T_230.3;
T_230.2 ;
    %load/vec4 v00000203c47f7cc0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_230.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_230.9, 8;
T_230.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_230.9, 8;
 ; End of false expr.
    %blend;
T_230.9;
    %store/vec4 v00000203c47fa100_0, 0, 1;
    %load/vec4 v00000203c47f7900_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.10, 8;
    %load/vec4 v00000203c47fa100_0;
    %inv;
    %store/vec4 v00000203c47fa100_0, 0, 1;
T_230.10 ;
T_230.3 ;
T_230.1 ;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_00000203c4806030;
T_231 ;
    %wait E_00000203c3fda720;
    %load/vec4 v00000203c47fa420_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %load/vec4 v00000203c47fb6e0_0;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v00000203c47fa600_0;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v00000203c47fab00_0, 0, 32;
    %load/vec4 v00000203c47fa420_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.2, 8;
    %load/vec4 v00000203c47fa600_0;
    %jmp/1 T_231.3, 8;
T_231.2 ; End of true expr.
    %load/vec4 v00000203c47fb6e0_0;
    %jmp/0 T_231.3, 8;
 ; End of false expr.
    %blend;
T_231.3;
    %store/vec4 v00000203c47fb460_0, 0, 32;
    %load/vec4 v00000203c47fb1e0_0;
    %load/vec4 v00000203c47fa4c0_0;
    %sub;
    %store/vec4 v00000203c47fa880_0, 0, 8;
    %load/vec4 v00000203c47fa2e0_0;
    %ix/getv 4, v00000203c47fa880_0;
    %shiftr 4;
    %store/vec4 v00000203c47fa6a0_0, 0, 24;
    %load/vec4 v00000203c47fb3c0_0;
    %load/vec4 v00000203c47fa7e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_231.4, 8;
    %load/vec4 v00000203c47faba0_0;
    %pad/u 25;
    %load/vec4 v00000203c47fa6a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_231.5, 8;
T_231.4 ; End of true expr.
    %load/vec4 v00000203c47faba0_0;
    %pad/u 25;
    %load/vec4 v00000203c47fa6a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_231.5, 8;
 ; End of false expr.
    %blend;
T_231.5;
    %split/vec4 24;
    %store/vec4 v00000203c47fb280_0, 0, 24;
    %store/vec4 v00000203c47fa560_0, 0, 1;
    %load/vec4 v00000203c47fb1e0_0;
    %store/vec4 v00000203c47fb640_0, 0, 8;
    %load/vec4 v00000203c47fa560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.6, 8;
    %load/vec4 v00000203c47fb280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47fb280_0, 0, 24;
    %load/vec4 v00000203c47fb640_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_231.8, 8;
    %load/vec4 v00000203c47fb640_0;
    %addi 1, 0, 8;
    %jmp/1 T_231.9, 8;
T_231.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_231.9, 8;
 ; End of false expr.
    %blend;
T_231.9;
    %store/vec4 v00000203c47fb640_0, 0, 8;
    %jmp T_231.7;
T_231.6 ;
    %load/vec4 v00000203c47fb280_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_231.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47fb280_0, 0, 24;
    %jmp T_231.11;
T_231.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47fac40_0, 0, 32;
T_231.12 ;
    %load/vec4 v00000203c47fb280_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_231.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47fb640_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_231.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_231.14, 9;
    %load/vec4 v00000203c47fac40_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_231.14;
    %flag_set/vec4 8;
    %jmp/0xz T_231.13, 8;
    %load/vec4 v00000203c47fb280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47fb280_0, 0, 24;
    %load/vec4 v00000203c47fb640_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47fb640_0, 0, 8;
    %load/vec4 v00000203c47fac40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47fac40_0, 0, 32;
    %jmp T_231.12;
T_231.13 ;
T_231.11 ;
T_231.7 ;
    %load/vec4 v00000203c47fb3c0_0;
    %load/vec4 v00000203c47fb640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47fb280_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47fbc80_0, 0, 32;
    %jmp T_231;
    .thread T_231, $push;
    .scope S_00000203c4804730;
T_232 ;
    %wait E_00000203c3fd92a0;
    %load/vec4 v00000203c480c9e0_0;
    %pad/u 9;
    %load/vec4 v00000203c480d3e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c480d5c0_0, 0, 9;
    %load/vec4 v00000203c480ca80_0;
    %pad/u 48;
    %load/vec4 v00000203c480e420_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c480d8e0_0, 0, 48;
    %load/vec4 v00000203c480d8e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %load/vec4 v00000203c480d8e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c480dac0_0, 0, 23;
    %load/vec4 v00000203c480d5c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c480d5c0_0, 0, 9;
    %jmp T_232.1;
T_232.0 ;
    %load/vec4 v00000203c480d8e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c480dac0_0, 0, 23;
T_232.1 ;
    %load/vec4 v00000203c480d5c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_232.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480f0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480dac0_0, 0, 23;
    %jmp T_232.3;
T_232.2 ;
    %load/vec4 v00000203c480d5c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_232.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480f0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480dac0_0, 0, 23;
    %jmp T_232.5;
T_232.4 ;
    %load/vec4 v00000203c480d5c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480f0a0_0, 0, 8;
T_232.5 ;
T_232.3 ;
    %load/vec4 v00000203c480d020_0;
    %load/vec4 v00000203c480ee20_0;
    %xor;
    %store/vec4 v00000203c480e6a0_0, 0, 1;
    %jmp T_232;
    .thread T_232, $push;
    .scope S_00000203c4807160;
T_233 ;
    %wait E_00000203c3fd90e0;
    %load/vec4 v00000203c480a280_0;
    %pad/u 9;
    %load/vec4 v00000203c4808e80_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c4808d40_0, 0, 9;
    %load/vec4 v00000203c4808660_0;
    %pad/u 48;
    %load/vec4 v00000203c4808de0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4809380_0, 0, 48;
    %load/vec4 v00000203c4809380_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_233.0, 8;
    %load/vec4 v00000203c4809380_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4808980_0, 0, 23;
    %load/vec4 v00000203c4808d40_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c4808d40_0, 0, 9;
    %jmp T_233.1;
T_233.0 ;
    %load/vec4 v00000203c4809380_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4808980_0, 0, 23;
T_233.1 ;
    %load/vec4 v00000203c4808d40_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_233.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c48092e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4808980_0, 0, 23;
    %jmp T_233.3;
T_233.2 ;
    %load/vec4 v00000203c4808d40_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_233.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c48092e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4808980_0, 0, 23;
    %jmp T_233.5;
T_233.4 ;
    %load/vec4 v00000203c4808d40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c48092e0_0, 0, 8;
T_233.5 ;
T_233.3 ;
    %load/vec4 v00000203c4809b00_0;
    %load/vec4 v00000203c4808ac0_0;
    %xor;
    %store/vec4 v00000203c4809d80_0, 0, 1;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_00000203c4804280;
T_234 ;
    %wait E_00000203c3fdbaa0;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47de400_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_234.0, 4;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47dcba0_0, 0, 1;
    %jmp T_234.1;
T_234.0 ;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47de400_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_234.2, 4;
    %load/vec4 v00000203c47de400_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_234.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_234.5, 8;
T_234.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_234.5, 8;
 ; End of false expr.
    %blend;
T_234.5;
    %store/vec4 v00000203c47dcba0_0, 0, 1;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.6, 8;
    %load/vec4 v00000203c47dcba0_0;
    %inv;
    %store/vec4 v00000203c47dcba0_0, 0, 1;
T_234.6 ;
    %jmp T_234.3;
T_234.2 ;
    %load/vec4 v00000203c47de400_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_234.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_234.9, 8;
T_234.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_234.9, 8;
 ; End of false expr.
    %blend;
T_234.9;
    %store/vec4 v00000203c47dcba0_0, 0, 1;
    %load/vec4 v00000203c47ddbe0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.10, 8;
    %load/vec4 v00000203c47dcba0_0;
    %inv;
    %store/vec4 v00000203c47dcba0_0, 0, 1;
T_234.10 ;
T_234.3 ;
T_234.1 ;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_00000203c48064e0;
T_235 ;
    %wait E_00000203c3fdbfa0;
    %load/vec4 v00000203c47dc880_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %load/vec4 v00000203c47de860_0;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v00000203c47dd820_0;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v00000203c47de7c0_0, 0, 32;
    %load/vec4 v00000203c47dc880_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.2, 8;
    %load/vec4 v00000203c47dd820_0;
    %jmp/1 T_235.3, 8;
T_235.2 ; End of true expr.
    %load/vec4 v00000203c47de860_0;
    %jmp/0 T_235.3, 8;
 ; End of false expr.
    %blend;
T_235.3;
    %store/vec4 v00000203c47ddf00_0, 0, 32;
    %load/vec4 v00000203c47dc6a0_0;
    %load/vec4 v00000203c47dd960_0;
    %sub;
    %store/vec4 v00000203c47de680_0, 0, 8;
    %load/vec4 v00000203c47dd000_0;
    %ix/getv 4, v00000203c47de680_0;
    %shiftr 4;
    %store/vec4 v00000203c47dd780_0, 0, 24;
    %load/vec4 v00000203c47de360_0;
    %load/vec4 v00000203c47dd140_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_235.4, 8;
    %load/vec4 v00000203c47de220_0;
    %pad/u 25;
    %load/vec4 v00000203c47dd780_0;
    %pad/u 25;
    %add;
    %jmp/1 T_235.5, 8;
T_235.4 ; End of true expr.
    %load/vec4 v00000203c47de220_0;
    %pad/u 25;
    %load/vec4 v00000203c47dd780_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_235.5, 8;
 ; End of false expr.
    %blend;
T_235.5;
    %split/vec4 24;
    %store/vec4 v00000203c47de720_0, 0, 24;
    %store/vec4 v00000203c47dddc0_0, 0, 1;
    %load/vec4 v00000203c47dc6a0_0;
    %store/vec4 v00000203c47de180_0, 0, 8;
    %load/vec4 v00000203c47dddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_235.6, 8;
    %load/vec4 v00000203c47de720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47de720_0, 0, 24;
    %load/vec4 v00000203c47de180_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_235.8, 8;
    %load/vec4 v00000203c47de180_0;
    %addi 1, 0, 8;
    %jmp/1 T_235.9, 8;
T_235.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_235.9, 8;
 ; End of false expr.
    %blend;
T_235.9;
    %store/vec4 v00000203c47de180_0, 0, 8;
    %jmp T_235.7;
T_235.6 ;
    %load/vec4 v00000203c47de720_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_235.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47de720_0, 0, 24;
    %jmp T_235.11;
T_235.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47de4a0_0, 0, 32;
T_235.12 ;
    %load/vec4 v00000203c47de720_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_235.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47de180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_235.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_235.14, 9;
    %load/vec4 v00000203c47de4a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_235.14;
    %flag_set/vec4 8;
    %jmp/0xz T_235.13, 8;
    %load/vec4 v00000203c47de720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47de720_0, 0, 24;
    %load/vec4 v00000203c47de180_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47de180_0, 0, 8;
    %load/vec4 v00000203c47de4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47de4a0_0, 0, 32;
    %jmp T_235.12;
T_235.13 ;
T_235.11 ;
T_235.7 ;
    %load/vec4 v00000203c47de360_0;
    %load/vec4 v00000203c47de180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47de720_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47dc1a0_0, 0, 32;
    %jmp T_235;
    .thread T_235, $push;
    .scope S_00000203c48061c0;
T_236 ;
    %wait E_00000203c3fd8be0;
    %load/vec4 v00000203c4809740_0;
    %pad/u 9;
    %load/vec4 v00000203c4809420_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c480a8c0_0, 0, 9;
    %load/vec4 v00000203c4808b60_0;
    %pad/u 48;
    %load/vec4 v00000203c48099c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c480a3c0_0, 0, 48;
    %load/vec4 v00000203c480a3c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %load/vec4 v00000203c480a3c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c48087a0_0, 0, 23;
    %load/vec4 v00000203c480a8c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c480a8c0_0, 0, 9;
    %jmp T_236.1;
T_236.0 ;
    %load/vec4 v00000203c480a3c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c48087a0_0, 0, 23;
T_236.1 ;
    %load/vec4 v00000203c480a8c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_236.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480a640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c48087a0_0, 0, 23;
    %jmp T_236.3;
T_236.2 ;
    %load/vec4 v00000203c480a8c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_236.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480a640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c48087a0_0, 0, 23;
    %jmp T_236.5;
T_236.4 ;
    %load/vec4 v00000203c480a8c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480a640_0, 0, 8;
T_236.5 ;
T_236.3 ;
    %load/vec4 v00000203c480a000_0;
    %load/vec4 v00000203c480a460_0;
    %xor;
    %store/vec4 v00000203c4809ce0_0, 0, 1;
    %jmp T_236;
    .thread T_236, $push;
    .scope S_00000203c4807930;
T_237 ;
    %wait E_00000203c3fd86a0;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47de540_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_237.0, 4;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47dd640_0, 0, 1;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47de540_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_237.2, 4;
    %load/vec4 v00000203c47de540_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_237.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_237.5, 8;
T_237.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_237.5, 8;
 ; End of false expr.
    %blend;
T_237.5;
    %store/vec4 v00000203c47dd640_0, 0, 1;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.6, 8;
    %load/vec4 v00000203c47dd640_0;
    %inv;
    %store/vec4 v00000203c47dd640_0, 0, 1;
T_237.6 ;
    %jmp T_237.3;
T_237.2 ;
    %load/vec4 v00000203c47de540_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_237.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_237.9, 8;
T_237.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_237.9, 8;
 ; End of false expr.
    %blend;
T_237.9;
    %store/vec4 v00000203c47dd640_0, 0, 1;
    %load/vec4 v00000203c47dcd80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.10, 8;
    %load/vec4 v00000203c47dd640_0;
    %inv;
    %store/vec4 v00000203c47dd640_0, 0, 1;
T_237.10 ;
T_237.3 ;
T_237.1 ;
    %jmp T_237;
    .thread T_237, $push;
    .scope S_00000203c4804410;
T_238 ;
    %wait E_00000203c3fd9020;
    %load/vec4 v00000203c47ddc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %load/vec4 v00000203c47de5e0_0;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v00000203c47dd3c0_0;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v00000203c47dc380_0, 0, 32;
    %load/vec4 v00000203c47ddc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.2, 8;
    %load/vec4 v00000203c47dd3c0_0;
    %jmp/1 T_238.3, 8;
T_238.2 ; End of true expr.
    %load/vec4 v00000203c47de5e0_0;
    %jmp/0 T_238.3, 8;
 ; End of false expr.
    %blend;
T_238.3;
    %store/vec4 v00000203c47dd8c0_0, 0, 32;
    %load/vec4 v00000203c47dd0a0_0;
    %load/vec4 v00000203c47de040_0;
    %sub;
    %store/vec4 v00000203c47dcc40_0, 0, 8;
    %load/vec4 v00000203c47dc100_0;
    %ix/getv 4, v00000203c47dcc40_0;
    %shiftr 4;
    %store/vec4 v00000203c47dc420_0, 0, 24;
    %load/vec4 v00000203c47dd320_0;
    %load/vec4 v00000203c47dd460_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_238.4, 8;
    %load/vec4 v00000203c47dc7e0_0;
    %pad/u 25;
    %load/vec4 v00000203c47dc420_0;
    %pad/u 25;
    %add;
    %jmp/1 T_238.5, 8;
T_238.4 ; End of true expr.
    %load/vec4 v00000203c47dc7e0_0;
    %pad/u 25;
    %load/vec4 v00000203c47dc420_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_238.5, 8;
 ; End of false expr.
    %blend;
T_238.5;
    %split/vec4 24;
    %store/vec4 v00000203c47ddd20_0, 0, 24;
    %store/vec4 v00000203c47dcb00_0, 0, 1;
    %load/vec4 v00000203c47dd0a0_0;
    %store/vec4 v00000203c47dc4c0_0, 0, 8;
    %load/vec4 v00000203c47dcb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.6, 8;
    %load/vec4 v00000203c47ddd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47ddd20_0, 0, 24;
    %load/vec4 v00000203c47dc4c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_238.8, 8;
    %load/vec4 v00000203c47dc4c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_238.9, 8;
T_238.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_238.9, 8;
 ; End of false expr.
    %blend;
T_238.9;
    %store/vec4 v00000203c47dc4c0_0, 0, 8;
    %jmp T_238.7;
T_238.6 ;
    %load/vec4 v00000203c47ddd20_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_238.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47ddd20_0, 0, 24;
    %jmp T_238.11;
T_238.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47dd5a0_0, 0, 32;
T_238.12 ;
    %load/vec4 v00000203c47ddd20_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_238.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47dc4c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_238.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_238.14, 9;
    %load/vec4 v00000203c47dd5a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_238.14;
    %flag_set/vec4 8;
    %jmp/0xz T_238.13, 8;
    %load/vec4 v00000203c47ddd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47ddd20_0, 0, 24;
    %load/vec4 v00000203c47dc4c0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47dc4c0_0, 0, 8;
    %load/vec4 v00000203c47dd5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47dd5a0_0, 0, 32;
    %jmp T_238.12;
T_238.13 ;
T_238.11 ;
T_238.7 ;
    %load/vec4 v00000203c47dd320_0;
    %load/vec4 v00000203c47dc4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47ddd20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47ddb40_0, 0, 32;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_00000203c48045a0;
T_239 ;
    %wait E_00000203c3fd8c60;
    %load/vec4 v00000203c4809880_0;
    %pad/u 9;
    %load/vec4 v00000203c4808520_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c48085c0_0, 0, 9;
    %load/vec4 v00000203c4808f20_0;
    %pad/u 48;
    %load/vec4 v00000203c48094c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c4808fc0_0, 0, 48;
    %load/vec4 v00000203c4808fc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %load/vec4 v00000203c4808fc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c4808ca0_0, 0, 23;
    %load/vec4 v00000203c48085c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c48085c0_0, 0, 9;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v00000203c4808fc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c4808ca0_0, 0, 23;
T_239.1 ;
    %load/vec4 v00000203c48085c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_239.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480a0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4808ca0_0, 0, 23;
    %jmp T_239.3;
T_239.2 ;
    %load/vec4 v00000203c48085c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_239.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480a0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c4808ca0_0, 0, 23;
    %jmp T_239.5;
T_239.4 ;
    %load/vec4 v00000203c48085c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480a0a0_0, 0, 8;
T_239.5 ;
T_239.3 ;
    %load/vec4 v00000203c4809ba0_0;
    %load/vec4 v00000203c4809e20_0;
    %xor;
    %store/vec4 v00000203c48096a0_0, 0, 1;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_00000203c48072f0;
T_240 ;
    %wait E_00000203c3fd8f20;
    %load/vec4 v00000203c4809560_0;
    %pad/u 9;
    %load/vec4 v00000203c4809c40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c480bea0_0, 0, 9;
    %load/vec4 v00000203c4809600_0;
    %pad/u 48;
    %load/vec4 v00000203c4808160_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c480c6c0_0, 0, 48;
    %load/vec4 v00000203c480c6c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %load/vec4 v00000203c480c6c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c480a820_0, 0, 23;
    %load/vec4 v00000203c480bea0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c480bea0_0, 0, 9;
    %jmp T_240.1;
T_240.0 ;
    %load/vec4 v00000203c480c6c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c480a820_0, 0, 23;
T_240.1 ;
    %load/vec4 v00000203c480bea0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_240.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480a1e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480a820_0, 0, 23;
    %jmp T_240.3;
T_240.2 ;
    %load/vec4 v00000203c480bea0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_240.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480a1e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480a820_0, 0, 23;
    %jmp T_240.5;
T_240.4 ;
    %load/vec4 v00000203c480bea0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480a1e0_0, 0, 8;
T_240.5 ;
T_240.3 ;
    %load/vec4 v00000203c4809f60_0;
    %load/vec4 v00000203c480a140_0;
    %xor;
    %store/vec4 v00000203c480c120_0, 0, 1;
    %jmp T_240;
    .thread T_240, $push;
    .scope S_00000203c4806350;
T_241 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c480b360_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480c4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480b220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480b400_0, 0, 32;
    %end;
    .thread T_241;
    .scope S_00000203c4806350;
T_242 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c480be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.0, 8;
    %load/vec4 v00000203c480b360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_242.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_242.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_242.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c480b360_0, 0, 3;
    %jmp T_242.6;
T_242.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c480b360_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480c4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c480b220_0, 0, 32;
    %jmp T_242.6;
T_242.3 ;
    %load/vec4 v00000203c480c800_0;
    %store/vec4 v00000203c480aaa0_0, 0, 32;
    %load/vec4 v00000203c480b360_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c480b360_0, 0, 3;
    %load/vec4 v00000203c480b220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480b220_0, 0, 32;
    %jmp T_242.6;
T_242.4 ;
    %load/vec4 v00000203c480c4e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_242.7, 5;
    %load/vec4 v00000203c480c8a0_0;
    %store/vec4 v00000203c480aaa0_0, 0, 32;
    %load/vec4 v00000203c480b220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480b220_0, 0, 32;
    %jmp T_242.8;
T_242.7 ;
    %load/vec4 v00000203c480b540_0;
    %store/vec4 v00000203c480b400_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c480b360_0, 0, 3;
    %load/vec4 v00000203c480b220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480b220_0, 0, 32;
T_242.8 ;
    %load/vec4 v00000203c480c4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480c4e0_0, 0, 32;
    %jmp T_242.6;
T_242.6 ;
    %pop/vec4 1;
T_242.0 ;
    %jmp T_242;
    .thread T_242;
    .scope S_00000203c4804be0;
T_243 ;
    %wait E_00000203c3fdc320;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47fa920_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_243.0, 4;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47faf60_0, 0, 1;
    %jmp T_243.1;
T_243.0 ;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47fa920_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_243.2, 4;
    %load/vec4 v00000203c47fa920_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_243.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_243.5, 8;
T_243.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_243.5, 8;
 ; End of false expr.
    %blend;
T_243.5;
    %store/vec4 v00000203c47faf60_0, 0, 1;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.6, 8;
    %load/vec4 v00000203c47faf60_0;
    %inv;
    %store/vec4 v00000203c47faf60_0, 0, 1;
T_243.6 ;
    %jmp T_243.3;
T_243.2 ;
    %load/vec4 v00000203c47fa920_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_243.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_243.9, 8;
T_243.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_243.9, 8;
 ; End of false expr.
    %blend;
T_243.9;
    %store/vec4 v00000203c47faf60_0, 0, 1;
    %load/vec4 v00000203c47fb8c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.10, 8;
    %load/vec4 v00000203c47faf60_0;
    %inv;
    %store/vec4 v00000203c47faf60_0, 0, 1;
T_243.10 ;
T_243.3 ;
T_243.1 ;
    %jmp T_243;
    .thread T_243, $push;
    .scope S_00000203c48077a0;
T_244 ;
    %wait E_00000203c3fdb920;
    %load/vec4 v00000203c47dde60_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %load/vec4 v00000203c47fba00_0;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v00000203c47fb5a0_0;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v00000203c47faa60_0, 0, 32;
    %load/vec4 v00000203c47dde60_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.2, 8;
    %load/vec4 v00000203c47fb5a0_0;
    %jmp/1 T_244.3, 8;
T_244.2 ; End of true expr.
    %load/vec4 v00000203c47fba00_0;
    %jmp/0 T_244.3, 8;
 ; End of false expr.
    %blend;
T_244.3;
    %store/vec4 v00000203c47fbbe0_0, 0, 32;
    %load/vec4 v00000203c47fb780_0;
    %load/vec4 v00000203c47face0_0;
    %sub;
    %store/vec4 v00000203c47dcce0_0, 0, 8;
    %load/vec4 v00000203c47fad80_0;
    %ix/getv 4, v00000203c47dcce0_0;
    %shiftr 4;
    %store/vec4 v00000203c47fbb40_0, 0, 24;
    %load/vec4 v00000203c47fb320_0;
    %load/vec4 v00000203c47fbe60_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_244.4, 8;
    %load/vec4 v00000203c47fa9c0_0;
    %pad/u 25;
    %load/vec4 v00000203c47fbb40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_244.5, 8;
T_244.4 ; End of true expr.
    %load/vec4 v00000203c47fa9c0_0;
    %pad/u 25;
    %load/vec4 v00000203c47fbb40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_244.5, 8;
 ; End of false expr.
    %blend;
T_244.5;
    %split/vec4 24;
    %store/vec4 v00000203c47fbf00_0, 0, 24;
    %store/vec4 v00000203c47dc2e0_0, 0, 1;
    %load/vec4 v00000203c47fb780_0;
    %store/vec4 v00000203c47fbd20_0, 0, 8;
    %load/vec4 v00000203c47dc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.6, 8;
    %load/vec4 v00000203c47fbf00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47fbf00_0, 0, 24;
    %load/vec4 v00000203c47fbd20_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_244.8, 8;
    %load/vec4 v00000203c47fbd20_0;
    %addi 1, 0, 8;
    %jmp/1 T_244.9, 8;
T_244.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_244.9, 8;
 ; End of false expr.
    %blend;
T_244.9;
    %store/vec4 v00000203c47fbd20_0, 0, 8;
    %jmp T_244.7;
T_244.6 ;
    %load/vec4 v00000203c47fbf00_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_244.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47fbf00_0, 0, 24;
    %jmp T_244.11;
T_244.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47dc240_0, 0, 32;
T_244.12 ;
    %load/vec4 v00000203c47fbf00_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_244.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47fbd20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_244.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_244.14, 9;
    %load/vec4 v00000203c47dc240_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_244.14;
    %flag_set/vec4 8;
    %jmp/0xz T_244.13, 8;
    %load/vec4 v00000203c47fbf00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47fbf00_0, 0, 24;
    %load/vec4 v00000203c47fbd20_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47fbd20_0, 0, 8;
    %load/vec4 v00000203c47dc240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47dc240_0, 0, 32;
    %jmp T_244.12;
T_244.13 ;
T_244.11 ;
T_244.7 ;
    %load/vec4 v00000203c47fb320_0;
    %load/vec4 v00000203c47fbd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47fbf00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47dd1e0_0, 0, 32;
    %jmp T_244;
    .thread T_244, $push;
    .scope S_00000203c4800bc0;
T_245 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c480e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c480ed80_0, 0, 32;
    %end;
    .thread T_245;
    .scope S_00000203c4800bc0;
T_246 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c480d980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_246.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_246.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_246.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_246.3, 6;
    %vpi_call 5 440 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
    %jmp T_246.5;
T_246.0 ;
    %vpi_call 5 359 "$display", "State %d: A = %h ", v00000203c480d980_0, v00000203c480f1e0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480e240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480dc00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c480e920_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c480e7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480de80_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c480df20_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000203c480ed80_0, 0, 32;
    %jmp T_246.5;
T_246.1 ;
    %load/vec4 v00000203c480e920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480e920_0, 0, 32;
    %vpi_call 5 373 "$display", "State: %d Clock: %d", v00000203c480d980_0, v00000203c480e920_0 {0 0 0};
    %vpi_call 5 374 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000203c480d980_0, v00000203c480f1e0_0, v00000203c480e7e0_0, v00000203c480d2a0_0 {0 0 0};
    %vpi_call 5 375 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000203c480d980_0, 32'b00111111100000000000000000000000, v00000203c480de80_0, v00000203c480d700_0 {0 0 0};
    %vpi_call 5 376 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000203c480d980_0, v00000203c480d700_0, v00000203c480df20_0, v00000203c480d7a0_0 {0 0 0};
    %vpi_call 5 377 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000203c480d980_0, v00000203c480d2a0_0, v00000203c480d7a0_0, v00000203c480db60_0 {0 0 0};
    %vpi_call 5 378 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000203c480d980_0, v00000203c480db60_0, v00000203c480ed80_0, v00000203c480e740_0 {0 0 0};
    %load/vec4 v00000203c480d980_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c480e9c0_0, 0, 1;
    %jmp T_246.5;
T_246.2 ;
    %vpi_call 5 389 "$display", "clock: %d\012", v00000203c480e920_0 {0 0 0};
    %load/vec4 v00000203c480e240_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_246.6, 5;
    %load/vec4 v00000203c480dc00_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_246.8, 5;
    %vpi_call 5 394 "$display", "index_division: %d\012", v00000203c480dc00_0 {0 0 0};
    %load/vec4 v00000203c480e920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480e920_0, 0, 32;
    %load/vec4 v00000203c480dc00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480dc00_0, 0, 32;
    %jmp T_246.9;
T_246.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c480e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c480dc00_0, 0, 32;
    %load/vec4 v00000203c480e240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480e240_0, 0, 32;
    %load/vec4 v00000203c480e920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480e920_0, 0, 32;
    %load/vec4 v00000203c480d980_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
T_246.9 ;
    %jmp T_246.7;
T_246.6 ;
    %load/vec4 v00000203c480e920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c480e920_0, 0, 32;
    %load/vec4 v00000203c480e740_0;
    %store/vec4 v00000203c480eec0_0, 0, 32;
    %load/vec4 v00000203c480e920_0;
    %addi 1, 0, 32;
    %vpi_call 5 416 "$display", "State %d: clk = %d", v00000203c480d980_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
T_246.7 ;
    %jmp T_246.5;
T_246.3 ;
    %load/vec4 v00000203c480d2a0_0;
    %store/vec4 v00000203c480e7e0_0, 0, 32;
    %load/vec4 v00000203c480d700_0;
    %store/vec4 v00000203c480de80_0, 0, 32;
    %load/vec4 v00000203c480d7a0_0;
    %store/vec4 v00000203c480df20_0, 0, 32;
    %load/vec4 v00000203c480e740_0;
    %store/vec4 v00000203c480ed80_0, 0, 32;
    %vpi_call 5 428 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000203c480d980_0, v00000203c480f1e0_0, v00000203c480e7e0_0, v00000203c480d2a0_0 {0 0 0};
    %vpi_call 5 429 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000203c480d980_0, 32'b00111111100000000000000000000000, v00000203c480de80_0, v00000203c480d700_0 {0 0 0};
    %vpi_call 5 430 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000203c480d980_0, v00000203c480d700_0, v00000203c480df20_0, v00000203c480d7a0_0 {0 0 0};
    %vpi_call 5 431 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000203c480d980_0, v00000203c480d2a0_0, v00000203c480d7a0_0, v00000203c480db60_0 {0 0 0};
    %vpi_call 5 432 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000203c480d980_0, v00000203c480db60_0, v00000203c480ed80_0, v00000203c480e740_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c480d980_0, 0, 3;
    %jmp T_246.5;
T_246.5 ;
    %pop/vec4 1;
    %jmp T_246;
    .thread T_246;
    .scope S_00000203c48019d0;
T_247 ;
    %wait E_00000203c3fda6a0;
    %load/vec4 v00000203c47f6c80_0;
    %pad/u 9;
    %load/vec4 v00000203c47f5ec0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47f5b00_0, 0, 9;
    %load/vec4 v00000203c47f6780_0;
    %pad/u 48;
    %load/vec4 v00000203c47f6f00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47f7040_0, 0, 48;
    %load/vec4 v00000203c47f7040_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %load/vec4 v00000203c47f7040_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47f6fa0_0, 0, 23;
    %load/vec4 v00000203c47f5b00_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47f5b00_0, 0, 9;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v00000203c47f7040_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47f6fa0_0, 0, 23;
T_247.1 ;
    %load/vec4 v00000203c47f5b00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_247.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47f5420_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f6fa0_0, 0, 23;
    %jmp T_247.3;
T_247.2 ;
    %load/vec4 v00000203c47f5b00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_247.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47f5420_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f6fa0_0, 0, 23;
    %jmp T_247.5;
T_247.4 ;
    %load/vec4 v00000203c47f5b00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47f5420_0, 0, 8;
T_247.5 ;
T_247.3 ;
    %load/vec4 v00000203c47f5e20_0;
    %load/vec4 v00000203c47f6dc0_0;
    %xor;
    %store/vec4 v00000203c47f6500_0, 0, 1;
    %jmp T_247;
    .thread T_247, $push;
    .scope S_00000203c48000d0;
T_248 ;
    %wait E_00000203c3fd9ee0;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47f3bc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_248.0, 4;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47f4160_0, 0, 1;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f3bc0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_248.2, 4;
    %load/vec4 v00000203c47f3bc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_248.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_248.5, 8;
T_248.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_248.5, 8;
 ; End of false expr.
    %blend;
T_248.5;
    %store/vec4 v00000203c47f4160_0, 0, 1;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.6, 8;
    %load/vec4 v00000203c47f4160_0;
    %inv;
    %store/vec4 v00000203c47f4160_0, 0, 1;
T_248.6 ;
    %jmp T_248.3;
T_248.2 ;
    %load/vec4 v00000203c47f3bc0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_248.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_248.9, 8;
T_248.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_248.9, 8;
 ; End of false expr.
    %blend;
T_248.9;
    %store/vec4 v00000203c47f4160_0, 0, 1;
    %load/vec4 v00000203c47f3760_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.10, 8;
    %load/vec4 v00000203c47f4160_0;
    %inv;
    %store/vec4 v00000203c47f4160_0, 0, 1;
T_248.10 ;
T_248.3 ;
T_248.1 ;
    %jmp T_248;
    .thread T_248, $push;
    .scope S_00000203c4801840;
T_249 ;
    %wait E_00000203c3fd9920;
    %load/vec4 v00000203c47f48e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %load/vec4 v00000203c47f33a0_0;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v00000203c47f4de0_0;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v00000203c47f4d40_0, 0, 32;
    %load/vec4 v00000203c47f48e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.2, 8;
    %load/vec4 v00000203c47f4de0_0;
    %jmp/1 T_249.3, 8;
T_249.2 ; End of true expr.
    %load/vec4 v00000203c47f33a0_0;
    %jmp/0 T_249.3, 8;
 ; End of false expr.
    %blend;
T_249.3;
    %store/vec4 v00000203c47f2c20_0, 0, 32;
    %load/vec4 v00000203c47f3620_0;
    %load/vec4 v00000203c47f4fc0_0;
    %sub;
    %store/vec4 v00000203c47f4980_0, 0, 8;
    %load/vec4 v00000203c47f4ac0_0;
    %ix/getv 4, v00000203c47f4980_0;
    %shiftr 4;
    %store/vec4 v00000203c47f2fe0_0, 0, 24;
    %load/vec4 v00000203c47f4020_0;
    %load/vec4 v00000203c47f3800_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_249.4, 8;
    %load/vec4 v00000203c47f4ca0_0;
    %pad/u 25;
    %load/vec4 v00000203c47f2fe0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_249.5, 8;
T_249.4 ; End of true expr.
    %load/vec4 v00000203c47f4ca0_0;
    %pad/u 25;
    %load/vec4 v00000203c47f2fe0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_249.5, 8;
 ; End of false expr.
    %blend;
T_249.5;
    %split/vec4 24;
    %store/vec4 v00000203c47f38a0_0, 0, 24;
    %store/vec4 v00000203c47f31c0_0, 0, 1;
    %load/vec4 v00000203c47f3620_0;
    %store/vec4 v00000203c47f4f20_0, 0, 8;
    %load/vec4 v00000203c47f31c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.6, 8;
    %load/vec4 v00000203c47f38a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47f38a0_0, 0, 24;
    %load/vec4 v00000203c47f4f20_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_249.8, 8;
    %load/vec4 v00000203c47f4f20_0;
    %addi 1, 0, 8;
    %jmp/1 T_249.9, 8;
T_249.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_249.9, 8;
 ; End of false expr.
    %blend;
T_249.9;
    %store/vec4 v00000203c47f4f20_0, 0, 8;
    %jmp T_249.7;
T_249.6 ;
    %load/vec4 v00000203c47f38a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_249.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47f38a0_0, 0, 24;
    %jmp T_249.11;
T_249.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f3080_0, 0, 32;
T_249.12 ;
    %load/vec4 v00000203c47f38a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_249.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47f4f20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_249.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_249.14, 9;
    %load/vec4 v00000203c47f3080_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_249.14;
    %flag_set/vec4 8;
    %jmp/0xz T_249.13, 8;
    %load/vec4 v00000203c47f38a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47f38a0_0, 0, 24;
    %load/vec4 v00000203c47f4f20_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47f4f20_0, 0, 8;
    %load/vec4 v00000203c47f3080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f3080_0, 0, 32;
    %jmp T_249.12;
T_249.13 ;
T_249.11 ;
T_249.7 ;
    %load/vec4 v00000203c47f4020_0;
    %load/vec4 v00000203c47f4f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47f38a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47f4b60_0, 0, 32;
    %jmp T_249;
    .thread T_249, $push;
    .scope S_00000203c4801e80;
T_250 ;
    %wait E_00000203c3fdb2e0;
    %load/vec4 v00000203c47f6000_0;
    %pad/u 9;
    %load/vec4 v00000203c47f5c40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47f75e0_0, 0, 9;
    %load/vec4 v00000203c47f51a0_0;
    %pad/u 48;
    %load/vec4 v00000203c47f7220_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47f7720_0, 0, 48;
    %load/vec4 v00000203c47f7720_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %load/vec4 v00000203c47f7720_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47f74a0_0, 0, 23;
    %load/vec4 v00000203c47f75e0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47f75e0_0, 0, 9;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v00000203c47f7720_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47f74a0_0, 0, 23;
T_250.1 ;
    %load/vec4 v00000203c47f75e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_250.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47f7860_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f74a0_0, 0, 23;
    %jmp T_250.3;
T_250.2 ;
    %load/vec4 v00000203c47f75e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_250.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47f7860_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f74a0_0, 0, 23;
    %jmp T_250.5;
T_250.4 ;
    %load/vec4 v00000203c47f75e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47f7860_0, 0, 8;
T_250.5 ;
T_250.3 ;
    %load/vec4 v00000203c47f70e0_0;
    %load/vec4 v00000203c47f65a0_0;
    %xor;
    %store/vec4 v00000203c47f7540_0, 0, 1;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_00000203c4800580;
T_251 ;
    %wait E_00000203c3fdac20;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47f3260_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_251.0, 4;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47f4480_0, 0, 1;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f3260_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_251.2, 4;
    %load/vec4 v00000203c47f3260_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_251.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_251.5, 8;
T_251.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_251.5, 8;
 ; End of false expr.
    %blend;
T_251.5;
    %store/vec4 v00000203c47f4480_0, 0, 1;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.6, 8;
    %load/vec4 v00000203c47f4480_0;
    %inv;
    %store/vec4 v00000203c47f4480_0, 0, 1;
T_251.6 ;
    %jmp T_251.3;
T_251.2 ;
    %load/vec4 v00000203c47f3260_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_251.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_251.9, 8;
T_251.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_251.9, 8;
 ; End of false expr.
    %blend;
T_251.9;
    %store/vec4 v00000203c47f4480_0, 0, 1;
    %load/vec4 v00000203c47f34e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.10, 8;
    %load/vec4 v00000203c47f4480_0;
    %inv;
    %store/vec4 v00000203c47f4480_0, 0, 1;
T_251.10 ;
T_251.3 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251, $push;
    .scope S_00000203c4800a30;
T_252 ;
    %wait E_00000203c3fd9d60;
    %load/vec4 v00000203c47f6d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %load/vec4 v00000203c47f3c60_0;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v00000203c47f3da0_0;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v00000203c47f3d00_0, 0, 32;
    %load/vec4 v00000203c47f6d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.2, 8;
    %load/vec4 v00000203c47f3da0_0;
    %jmp/1 T_252.3, 8;
T_252.2 ; End of true expr.
    %load/vec4 v00000203c47f3c60_0;
    %jmp/0 T_252.3, 8;
 ; End of false expr.
    %blend;
T_252.3;
    %store/vec4 v00000203c47f6640_0, 0, 32;
    %load/vec4 v00000203c47f4c00_0;
    %load/vec4 v00000203c47f5a60_0;
    %sub;
    %store/vec4 v00000203c47f6460_0, 0, 8;
    %load/vec4 v00000203c47f61e0_0;
    %ix/getv 4, v00000203c47f6460_0;
    %shiftr 4;
    %store/vec4 v00000203c47f5880_0, 0, 24;
    %load/vec4 v00000203c47f36c0_0;
    %load/vec4 v00000203c47f68c0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_252.4, 8;
    %load/vec4 v00000203c47f3300_0;
    %pad/u 25;
    %load/vec4 v00000203c47f5880_0;
    %pad/u 25;
    %add;
    %jmp/1 T_252.5, 8;
T_252.4 ; End of true expr.
    %load/vec4 v00000203c47f3300_0;
    %pad/u 25;
    %load/vec4 v00000203c47f5880_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_252.5, 8;
 ; End of false expr.
    %blend;
T_252.5;
    %split/vec4 24;
    %store/vec4 v00000203c47f5920_0, 0, 24;
    %store/vec4 v00000203c47f6280_0, 0, 1;
    %load/vec4 v00000203c47f4c00_0;
    %store/vec4 v00000203c47f6e60_0, 0, 8;
    %load/vec4 v00000203c47f6280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.6, 8;
    %load/vec4 v00000203c47f5920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47f5920_0, 0, 24;
    %load/vec4 v00000203c47f6e60_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_252.8, 8;
    %load/vec4 v00000203c47f6e60_0;
    %addi 1, 0, 8;
    %jmp/1 T_252.9, 8;
T_252.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_252.9, 8;
 ; End of false expr.
    %blend;
T_252.9;
    %store/vec4 v00000203c47f6e60_0, 0, 8;
    %jmp T_252.7;
T_252.6 ;
    %load/vec4 v00000203c47f5920_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_252.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47f5920_0, 0, 24;
    %jmp T_252.11;
T_252.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f7680_0, 0, 32;
T_252.12 ;
    %load/vec4 v00000203c47f5920_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_252.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47f6e60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_252.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_252.14, 9;
    %load/vec4 v00000203c47f7680_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_252.14;
    %flag_set/vec4 8;
    %jmp/0xz T_252.13, 8;
    %load/vec4 v00000203c47f5920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47f5920_0, 0, 24;
    %load/vec4 v00000203c47f6e60_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47f6e60_0, 0, 8;
    %load/vec4 v00000203c47f7680_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f7680_0, 0, 32;
    %jmp T_252.12;
T_252.13 ;
T_252.11 ;
T_252.7 ;
    %load/vec4 v00000203c47f36c0_0;
    %load/vec4 v00000203c47f6e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47f5920_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47f6320_0, 0, 32;
    %jmp T_252;
    .thread T_252, $push;
    .scope S_00000203c4800260;
T_253 ;
    %wait E_00000203c3fdb160;
    %load/vec4 v00000203c47f5560_0;
    %pad/u 9;
    %load/vec4 v00000203c47f57e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47f8c60_0, 0, 9;
    %load/vec4 v00000203c47f5600_0;
    %pad/u 48;
    %load/vec4 v00000203c47f5ce0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47f9840_0, 0, 48;
    %load/vec4 v00000203c47f9840_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %load/vec4 v00000203c47f9840_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47f7b80_0, 0, 23;
    %load/vec4 v00000203c47f8c60_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47f8c60_0, 0, 9;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v00000203c47f9840_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47f7b80_0, 0, 23;
T_253.1 ;
    %load/vec4 v00000203c47f8c60_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_253.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47f9d40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f7b80_0, 0, 23;
    %jmp T_253.3;
T_253.2 ;
    %load/vec4 v00000203c47f8c60_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_253.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47f9d40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f7b80_0, 0, 23;
    %jmp T_253.5;
T_253.4 ;
    %load/vec4 v00000203c47f8c60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47f9d40_0, 0, 8;
T_253.5 ;
T_253.3 ;
    %load/vec4 v00000203c47f56a0_0;
    %load/vec4 v00000203c47f6140_0;
    %xor;
    %store/vec4 v00000203c47f8bc0_0, 0, 1;
    %jmp T_253;
    .thread T_253, $push;
    .scope S_00000203c4800710;
T_254 ;
    %wait E_00000203c3fdb360;
    %load/vec4 v00000203c47f8ee0_0;
    %pad/u 9;
    %load/vec4 v00000203c47f7a40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c47f95c0_0, 0, 9;
    %load/vec4 v00000203c47f8120_0;
    %pad/u 48;
    %load/vec4 v00000203c47f89e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c47f8e40_0, 0, 48;
    %load/vec4 v00000203c47f8e40_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %load/vec4 v00000203c47f8e40_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c47f8da0_0, 0, 23;
    %load/vec4 v00000203c47f95c0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c47f95c0_0, 0, 9;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v00000203c47f8e40_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c47f8da0_0, 0, 23;
T_254.1 ;
    %load/vec4 v00000203c47f95c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_254.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c47f8940_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f8da0_0, 0, 23;
    %jmp T_254.3;
T_254.2 ;
    %load/vec4 v00000203c47f95c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_254.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c47f8940_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c47f8da0_0, 0, 23;
    %jmp T_254.5;
T_254.4 ;
    %load/vec4 v00000203c47f95c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c47f8940_0, 0, 8;
T_254.5 ;
T_254.3 ;
    %load/vec4 v00000203c47f97a0_0;
    %load/vec4 v00000203c47f8580_0;
    %xor;
    %store/vec4 v00000203c47f98e0_0, 0, 1;
    %jmp T_254;
    .thread T_254, $push;
    .scope S_00000203c4800d50;
T_255 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47f8800_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f9fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f8300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47fa060_0, 0, 32;
    %end;
    .thread T_255;
    .scope S_00000203c4800d50;
T_256 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c47f88a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %load/vec4 v00000203c47f8800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_256.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_256.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_256.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47f8800_0, 0, 3;
    %jmp T_256.6;
T_256.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203c47f8800_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f9fc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000203c47f8300_0, 0, 32;
    %jmp T_256.6;
T_256.3 ;
    %load/vec4 v00000203c47f9de0_0;
    %store/vec4 v00000203c47f7fe0_0, 0, 32;
    %load/vec4 v00000203c47f8800_0;
    %addi 1, 0, 3;
    %store/vec4 v00000203c47f8800_0, 0, 3;
    %load/vec4 v00000203c47f8300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f8300_0, 0, 32;
    %jmp T_256.6;
T_256.4 ;
    %load/vec4 v00000203c47f9fc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_256.7, 5;
    %load/vec4 v00000203c47f90c0_0;
    %store/vec4 v00000203c47f7fe0_0, 0, 32;
    %load/vec4 v00000203c47f8300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f8300_0, 0, 32;
    %jmp T_256.8;
T_256.7 ;
    %load/vec4 v00000203c47f9b60_0;
    %store/vec4 v00000203c47fa060_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203c47f8800_0, 0, 3;
    %load/vec4 v00000203c47f8300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f8300_0, 0, 32;
T_256.8 ;
    %load/vec4 v00000203c47f9fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f9fc0_0, 0, 32;
    %jmp T_256.6;
T_256.6 ;
    %pop/vec4 1;
T_256.0 ;
    %jmp T_256;
    .thread T_256;
    .scope S_00000203c4807ac0;
T_257 ;
    %wait E_00000203c3fd9320;
    %load/vec4 v00000203c480dfc0_0;
    %pad/u 9;
    %load/vec4 v00000203c480e560_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c480d520_0, 0, 9;
    %load/vec4 v00000203c480f140_0;
    %pad/u 48;
    %load/vec4 v00000203c480dca0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c480dd40_0, 0, 48;
    %load/vec4 v00000203c480dd40_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %load/vec4 v00000203c480dd40_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c480e2e0_0, 0, 23;
    %load/vec4 v00000203c480d520_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c480d520_0, 0, 9;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v00000203c480dd40_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c480e2e0_0, 0, 23;
T_257.1 ;
    %load/vec4 v00000203c480d520_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_257.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480d480_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480e2e0_0, 0, 23;
    %jmp T_257.3;
T_257.2 ;
    %load/vec4 v00000203c480d520_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_257.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480d480_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480e2e0_0, 0, 23;
    %jmp T_257.5;
T_257.4 ;
    %load/vec4 v00000203c480d520_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480d480_0, 0, 8;
T_257.5 ;
T_257.3 ;
    %load/vec4 v00000203c480ea60_0;
    %load/vec4 v00000203c480e060_0;
    %xor;
    %store/vec4 v00000203c480eb00_0, 0, 1;
    %jmp T_257;
    .thread T_257, $push;
    .scope S_00000203c4805540;
T_258 ;
    %wait E_00000203c44c25a0;
    %load/vec4 v00000203c480e100_0;
    %pad/u 9;
    %load/vec4 v00000203c480e600_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000203c480f640_0, 0, 9;
    %load/vec4 v00000203c480e1a0_0;
    %pad/u 48;
    %load/vec4 v00000203c480eba0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000203c480f780_0, 0, 48;
    %load/vec4 v00000203c480f780_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %load/vec4 v00000203c480f780_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000203c480f460_0, 0, 23;
    %load/vec4 v00000203c480f640_0;
    %addi 1, 0, 9;
    %store/vec4 v00000203c480f640_0, 0, 9;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v00000203c480f780_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000203c480f460_0, 0, 23;
T_258.1 ;
    %load/vec4 v00000203c480f640_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_258.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000203c480f3c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480f460_0, 0, 23;
    %jmp T_258.3;
T_258.2 ;
    %load/vec4 v00000203c480f640_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_258.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203c480f3c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000203c480f460_0, 0, 23;
    %jmp T_258.5;
T_258.4 ;
    %load/vec4 v00000203c480f640_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000203c480f3c0_0, 0, 8;
T_258.5 ;
T_258.3 ;
    %load/vec4 v00000203c480e4c0_0;
    %load/vec4 v00000203c480ec40_0;
    %xor;
    %store/vec4 v00000203c480f500_0, 0, 1;
    %jmp T_258;
    .thread T_258, $push;
    .scope S_00000203c48016b0;
T_259 ;
    %wait E_00000203c3fda360;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000203c47f1f00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_259.0, 4;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000203c47f20e0_0, 0, 1;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f1f00_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_259.2, 4;
    %load/vec4 v00000203c47f1f00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_259.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_259.5, 8;
T_259.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_259.5, 8;
 ; End of false expr.
    %blend;
T_259.5;
    %store/vec4 v00000203c47f20e0_0, 0, 1;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.6, 8;
    %load/vec4 v00000203c47f20e0_0;
    %inv;
    %store/vec4 v00000203c47f20e0_0, 0, 1;
T_259.6 ;
    %jmp T_259.3;
T_259.2 ;
    %load/vec4 v00000203c47f1f00_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_259.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_259.9, 8;
T_259.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_259.9, 8;
 ; End of false expr.
    %blend;
T_259.9;
    %store/vec4 v00000203c47f20e0_0, 0, 1;
    %load/vec4 v00000203c47f0b00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.10, 8;
    %load/vec4 v00000203c47f20e0_0;
    %inv;
    %store/vec4 v00000203c47f20e0_0, 0, 1;
T_259.10 ;
T_259.3 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259, $push;
    .scope S_00000203c4801cf0;
T_260 ;
    %wait E_00000203c4647440;
    %load/vec4 v00000203c47f40c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %load/vec4 v00000203c47f3580_0;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v00000203c47f4520_0;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v00000203c47f42a0_0, 0, 32;
    %load/vec4 v00000203c47f40c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.2, 8;
    %load/vec4 v00000203c47f4520_0;
    %jmp/1 T_260.3, 8;
T_260.2 ; End of true expr.
    %load/vec4 v00000203c47f3580_0;
    %jmp/0 T_260.3, 8;
 ; End of false expr.
    %blend;
T_260.3;
    %store/vec4 v00000203c47f4660_0, 0, 32;
    %load/vec4 v00000203c47f4840_0;
    %load/vec4 v00000203c47f39e0_0;
    %sub;
    %store/vec4 v00000203c47f3120_0, 0, 8;
    %load/vec4 v00000203c47f4700_0;
    %ix/getv 4, v00000203c47f3120_0;
    %shiftr 4;
    %store/vec4 v00000203c47f45c0_0, 0, 24;
    %load/vec4 v00000203c47f2d60_0;
    %load/vec4 v00000203c47f2a40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_260.4, 8;
    %load/vec4 v00000203c47f4200_0;
    %pad/u 25;
    %load/vec4 v00000203c47f45c0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_260.5, 8;
T_260.4 ; End of true expr.
    %load/vec4 v00000203c47f4200_0;
    %pad/u 25;
    %load/vec4 v00000203c47f45c0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_260.5, 8;
 ; End of false expr.
    %blend;
T_260.5;
    %split/vec4 24;
    %store/vec4 v00000203c47f2900_0, 0, 24;
    %store/vec4 v00000203c47f3f80_0, 0, 1;
    %load/vec4 v00000203c47f4840_0;
    %store/vec4 v00000203c47f3e40_0, 0, 8;
    %load/vec4 v00000203c47f3f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.6, 8;
    %load/vec4 v00000203c47f2900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000203c47f2900_0, 0, 24;
    %load/vec4 v00000203c47f3e40_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_260.8, 8;
    %load/vec4 v00000203c47f3e40_0;
    %addi 1, 0, 8;
    %jmp/1 T_260.9, 8;
T_260.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_260.9, 8;
 ; End of false expr.
    %blend;
T_260.9;
    %store/vec4 v00000203c47f3e40_0, 0, 8;
    %jmp T_260.7;
T_260.6 ;
    %load/vec4 v00000203c47f2900_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_260.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000203c47f2900_0, 0, 24;
    %jmp T_260.11;
T_260.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c47f2b80_0, 0, 32;
T_260.12 ;
    %load/vec4 v00000203c47f2900_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_260.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000203c47f3e40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_260.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_260.14, 9;
    %load/vec4 v00000203c47f2b80_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_260.14;
    %flag_set/vec4 8;
    %jmp/0xz T_260.13, 8;
    %load/vec4 v00000203c47f2900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000203c47f2900_0, 0, 24;
    %load/vec4 v00000203c47f3e40_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203c47f3e40_0, 0, 8;
    %load/vec4 v00000203c47f2b80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c47f2b80_0, 0, 32;
    %jmp T_260.12;
T_260.13 ;
T_260.11 ;
T_260.7 ;
    %load/vec4 v00000203c47f2d60_0;
    %load/vec4 v00000203c47f3e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000203c47f2900_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c47f4a20_0, 0, 32;
    %jmp T_260;
    .thread T_260, $push;
    .scope S_00000203c4801520;
T_261 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4812980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4812fc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c48150e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812ac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4814000_0, 0, 1;
    %end;
    .thread T_261;
    .scope S_00000203c4801520;
T_262 ;
    %wait E_00000203c464acc0;
    %load/vec4 v00000203c4813ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %load/vec4 v00000203c4812c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_262.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_262.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_262.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_262.5, 6;
    %vpi_call 4 528 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_262.7;
T_262.2 ;
    %load/vec4 v00000203c4812b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_262.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_262.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_262.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_262.11, 6;
    %vpi_call 4 482 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
    %jmp T_262.13;
T_262.8 ;
    %vpi_call 4 447 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 449 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c4812b60_0, v00000203c48136a0_0, v00000203c4812e80_0, v00000203c48141e0_0, v00000203c4813060_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4814460_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4814dc0_0, 0, 32;
    %jmp T_262.13;
T_262.9 ;
    %vpi_call 4 457 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c4812b60_0, v00000203c48136a0_0, v00000203c4812e80_0, v00000203c48141e0_0, v00000203c4813060_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c4814000_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
    %jmp T_262.13;
T_262.10 ;
    %vpi_call 4 465 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000203c4812b60_0, v00000203c4814dc0_0, v00000203c48136a0_0, v00000203c4812e80_0, v00000203c48141e0_0, v00000203c4813060_0 {0 0 0};
    %load/vec4 v00000203c4814dc0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_262.14, 5;
    %load/vec4 v00000203c4814dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203c4814dc0_0, 0, 32;
    %load/vec4 v00000203c4814460_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4814460_0, 0, 2;
    %jmp T_262.15;
T_262.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c4814000_0, 0, 1;
    %load/vec4 v00000203c4812b60_0;
    %addi 1, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
T_262.15 ;
    %jmp T_262.13;
T_262.11 ;
    %load/vec4 v00000203c4813060_0;
    %store/vec4 v00000203c4813c40_0, 0, 32;
    %vpi_call 4 478 "$display", "State: %d | D1_OUT = %h | a = %h ", v00000203c4812b60_0, v00000203c4813060_0, v00000203c4813c40_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
    %jmp T_262.13;
T_262.13 ;
    %pop/vec4 1;
    %jmp T_262.7;
T_262.3 ;
    %load/vec4 v00000203c4812ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_262.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_262.17, 6;
    %vpi_call 4 499 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_262.19;
T_262.16 ;
    %load/vec4 v00000203c4813100_0;
    %store/vec4 v00000203c4814460_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4812ac0_0, 0, 2;
    %jmp T_262.19;
T_262.17 ;
    %load/vec4 v00000203c4812e80_0;
    %store/vec4 v00000203c4812fc0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812ac0_0, 0, 2;
    %jmp T_262.19;
T_262.19 ;
    %pop/vec4 1;
    %jmp T_262.7;
T_262.4 ;
    %load/vec4 v00000203c4812660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_262.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_262.21, 6;
    %vpi_call 4 515 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_262.23;
T_262.20 ;
    %load/vec4 v00000203c4813100_0;
    %store/vec4 v00000203c4814460_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203c4812660_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203c48150e0_0, 0, 1;
    %jmp T_262.23;
T_262.21 ;
    %load/vec4 v00000203c4812e80_0;
    %store/vec4 v00000203c4812fc0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812660_0, 0, 2;
    %jmp T_262.23;
T_262.23 ;
    %pop/vec4 1;
    %jmp T_262.7;
T_262.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812ac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203c4812660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203c48150e0_0, 0, 1;
    %jmp T_262.7;
T_262.7 ;
    %pop/vec4 1;
T_262.0 ;
    %jmp T_262;
    .thread T_262;
    .scope S_00000203c43df740;
T_263 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4819460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4817ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4817b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48189c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48184c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4817d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4818600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48195a0_0, 0, 32;
    %end;
    .thread T_263;
    .scope S_00000203c46dc1c0;
T_264 ;
    %wait E_00000203c44c59a0;
    %load/vec4 v00000203c4818ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_264.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_264.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_264.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_264.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_264.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_264.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_264.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_264.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_264.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_264.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_264.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_264.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_264.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_264.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_264.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_264.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000203c4817480_0, 0, 7;
    %jmp T_264.17;
T_264.17 ;
    %pop/vec4 1;
    %jmp T_264;
    .thread T_264, $push;
    .scope S_00000203c4408f20;
T_265 ;
    %wait E_00000203c44c5b60;
    %load/vec4 v00000203c4817660_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000203c4817700_0, 0, 1;
    %load/vec4 v00000203c4817660_0;
    %parti/s 8, 23, 6;
    %subi 127, 0, 8;
    %store/vec4 v00000203c4818e20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000203c4817660_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000203c4819140_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c48175c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203c4819640_0, 0, 32;
    %load/vec4 v00000203c4818e20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203c48175c0_0, 4, 8;
    %load/vec4 v00000203c4819140_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000203c4819640_0, 4, 24;
    %load/vec4 v00000203c4818e20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_265.0, 5;
    %load/vec4 v00000203c4819140_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000203c4818e20_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000203c48175c0_0, 0, 32;
T_265.0 ;
    %load/vec4 v00000203c4818e20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_265.2, 5;
    %load/vec4 v00000203c4819140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000203c4818e20_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v00000203c4819640_0, 0, 32;
    %load/vec4 v00000203c4819640_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000203c4818e20_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000203c4819640_0, 0, 32;
    %jmp T_265.3;
T_265.2 ;
    %load/vec4 v00000203c4819140_0;
    %pad/u 32;
    %load/vec4 v00000203c4818e20_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000203c4819640_0, 0, 32;
T_265.3 ;
    %jmp T_265;
    .thread T_265, $push;
    .scope S_00000203c44bdf00;
T_266 ;
    %wait E_00000203c44c7160;
    %load/vec4 v00000203c4817200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203c48190a0_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v00000203c4819000_0;
    %assign/vec4 v00000203c48190a0_0, 0;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\NeuralNetworkFPGA.v";
    ".\layer.v";
    ".\neuron.v";
    ".\alu.v";
    ".\miscellaneous.v";
