block/MRSUBG:
  items:
  - name: RF_FSM0_TIMEOUT
    description: RF_FSM0_TIMEOUT register.
    byte_offset: 0
    fieldset: RF_FSM0_TIMEOUT
  - name: RF_FSM1_TIMEOUT
    description: RF_FSM1_TIMEOUT register.
    byte_offset: 4
    fieldset: RF_FSM1_TIMEOUT
  - name: RF_FSM2_TIMEOUT
    description: RF_FSM2_TIMEOUT register.
    byte_offset: 8
    fieldset: RF_FSM2_TIMEOUT
  - name: RF_FSM3_TIMEOUT
    description: RF_FSM3_TIMEOUT register.
    byte_offset: 12
    fieldset: RF_FSM3_TIMEOUT
  - name: RF_FSM4_TIMEOUT
    description: RF_FSM4_TIMEOUT register.
    byte_offset: 16
    fieldset: RF_FSM4_TIMEOUT
  - name: RF_FSM5_TIMEOUT
    description: RF_FSM5_TIMEOUT register.
    byte_offset: 20
    fieldset: RF_FSM5_TIMEOUT
  - name: RF_FSM6_TIMEOUT
    description: RF_FSM6_TIMEOUT register.
    byte_offset: 24
    fieldset: RF_FSM6_TIMEOUT
  - name: RF_FSM7_TIMEOUT
    description: RF_FSM7_TIMEOUT register.
    byte_offset: 28
    fieldset: RF_FSM7_TIMEOUT
  - name: AFC0_CONFIG
    description: AFC0_CONFIG register.
    byte_offset: 32
    fieldset: AFC0_CONFIG
  - name: AFC1_CONFIG
    description: AFC1_CONFIG register.
    byte_offset: 36
    fieldset: AFC1_CONFIG
  - name: AFC2_CONFIG
    description: AFC2_CONFIG register.
    byte_offset: 40
    fieldset: AFC2_CONFIG
  - name: AFC3_CONFIG
    description: AFC3_CONFIG register.
    byte_offset: 44
    fieldset: AFC3_CONFIG
  - name: CLKREC_CTRL0
    description: CLKREC_CTRL0 register.
    byte_offset: 48
    fieldset: CLKREC_CTRL0
  - name: CLKREC_CTRL1
    description: CLKREC_CTRL1 register.
    byte_offset: 52
    fieldset: CLKREC_CTRL1
  - name: DCREM_CTRL0
    description: DCREM_CTRL0 register.
    byte_offset: 56
    fieldset: DCREM_CTRL0
  - name: IQC_CTRL0
    description: IQC_CTRL0 register.
    byte_offset: 64
    fieldset: IQC_CTRL0
  - name: IQC_CTRL1
    description: IQC_CTRL1 register.
    byte_offset: 68
    fieldset: IQC_CTRL1
  - name: IQC_CTRL2
    description: IQC_CTRL2 register.
    byte_offset: 72
    fieldset: IQC_CTRL2
  - name: IQC_CTRL3
    description: IQC_CTRL3 register.
    byte_offset: 76
    fieldset: IQC_CTRL3
  - name: AGC_ANA_ENG
    description: AGC_ANA_ENG register.
    byte_offset: 80
    fieldset: AGC_ANA_ENG
  - name: AGC0_CTRL
    description: AGC0_CTRL register.
    byte_offset: 84
    fieldset: AGC0_CTRL
  - name: AGC1_CTRL
    description: AGC1_CTRL register.
    byte_offset: 88
    fieldset: AGC1_CTRL
  - name: AGC2_CTRL
    description: AGC2_CTRL register.
    byte_offset: 92
    fieldset: AGC2_CTRL
  - name: AGC3_CTRL
    description: AGC3_CTRL register.
    byte_offset: 96
    fieldset: AGC3_CTRL
  - name: AGC4_CTRL
    description: AGC4_CTRL register.
    byte_offset: 100
    fieldset: AGC4_CTRL
  - name: AGC_ATTEN0
    description: AGC_ATTEN0 register.
    byte_offset: 104
    fieldset: AGC_ATTEN0
  - name: AGC_ATTEN1
    description: AGC_ATTEN1 register.
    byte_offset: 108
    fieldset: AGC_ATTEN1
  - name: AGC_ATTEN2
    description: AGC_ATTEN2 register.
    byte_offset: 112
    fieldset: AGC_ATTEN2
  - name: AGC_ATTEN3
    description: AGC_ATTEN3 register.
    byte_offset: 116
    fieldset: AGC_ATTEN3
  - name: AGC_ATTEN4
    description: AGC_ATTEN4 register.
    byte_offset: 120
    fieldset: AGC_ATTEN4
  - name: AGC_ATTEN5
    description: AGC_ATTEN5 register.
    byte_offset: 124
    fieldset: AGC_ATTEN5
  - name: AGC_ATTEN6
    description: AGC_ATTEN6 register.
    byte_offset: 128
    fieldset: AGC_ATTEN6
  - name: AGC_ATTEN7
    description: AGC_ATTEN7 register.
    byte_offset: 132
    fieldset: AGC_ATTEN7
  - name: AGC_ATTEN8
    description: AGC_ATTEN8 register.
    byte_offset: 136
    fieldset: AGC_ATTEN8
  - name: AGC_ATTEN9
    description: AGC_ATTEN9 register.
    byte_offset: 140
    fieldset: AGC_ATTEN9
  - name: AGC_PGA_HWTRIM_OUT
    description: AGC_PGA_HWTRIM_OUT register.
    byte_offset: 160
    access: Read
    fieldset: AGC_PGA_HWTRIM_OUT
  - name: PA_REG
    description: PA_REG register.
    byte_offset: 168
    fieldset: PA_REG
  - name: PA_HWTRIM_OUT
    description: PA_HWTRIM_OUT register.
    byte_offset: 172
    access: Read
    fieldset: PA_HWTRIM_OUT
  - name: RSSI_FLT
    description: RSSI_FLT register.
    byte_offset: 188
    fieldset: RSSI_FLT
  - name: SYNTH2_ANA_ENG
    description: SYNTH2_ANA_ENG register.
    byte_offset: 200
    fieldset: SYNTH2_ANA_ENG
  - name: RXADC_HWDELAYTRIM_OUT
    description: RXADC_HWDELAYTRIM_OUT register.
    byte_offset: 232
    access: Read
    fieldset: RXADC_HWDELAYTRIM_OUT
  - name: RX_AAF_HWTRIM_OUT
    description: RX_AAF_HWTRIM_OUT register.
    byte_offset: 244
    access: Read
    fieldset: RX_AAF_HWTRIM_OUT
  - name: SINGEN_ANA_ENG
    description: SINGEN_ANA_ENG register.
    byte_offset: 256
    fieldset: SINGEN_ANA_ENG
  - name: RF_INFO_OUT
    description: RF_INFO_OUT register.
    byte_offset: 264
    access: Read
    fieldset: RF_INFO_OUT
  - name: RF_FSM8_TIMEOUT
    description: RF_FSM8_TIMEOUT register.
    byte_offset: 292
    fieldset: RF_FSM8_TIMEOUT
  - name: RF_FSM9_TIMEOUT
    description: RF_FSM9_TIMEOUT register.
    byte_offset: 296
    fieldset: RF_FSM9_TIMEOUT
  - name: RF_FSM10_TIMEOUT
    description: RF_FSM10_TIMEOUT register.
    byte_offset: 300
    fieldset: RF_FSM10_TIMEOUT
  - name: SUBG_DIG_CTRL0
    description: SUBG_DIG_CTRL0 register.
    byte_offset: 324
    fieldset: SUBG_DIG_CTRL0
  - name: RX_CHAIN_ENG
    description: RX_CHAIN_ENG register.
    byte_offset: 328
    fieldset: RX_CHAIN_ENG
  - name: DEMOD_DIG_ENG
    description: DEMOD_DIG_ENG register.
    byte_offset: 332
    fieldset: DEMOD_DIG_ENG
  - name: STATIC_REG
    description: Static registers
    byte_offset: 1024
    block: STATIC_REG
  - name: DYNAMIC_REG
    description: Dynamic registers
    byte_offset: 1280
    block: DYNAMIC_REG
  - name: STATUS_REG
    description: Read only status registers
    byte_offset: 1536
    block: STATUS_REG
  - name: MISC_REG
    description: Miscellaneous registers
    byte_offset: 1792
    block: MISC_REG
  - name: RETAINED_REG
    description: Retained registers
    byte_offset: 1920
    block: RETAINED_REG
fieldset/AFC0_CONFIG:
  description: AFC0_CONFIG register.
  fields:
  - name: AFC_SLOW_GAIN_LOG2
    description: AFC loop gain in slow mode (2's log).
    bit_offset: 0
    bit_size: 4
  - name: AFC_FAST_GAIN_LOG2
    description: AFC loop gain in fast mode (2's log).
    bit_offset: 4
    bit_size: 4
fieldset/AFC1_CONFIG:
  description: AFC1_CONFIG register.
  fields:
  - name: AFC_FAST_PERIOD
    description: Length of the AFC fast period (in number of samples unit).
    bit_offset: 0
    bit_size: 8
fieldset/AFC2_CONFIG:
  description: AFC2_CONFIG register.
  fields:
  - name: AFC_PD_LEAKAGE
    description: AFC Peak Detection leakage.
    bit_offset: 0
    bit_size: 5
  - name: AFC_MODE
    description: Select AFC mode:.
    bit_offset: 5
    bit_size: 1
  - name: AFC_EN
    description: Enable AFC.
    bit_offset: 6
    bit_size: 1
  - name: AFC_FREEZE_ON_SYNC
    description: Freeze AFC correction upon SYNC word detection.
    bit_offset: 7
    bit_size: 1
fieldset/AFC3_CONFIG:
  description: AFC3_CONFIG register.
  fields:
  - name: AFC_INIT_MODE
    description: Control the initialization phase of the AFC and clock recovery algorithms:.
    bit_offset: 0
    bit_size: 1
  - name: AFC_SIGN_PERM_CHECK
    description: Enable the check of sign permanence of AFC corrected signal.
    bit_offset: 1
    bit_size: 1
  - name: AFC_TH_SIGN_PERM
    description: Threshold of chech sign permanence mechanism.
    bit_offset: 2
    bit_size: 4
  - name: AFC_REINIT_OPTION
    description: Select the AFC reinitialization option:.
    bit_offset: 6
    bit_size: 2
fieldset/AGC0_CTRL:
  description: AGC0_CTRL register.
  fields:
  - name: AGC_HOLD_TIME
    description: AGC hold time.
    bit_offset: 0
    bit_size: 6
  - name: AGC_START_ONHOLD
    description: Start the AGC with a hold phase.
    bit_offset: 6
    bit_size: 1
  - name: AGC_EN
    description: Enable the AGC.
    bit_offset: 7
    bit_size: 1
fieldset/AGC1_CTRL:
  description: AGC1_CTRL register.
  fields:
  - name: AGC_MIN_THR
    description: Minimum signal threshold.
    bit_offset: 0
    bit_size: 4
  - name: AGC_MAX_THR
    description: Maximum signal threshold.
    bit_offset: 4
    bit_size: 4
fieldset/AGC2_CTRL:
  description: AGC2_CTRL register.
  fields:
  - name: AGC_MEAS_TIME
    description: Measure time.
    bit_offset: 0
    bit_size: 4
  - name: AGC_START_MAX_ATTEN
    description: Start the AGC with maximum attenuation.
    bit_offset: 4
    bit_size: 1
  - name: AGC_FREEZE_ON_SYNC
    description: Enable the freeze on SYNC detection feature.
    bit_offset: 5
    bit_size: 1
  - name: AGC_FREEZE_ON_STEADY
    description: Enable the autofreeze feature.
    bit_offset: 6
    bit_size: 1
  - name: AGC_HIGH_ATTEN_MODE
    description: Enable the high attenuation mode.
    bit_offset: 7
    bit_size: 1
fieldset/AGC3_CTRL:
  description: AGC3_CTRL register.
  fields:
  - name: AGC_MIN_ATTEN
    description: Minimum AGC attenuation.
    bit_offset: 0
    bit_size: 4
  - name: AGC_MAX_ATTEN
    description: Maximum AGC attenuation.
    bit_offset: 4
    bit_size: 4
fieldset/AGC4_CTRL:
  description: AGC4_CTRL register.
  fields:
  - name: AGC_FREEZE_THR
    description: Signal threshold for the autofreeze feature.
    bit_offset: 0
    bit_size: 4
fieldset/AGC_ANA_ENG:
  description: AGC_ANA_ENG register.
  fields:
  - name: FORCE_AGC_GAINS
    description: Select the mode for AGC analog part:.
    bit_offset: 0
    bit_size: 1
  - name: RFD_RX_ATTEN_AGCGAIN
    description: Attenuation at LNA level by step of 6dB with thermometric code:.
    bit_offset: 1
    bit_size: 4
  - name: RFD_RX_PGA_AGCGAIN
    description: Attenuation at PGA level by step of 6dB with binary code:.
    bit_offset: 5
    bit_size: 3
fieldset/AGC_ATTEN0:
  description: AGC_ATTEN0 register.
  fields:
  - name: ATTEN_AGCGAIN_0
    description: AGC attenuation control setting for step 0 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_0
    description: AGC attenuation control setting for step 0 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN1:
  description: AGC_ATTEN1 register.
  fields:
  - name: ATTEN_AGCGAIN_1
    description: AGC attenuation control setting for step 1 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_1
    description: AGC attenuation control setting for step 1 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN2:
  description: AGC_ATTEN2 register.
  fields:
  - name: ATTEN_AGCGAIN_2
    description: AGC attenuation control setting for step 2 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_2
    description: AGC attenuation control setting for step 2 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN3:
  description: AGC_ATTEN3 register.
  fields:
  - name: ATTEN_AGCGAIN_3
    description: AGC attenuation control setting for step 3 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_3
    description: AGC attenuation control setting for step 3 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN4:
  description: AGC_ATTEN4 register.
  fields:
  - name: ATTEN_AGCGAIN_4
    description: AGC attenuation control setting for step 4 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_4
    description: AGC attenuation control setting for step 4 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN5:
  description: AGC_ATTEN5 register.
  fields:
  - name: ATTEN_AGCGAIN_5
    description: AGC attenuation control setting for step 5 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_5
    description: AGC attenuation control setting for step 5 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN6:
  description: AGC_ATTEN6 register.
  fields:
  - name: ATTEN_AGCGAIN_6
    description: AGC attenuation control setting for step 6 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_6
    description: AGC attenuation control setting for step 6 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN7:
  description: AGC_ATTEN7 register.
  fields:
  - name: ATTEN_AGCGAIN_7
    description: AGC attenuation control setting for step 7 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_7
    description: AGC attenuation control setting for step 7 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN8:
  description: AGC_ATTEN8 register.
  fields:
  - name: ATTEN_AGCGAIN_8
    description: AGC attenuation control setting for step 8 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_8
    description: AGC attenuation control setting for step 8 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_ATTEN9:
  description: AGC_ATTEN9 register.
  fields:
  - name: ATTEN_AGCGAIN_9
    description: AGC attenuation control setting for step 9 for LNA+BOM point.
    bit_offset: 0
    bit_size: 4
  - name: PGA_AGCGAIN_9
    description: AGC attenuation control setting for step 9 on PGA point.
    bit_offset: 4
    bit_size: 3
fieldset/AGC_PGA_HWTRIM_OUT:
  description: AGC_PGA_HWTRIM_OUT register.
  fields:
  - name: AGC_HW_PGA_TRIM
    description: AGC PGA calibration information loaded by HW from the SoC flash.
    bit_offset: 0
    bit_size: 4
fieldset/CLKREC_CTRL0:
  description: CLKREC_CTRL0 register.
  fields:
  - name: CLKREC_I_GAIN_FAST
    description: Integral fast gain for the clock recovery loop (PLL mode only).
    bit_offset: 0
    bit_size: 4
  - name: CLKREC_P_GAIN_FAST
    description: Clock recovery fast loop gain (log2).
    bit_offset: 4
    bit_size: 3
  - name: PSTFLT_LEN
    description: Control the length of the demodulator post-filter.
    bit_offset: 7
    bit_size: 1
fieldset/CLKREC_CTRL1:
  description: CLKREC_CTRL1 register.
  fields:
  - name: CLKREC_I_GAIN_SLOW
    description: Integral slow gain for the clock recovery loop (PLL mode only).
    bit_offset: 0
    bit_size: 4
  - name: CLKREC_P_GAIN_SLOW
    description: Clock recovery slow loop gain (log2).
    bit_offset: 4
    bit_size: 3
  - name: CLKREC_ALGO_SEL
    description: Symbol timing recovery algorithm selection.
    bit_offset: 7
    bit_size: 1
fieldset/DCREM_CTRL0:
  description: DCREM_CTRL0 register.
  fields:
  - name: START_GAIN
    description: Filter gain in start mode for the DC removal block.
    bit_offset: 0
    bit_size: 5
  - name: TRACK_GAIN
    description: Filter gain in track mode for the DC removal block.
    bit_offset: 7
    bit_size: 1
fieldset/DEMOD_DIG_ENG:
  description: DEMOD_DIG_ENG register.
  fields:
  - name: RX_BLANKING_LENGTH
    description: Number of data samples at RX start for which the signal at the output of the channel filter is kept forced to zero:.
    bit_offset: 0
    bit_size: 3
fieldset/IQC_CTRL0:
  description: IQC_CTRL0 register.
  fields:
  - name: FAST_GAIN
    description: Gain of the correction loop in fast mode.
    bit_offset: 0
    bit_size: 4
  - name: SLOW_GAIN
    description: Gain of the correction loop in slow mode.
    bit_offset: 4
    bit_size: 4
fieldset/IQC_CTRL1:
  description: IQC_CTRL1 register.
  fields:
  - name: QPD_ATTACK
    description: Attack coefficient for QPD:.
    bit_offset: 0
    bit_size: 8
fieldset/IQC_CTRL2:
  description: IQC_CTRL2 register.
  fields:
  - name: QPD_DECAY
    description: Decay coefficient for QPD:.
    bit_offset: 0
    bit_size: 8
fieldset/IQC_CTRL3:
  description: IQC_CTRL3 register.
  fields:
  - name: FAST_TIME
    description: Duration of the fast mode.
    bit_offset: 0
    bit_size: 4
fieldset/PA_HWTRIM_OUT:
  description: PA_HWTRIM_OUT register.
  fields:
  - name: PA_HW_DEGEN_TRIM
    description: MSB part meaning:.
    bit_offset: 4
    bit_size: 4
fieldset/PA_REG:
  description: PA_REG register.
  fields:
  - name: CFG_FILT
    description: FIR configuration:.
    bit_offset: 0
    bit_size: 2
  - name: PA_DEGEN_ON
    description: Enable a 'degeneration' mode, which introduces a pre-distortion to linearize the power control curve.
    bit_offset: 3
    bit_size: 1
fieldset/RF_FSM0_TIMEOUT:
  description: RF_FSM0_TIMEOUT register.
  fields:
  - name: ENA_RFREG_TIMER
    description: Timeout for the RF regulator startup (duration in ENA_RF_REG state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM10_TIMEOUT:
  description: RF_FSM10_TIMEOUT register.
  fields:
  - name: END_TX_TIMER
    description: Timeout management for the RF regulator to stabilize after clock stops on the analog PA block.
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM1_TIMEOUT:
  description: RF_FSM1_TIMEOUT register.
  fields:
  - name: SYNTH_SETUP_TIMER
    description: Timeout management for the RF regulator to stabilize after RF PLL power on.
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM2_TIMEOUT:
  description: RF_FSM2_TIMEOUT register.
  fields:
  - name: VCO_CALIB_LOCK_TIMER
    description: Timeout for the RF PLL calibration + RF PLL lock (duration in CALIB_VCO+LOCKRXTX state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM3_TIMEOUT:
  description: RF_FSM3_TIMEOUT register.
  fields:
  - name: VCO_LOCK_TIMER
    description: Timeout for the RF PLL lock event when no calibration is requested (duration in LOCKRXTX state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM4_TIMEOUT:
  description: RF_FSM4_TIMEOUT register.
  fields:
  - name: EN_RX_TIMER
    description: Timeout for the analog RX chain setup (duration in EN_RX state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM5_TIMEOUT:
  description: RF_FSM5_TIMEOUT register.
  fields:
  - name: EN_PA_TIMER
    description: Timeout for the analog PA (DAC) setup (duration in EN_PA state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM6_TIMEOUT:
  description: RF_FSM6_TIMEOUT register.
  fields:
  - name: PA_DWN_ANA_TIMER
    description: Timeout for the analog PA (DAC) ramp down (duration in PA_DWN_ANA state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM7_TIMEOUT:
  description: RF_FSM7_TIMEOUT register.
  fields:
  - name: EN_LNA_TIMER
    description: Timeout for the analog RX chain signals settlement once PGA precharge is shut down (duration in EN_LNA state).
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM8_TIMEOUT:
  description: RF_FSM8_TIMEOUT register.
  fields:
  - name: SYNTH_PDWN_TIMER
    description: Timeout management for the RF regulator to stabilize after PLL shut down.
    bit_offset: 0
    bit_size: 8
fieldset/RF_FSM9_TIMEOUT:
  description: RF_FSM9_TIMEOUT register.
  fields:
  - name: END_RX_TIMER
    description: Timeout management for the RF regulator to stabilize after analog RX chain shut down.
    bit_offset: 0
    bit_size: 8
fieldset/RF_INFO_OUT:
  description: RF_INFO_OUT register.
  fields:
  - name: FQCY_BAND_ID
    description: 'FQCY_BAND_ID[3:0]: Indicates the version of the RFSUBG IP embedded in the device.'
    bit_offset: 0
    bit_size: 4
  - name: RFSUBG_ID
    description: Indicate the version of the analog RFSUBG IP embedded in the device.
    bit_offset: 4
    bit_size: 4
fieldset/RSSI_FLT:
  description: RSSI_FLT register.
  fields:
  - name: OOK_PEAK_DECAY
    description: 'Peak decay control for OOK: 3 slow decay; 0 fast decay.'
    bit_offset: 0
    bit_size: 3
  - name: FREEZE_ON_SYNC_OOK_PEAK_DECAY
    description: Freeze on sync OK peak decay.
    bit_offset: 3
    bit_size: 1
  - name: RSSI_FLT
    description: Gain of the RSSI filter.
    bit_offset: 4
    bit_size: 4
fieldset/RXADC_HWDELAYTRIM_OUT:
  description: RXADC_HWDELAYTRIM_OUT register.
  fields:
  - name: RXADC_HW_DELAYTRIM_I
    description: Control bits of the RX ADC loop delay for I channel (from SoC Flash).
    bit_offset: 0
    bit_size: 3
  - name: RXADC_HW_DELAYTRIM_Q
    description: Control bits of the RX ADC loop delay for Q channel (from SoC Flash).
    bit_offset: 3
    bit_size: 3
fieldset/RX_AAF_HWTRIM_OUT:
  description: RX_AAF_HWTRIM_OUT register.
  fields:
  - name: AAF_HW_FCTRIM
    description: AAF calibration information loaded by HW.
    bit_offset: 0
    bit_size: 4
fieldset/RX_CHAIN_ENG:
  description: RX_CHAIN_ENG register.
  fields:
  - name: LNA_ISOL_ENA
    description: Option for LNA during the EN_RX state of the Radio FSM:.
    bit_offset: 0
    bit_size: 1
  - name: PGA_PRECH_ENA
    description: Option for PGA precharge during the EN_RX state of the Radio FSM:.
    bit_offset: 1
    bit_size: 1
fieldset/SINGEN_ANA_ENG:
  description: SINGEN_ANA_ENG register.
  fields:
  - name: RFD_SINGEN_ENA
    description: Enable SINGEN signal for the RFSUBGanalog IP.
    bit_offset: 0
    bit_size: 1
  - name: RFD_SINGEN_DIV2_PUP
    description: This bit value is directly connected to the RFSUBG analog IP pin.
    bit_offset: 1
    bit_size: 1
  - name: RFD_SINGEN_LBE
    description: This bit value is directly connected to the RFSUBG analog IP pin.
    bit_offset: 2
    bit_size: 1
fieldset/SUBG_DIG_CTRL0:
  description: SUBG_DIG_CTRL0 register.
  fields:
  - name: FORCE_GPIO_OUTPUT
    description: Option for the direct GPIO signal output.
    bit_offset: 0
    bit_size: 1
fieldset/SYNTH2_ANA_ENG:
  description: SYNTH2_ANA_ENG register.
  fields:
  - name: RFD_PLL_VCO_ALC_AMP
    description: Select the level of max VCO amplitude in amplitude level control loop.
    bit_offset: 0
    bit_size: 3
  - name: RFD_PLL_LD_WIN_ACC
    description: Select the PLL lock detector window selection:.
    bit_offset: 3
    bit_size: 1
block/STATIC_REG:
  items:
  - name: PCKT_CONFIG
    description: PCKT_CONFIG register.
    byte_offset: 0
    fieldset: PCKT_CONFIG
  - name: SYNC
    description: SYNC register.
    byte_offset: 4
    fieldset: SYNC
  - name: SEC_SYNC
    description: SEC_SYNC register.
    byte_offset: 8
    fieldset: SEC_SYNC
  - name: CRC_INIT
    description: CRC_INIT register.
    byte_offset: 12
    fieldset: CRC_INIT
  - name: PCKT_CTRL
    description: PCKT_CTRL register.
    byte_offset: 16
    fieldset: PCKT_CTRL
  - name: DATABUFFER0_PTR
    description: DATABUFFER0_PTR register.
    byte_offset: 20
    fieldset: DATABUFFER0_PTR
  - name: DATABUFFER1_PTR
    description: DATABUFFER1_PTR register.
    byte_offset: 24
    fieldset: DATABUFFER1_PTR
  - name: DATABUFFER_SIZE
    description: DATABUFFER_SIZE register.
    byte_offset: 28
    fieldset: DATABUFFER_SIZE
  - name: PA_LEVEL_3_0
    description: PA_LEVEL_3_0 register.
    byte_offset: 32
    fieldset: PA_LEVEL_3_0
  - name: PA_LEVEL_7_4
    description: PA_LEVEL_7_4 register.
    byte_offset: 36
    fieldset: PA_LEVEL_7_4
  - name: PA_CONFIG
    description: PA_CONFIG register.
    byte_offset: 40
    fieldset: PA_CONFIG
  - name: IF_CTRL
    description: IF_CTRL register.
    byte_offset: 44
    fieldset: IF_CTRL
  - name: AS_QI_CTRL
    description: AS_QI_CTRL register.
    byte_offset: 48
    fieldset: AS_QI_CTRL
  - name: IQC_CONFIG
    description: IQC_CONFIG register.
    byte_offset: 52
    fieldset: IQC_CONFIG
  - name: DSSS_CTRL
    description: DSSS_CTRL register.
    byte_offset: 56
    fieldset: DSSS_CTRL
fieldset/AS_QI_CTRL:
  description: AS_QI_CTRL register.
  fields:
  - name: RSSI_THR
    description: Signal detect threshold in 1 dB resolution.
    bit_offset: 0
    bit_size: 9
  - name: PQI_THR
    description: PQI threshold (if 0 then ).
    bit_offset: 9
    bit_size: 4
  - name: CS_MODE
    description: Carrier Sense mode selection.
    bit_offset: 13
    bit_size: 2
  - name: SQI_EN
    description: SQI enable.
    bit_offset: 15
    bit_size: 1
  - name: SQI_THR
    description: SQI threshold defining the precision requested to detect the SYNC word.
    bit_offset: 16
    bit_size: 3
  - name: AS_EQU_CTRL
    description: ISI cancellation equalizer.
    bit_offset: 26
    bit_size: 2
  - name: AS_MEAS_TIME
    description: Select the RSSI measurement duration during Antenna switching procedure.
    bit_offset: 28
    bit_size: 3
  - name: AS_CS_BLANKING
    description: Blank received data if signal is below the CS threshold.
    bit_offset: 31
    bit_size: 1
fieldset/CRC_INIT:
  description: CRC_INIT register.
  fields:
  - name: CRC_INIT_VAL
    description: CRC intialization value.
    bit_offset: 0
    bit_size: 32
fieldset/DATABUFFER0_PTR:
  description: DATABUFFER0_PTR register.
  fields:
  - name: DATABUFFER0_PTR
    description: Start address to be used by the Data Buffer0.
    bit_offset: 2
    bit_size: 30
fieldset/DATABUFFER1_PTR:
  description: DATABUFFER1_PTR register.
  fields:
  - name: DATABUFFER1_PTR
    description: Start address to be used by the Data Buffer1.
    bit_offset: 2
    bit_size: 30
fieldset/DATABUFFER_SIZE:
  description: DATABUFFER_SIZE register.
  fields:
  - name: DATABUFFER_SIZE
    description: Size of the Data Buffers (Data Buffer0 and Data Buffer1) expressed in byte unit.
    bit_offset: 0
    bit_size: 16
fieldset/DSSS_CTRL:
  description: DSSS_CTRL register.
  fields:
  - name: ACQ_WINDOW
    description: DSSS acquisition window.
    bit_offset: 0
    bit_size: 4
  - name: SPREADING_EXP
    description: DSSS spreading exponent.
    bit_offset: 4
    bit_size: 3
  - name: DSSS_EN
    description: DSSS mode enable.
    bit_offset: 7
    bit_size: 1
  - name: ACQ_HITS
    description: DSSS acquisition hits.
    bit_offset: 8
    bit_size: 2
  - name: ACQ_THR
    description: DSSS acquisition threshold.
    bit_offset: 10
    bit_size: 6
fieldset/IF_CTRL:
  description: IF_CTRL register.
  fields:
  - name: IF_OFFSET_DIG
    description: 'Intermediate frequency setting for the digital shift-to-baseband circuits (default: 300 kHz).'
    bit_offset: 0
    bit_size: 13
  - name: IF_OFFSET_ANA
    description: 'Intermediate frequency setting for the synthesizer configuration (default: 300 kHz).'
    bit_offset: 16
    bit_size: 13
  - name: IF_MODE
    description: Select the cutoff frequency of the AAF for the analog RFSUBG IP.
    bit_offset: 31
    bit_size: 1
fieldset/IQC_CONFIG:
  description: IQC_CONFIG register.
  fields:
  - name: IQC_CORRECT_IN
    description: Correction value Input for the IQ compensation engine (to be used as starting point or when the engine is disabled).
    bit_offset: 0
    bit_size: 24
  - name: LOAD_IQC_INIT
    description: Action bit to load the IQC_CORRECT_IN[23:0] bit field in the recirculation register when this bit is written to 1.
    bit_offset: 29
    bit_size: 1
  - name: REUSE_CORRECTION
    description: Reuse last correction value.
    bit_offset: 30
    bit_size: 1
  - name: IQC_ENABLE
    description: Enable IQC.
    bit_offset: 31
    bit_size: 1
fieldset/PA_CONFIG:
  description: PA_CONFIG register.
  fields:
  - name: PA_RAMP_STEP_WIDTH
    description: 'Step width (unit: 1/8 of bit period).'
    bit_offset: 0
    bit_size: 2
  - name: PA_LEVEL_MAX_INDEX
    description: Final level for power ramping (i.
    bit_offset: 2
    bit_size: 3
  - name: PA_INTERP_EN
    description: Enable power level interpolator.
    bit_offset: 6
    bit_size: 1
  - name: ASK_OOK_EN
    description: Enable the generation of the internal TXDATA signal provided to the FIR.
    bit_offset: 7
    bit_size: 1
  - name: PA_DRV_MODE
    description: Select the PA topology.
    bit_offset: 8
    bit_size: 2
  - name: PA_MODE
    description: Configure the Power Amplifier (PA) mode.
    bit_offset: 10
    bit_size: 2
  - name: LIN_NLOG
    description: Enable/disable the linear-to- log conversion of the PA code output from Safe-ASK calibrator.
    bit_offset: 13
    bit_size: 1
  - name: PA_RAMP_ENABLE
    description: Enable the power ramping.
    bit_offset: 14
    bit_size: 1
fieldset/PA_LEVEL_3_0:
  description: PA_LEVEL_3_0 register.
  fields:
  - name: PA_LEVEL0
    description: Output power level for first step.
    bit_offset: 0
    bit_size: 8
  - name: PA_LEVEL1
    description: Output power level for second step.
    bit_offset: 8
    bit_size: 8
  - name: PA_LEVEL2
    description: Output power level for third step.
    bit_offset: 16
    bit_size: 8
  - name: PA_LEVEL3
    description: Output power level for fourth step.
    bit_offset: 24
    bit_size: 8
fieldset/PA_LEVEL_7_4:
  description: PA_LEVEL_7_4 register.
  fields:
  - name: PA_LEVEL4
    description: Output power level for fifth step.
    bit_offset: 0
    bit_size: 8
  - name: PA_LEVEL5
    description: Output power level for sixth step.
    bit_offset: 8
    bit_size: 8
  - name: PA_LEVEL6
    description: Output power level for seventh step.
    bit_offset: 16
    bit_size: 8
  - name: PA_LEVEL7
    description: Output power level for eighth step.
    bit_offset: 24
    bit_size: 8
fieldset/PCKT_CONFIG:
  description: PCKT_CONFIG register.
  fields:
  - name: CRC_MODE
    description: CRC type (0, 8, 16, 16 802.
    bit_offset: 0
    bit_size: 3
  - name: SECONDARY_SYNC_SEL
    description: 'In TX mode: this bit selects which synchro word is sent on the frame between SYNC and SEC_SYNC.'
    bit_offset: 3
    bit_size: 1
  - name: SYNC_LEN
    description: Length of the SYNC (and secondary) SYNC word in 1-bit granularity.
    bit_offset: 4
    bit_size: 5
  - name: SYNC_PRESENT
    description: Indicate if a SYNC word is present on the frame or not (null length).
    bit_offset: 9
    bit_size: 1
  - name: LEN_WIDTH
    description: Indicates if the LENGTH field is defined on 1 byte or 2 bytes.
    bit_offset: 10
    bit_size: 1
  - name: FIX_VAR_LEN
    description: Select the length mode.
    bit_offset: 11
    bit_size: 1
  - name: PREAMBLE_LENGTH
    description: Length of the PREAMBLE in pairs of bits (0 to 2046).
    bit_offset: 12
    bit_size: 10
  - name: PREAMBLE_SEQ
    description: Select the PREAMBLE pattern to be applied.
    bit_offset: 22
    bit_size: 2
  - name: POSTAMBLE_LENGTH
    description: Length of the POSTAMBLE in pair of bits (0 to 126 bits).
    bit_offset: 24
    bit_size: 6
  - name: POSTAMBLE_SEQ
    description: 'Packet postamble control: postamble bit sequence selection.'
    bit_offset: 30
    bit_size: 2
fieldset/PCKT_CTRL:
  description: PCKT_CTRL register.
  fields:
  - name: PCKT_FORMAT
    description: Packet format.
    bit_offset: 0
    bit_size: 1
  - name: BYTE_SWAP
    description: Invert MSB-LSB transmission order (bitendianess).
    bit_offset: 2
    bit_size: 1
  - name: FOUR_FSK_SYM_SWAP
    description: Invert bit to symbol mapping for 4-(G)FSK.
    bit_offset: 3
    bit_size: 1
  - name: RX_MODE
    description: RX mode.
    bit_offset: 4
    bit_size: 3
  - name: TX_MODE
    description: TX mode.
    bit_offset: 7
    bit_size: 2
  - name: WHIT_BF_FEC
    description: Whitening before FEC feature.
    bit_offset: 10
    bit_size: 1
  - name: WHIT_EN
    description: Whitening enable.
    bit_offset: 11
    bit_size: 1
  - name: WHIT_INIT
    description: Whitening initialization value.
    bit_offset: 12
    bit_size: 9
  - name: CODING_SEL
    description: Coding / decoding selection.
    bit_offset: 21
    bit_size: 2
  - name: MANCHESTER_TYPE
    description: Select the Manchester encoding polarity.
    bit_offset: 24
    bit_size: 1
  - name: INT_EN_4G
    description: This field is used as Interleaving enable for 802.
    bit_offset: 25
    bit_size: 1
  - name: FEC_TYPE_4G
    description: FEC type for 802.
    bit_offset: 26
    bit_size: 1
  - name: FCS_TYPE_4G
    description: FCS type value in header field for 802.
    bit_offset: 27
    bit_size: 1
  - name: MOD_INTERP_EN
    description: Enable frequency interpolator (for 2-GFSK and 4-GFSK).
    bit_offset: 28
    bit_size: 1
  - name: PN_SEL
    description: Select the Pseudo Random Binary Sequence (PRBS) polynomial to apply when the selected transmission mode is PN mode (TX_MODE = '11').
    bit_offset: 29
    bit_size: 1
  - name: FORCE_2FSK_SYNC_MODE
    description: Force SYNC word to be formatted as a 2-(G)FSK bit steam instead of 4-(G)FSK.
    bit_offset: 31
    bit_size: 1
fieldset/SEC_SYNC:
  description: SEC_SYNC register.
  fields:
  - name: SEC_SYNC
    description: Secondary Synchro word.
    bit_offset: 0
    bit_size: 32
fieldset/SYNC:
  description: SYNC register.
  fields:
  - name: SYNC
    description: Synchro word.
    bit_offset: 0
    bit_size: 32
block/DYNAMIC_REG:
  items:
  - name: PCKTLEN_CONFIG
    description: PCKTLEN_CONFIG register.
    byte_offset: 0
    fieldset: PCKTLEN_CONFIG
  - name: MOD0_CONFIG
    description: MOD0_CONFIG register.
    byte_offset: 4
    fieldset: MOD0_CONFIG
  - name: MOD1_CONFIG
    description: MOD1_CONFIG register.
    byte_offset: 8
    fieldset: MOD1_CONFIG
  - name: SNYTH_FREQ
    description: SNYTH_FREQ register.
    byte_offset: 12
    fieldset: SNYTH_FREQ
  - name: VCO_CAL_CONFIG
    description: VCO_CAL_CONFIG register.
    byte_offset: 16
    fieldset: VCO_CAL_CONFIG
  - name: RX_TIMER
    description: RX_TIMER register.
    byte_offset: 20
    fieldset: RX_TIMER
  - name: DATABUFFER_THR
    description: DATABUFFER_THR register.
    byte_offset: 24
    fieldset: DATABUFFER_THR
  - name: RFSEQ_IRQ_ENABLE
    description: RFSEQ_IRQ_ENABLE register.
    byte_offset: 28
    fieldset: RFSEQ_IRQ_ENABLE
  - name: ADDITIONAL_CTRL
    description: ADDITIONAL_CTRL register.
    byte_offset: 32
    fieldset: ADDITIONAL_CTRL
  - name: FAST_RX_TIMER
    description: FAST_RX_TIMER register.
    byte_offset: 36
    fieldset: FAST_RX_TIMER
  - name: COMMAND
    description: COMMAND register.
    byte_offset: 40
    fieldset: COMMAND
fieldset/ADDITIONAL_CTRL:
  description: ADDITIONAL_CTRL register.
  fields:
  - name: CH_NUM
    description: Channel number.
    bit_offset: 0
    bit_size: 8
  - name: CH_SPACING
    description: Channel spacing.
    bit_offset: 8
    bit_size: 8
  - name: PA_FC
    description: Power control bandwidth selection according data rate.
    bit_offset: 16
    bit_size: 2
  - name: TIME_CAPTURESEL
    description: Select the trigger event to capture the interpolated absolute time in the TIME_CAPTURE[31:0] register.
    bit_offset: 20
    bit_size: 3
  - name: AS_ENABLE
    description: Enable the antenna switching feature.
    bit_offset: 31
    bit_size: 1
fieldset/COMMAND:
  description: COMMAND register.
  fields:
  - name: COMMAND_ID
    description: Opcode coresponding to a command:.
    bit_offset: 0
    bit_size: 4
  - name: BACK2ACTIVE
    description: Select the default/return state for the Radio FSM to be ACTIVE2.
    bit_offset: 25
    bit_size: 1
  - name: BACK2LOCKON
    description: Request to the Radio FSM to stay in LOCKON state when exiting a RX or a TX.
    bit_offset: 26
    bit_size: 1
fieldset/DATABUFFER_THR:
  description: DATABUFFER_THR register.
  fields:
  - name: RX_ALMOST_FULL_THR
    description: Almost Full threshold for RX Data Buffers.
    bit_offset: 0
    bit_size: 16
  - name: TX_ALMOST_EMPTY_THR
    description: Almost Empty threshold for TX Data Buffers.
    bit_offset: 16
    bit_size: 16
fieldset/FAST_RX_TIMER:
  description: FAST_RX_TIMER register.
  fields:
  - name: FAST_RX_TIMEOUT
    description: Fast RX termination timer value (corresponding to the delay to measure the RSSI and to let the HW check CS flag information).
    bit_offset: 0
    bit_size: 8
  - name: FAST_CS_TERM_EN
    description: Enable the Fast RX Termination feature.
    bit_offset: 8
    bit_size: 1
fieldset/MOD0_CONFIG:
  description: MOD0_CONFIG register.
  fields:
  - name: DATARATE_M
    description: 'The mantissa of the specified data rate (default: 38.'
    bit_offset: 0
    bit_size: 16
  - name: DATARATE_E
    description: 'The exponent of the specified data rate (default: 38.'
    bit_offset: 16
    bit_size: 4
  - name: MOD_TYPE
    description: Select the modulation type.
    bit_offset: 20
    bit_size: 3
  - name: CONST_MAP
    description: Also known as FOUR_GFSK_CONST_MAP.
    bit_offset: 24
    bit_size: 2
  - name: BT_SEL
    description: Select BT value for GFSK.
    bit_offset: 26
    bit_size: 1
  - name: PA_CLKON_LOCKONTX
    description: Enable the clock on analog PA in LOCKONTX state.
    bit_offset: 31
    bit_size: 1
fieldset/MOD1_CONFIG:
  description: MOD1_CONFIG register.
  fields:
  - name: FDEV_M
    description: 'Mantissa of the frequency deviation (default: 28.'
    bit_offset: 0
    bit_size: 8
  - name: FDEV_E
    description: 'Exponent of the frequency deviation (default: 28.'
    bit_offset: 8
    bit_size: 4
  - name: CHFLT_M
    description: 'Mantissa of the channel filter BW (default: 100 kHz).'
    bit_offset: 16
    bit_size: 4
  - name: CHFLT_E
    description: 'Exponent of the channel filter BW (default: 100 kHz).'
    bit_offset: 20
    bit_size: 4
fieldset/PCKTLEN_CONFIG:
  description: PCKTLEN_CONFIG register.
  fields:
  - name: PCKTLEN
    description: This bit field has different meanings/usages:.
    bit_offset: 0
    bit_size: 16
fieldset/RFSEQ_IRQ_ENABLE:
  description: RFSEQ_IRQ_ENABLE register.
  fields:
  - name: TX_DONE_E
    description: Enable interrupt on TX_DONE_F flag.
    bit_offset: 0
    bit_size: 1
  - name: RX_OK_E
    description: Enable interrupt on RX_OK_F flag.
    bit_offset: 1
    bit_size: 1
  - name: RX_TIMEOUT_E
    description: Enable interrupt on RX_TIMEOUT_F flag.
    bit_offset: 2
    bit_size: 1
  - name: RX_CRC_ERROR_E
    description: Enable interrupt on RX_CRC_ERROR_F flag.
    bit_offset: 3
    bit_size: 1
  - name: FAST_RX_TERM_E
    description: Enable interrupt on FAST_RX_TERM_F flag.
    bit_offset: 4
    bit_size: 1
  - name: RXTIMER_STOP_CDT_E
    description: Enable interrupt on RXTIMER_STOP_CDT_F flag.
    bit_offset: 7
    bit_size: 1
  - name: SABORT_DONE_E
    description: Enable interrupt on SABORT command treated and done flag.
    bit_offset: 8
    bit_size: 1
  - name: COMMAND_REJECTED_E
    description: Enable interrupt on COMMAND_REJECTED flag.
    bit_offset: 9
    bit_size: 1
  - name: CS_E
    description: Enable interrupt on CS_F flag.
    bit_offset: 12
    bit_size: 1
  - name: PREAMBLE_VALID_E
    description: Enable interrupt on PREAMBLE_VALID_F flag.
    bit_offset: 13
    bit_size: 1
  - name: SYNC_VALID_E
    description: Enable interrupt on SYNC_VALID_F flag.
    bit_offset: 14
    bit_size: 1
  - name: DATABUFFER0_USED_E
    description: Enable interrupt on DATABUFFER0_USED_F flag.
    bit_offset: 16
    bit_size: 1
  - name: DATABUFFER1_USED_E
    description: Enable interrupt on DATABUFFER1_USED_F flag.
    bit_offset: 17
    bit_size: 1
  - name: RX_ALMOST_FULL_0_E
    description: Enable interrupt on RX_ALMOST_FULL_0_F flag.
    bit_offset: 18
    bit_size: 1
  - name: RX_ALMOST_FULL_1_E
    description: Enable interrupt on RX_ALMOST_FULL_1_F flag.
    bit_offset: 19
    bit_size: 1
  - name: TX_ALMOST_EMPTY_0_E
    description: Enable interrupt on TX_ALMOST_EMPTY_0_F flag.
    bit_offset: 20
    bit_size: 1
  - name: TX_ALMOST_EMPTY_1_E
    description: Enable interrupt on TX_ALMOST_EMPTY_1_F flag.
    bit_offset: 21
    bit_size: 1
  - name: AHB_ACCESS_ERROR_E
    description: Enable interrupt on AHB_ACCESS_ERROR_F flag.
    bit_offset: 22
    bit_size: 1
  - name: HW_ANA_FAILURE_E
    description: Enable interrupt on HW_ANA_FAILURE_F flag.
    bit_offset: 24
    bit_size: 1
  - name: SEQ_E
    description: Enable interrupt on SEQ_F flag.
    bit_offset: 26
    bit_size: 1
  - name: RRM_CMD_START_E
    description: Enable interrupt on RRM_CMD_END_F flag.
    bit_offset: 27
    bit_size: 1
  - name: RRM_CMD_END_E
    description: Enable interrupt on RRM_CMD_END_F flag.
    bit_offset: 28
    bit_size: 1
  - name: SAFEASK_CALIB_DONE_E
    description: Enable interrupt on SAFEASK_CALIB_DONE_F flag.
    bit_offset: 30
    bit_size: 1
  - name: AGC_CALIB_DONE_E
    description: Enable interrupt on AGC_CALIB_DONE_F flag.
    bit_offset: 31
    bit_size: 1
fieldset/RX_TIMER:
  description: RX_TIMER register.
  fields:
  - name: RX_TIMEOUT
    description: RX timer timeout (relative duration in interpolated absolute time unit).
    bit_offset: 0
    bit_size: 23
  - name: RX_CS_TIMEOUT_MASK
    description: '- 0: CS flag does not contribute to timeout disabling.'
    bit_offset: 28
    bit_size: 1
  - name: RX_PQI_TIMEOUT_MASK
    description: '- 0: PREAMBLE valid flag does not contribute to timeout disabling.'
    bit_offset: 29
    bit_size: 1
  - name: RX_SQI_TIMEOUT_MASK
    description: '- 0: SYNC valid flag does not contribute to timeout disabling.'
    bit_offset: 30
    bit_size: 1
  - name: RX_OR_nAND_SELECT
    description: Select logical OR or logcial AND to apply on CS/PQI/SQI timeout mask.
    bit_offset: 31
    bit_size: 1
fieldset/SNYTH_FREQ:
  description: SNYTH_FREQ register.
  fields:
  - name: SYNTH_FRAC
    description: 'Fractional part of the PLL fractional divide factor (default: 868 MHz, XTAL: 48 MHz).'
    bit_offset: 0
    bit_size: 20
  - name: SYNTH_INT
    description: 'PLL integer divide factor (default: 868 MHz, XTAL: 48 MHz).'
    bit_offset: 20
    bit_size: 8
  - name: BS
    description: Synthesizer band selector, i.
    bit_offset: 30
    bit_size: 1
fieldset/VCO_CAL_CONFIG:
  description: VCO_CAL_CONFIG register.
  fields:
  - name: VCO_CALAMP_EXT
    description: VCO magnitude calibration word in thermometric code.
    bit_offset: 0
    bit_size: 14
  - name: VCO_CALAMP_EXT_SEL
    description: Select the mode to provide an external VCO amplitude calibration value through VCO_CALAMP_EXT bit field.
    bit_offset: 15
    bit_size: 1
  - name: VCO_CALFREQ_EXT
    description: VCO Cbank frequency calibration word.
    bit_offset: 16
    bit_size: 7
  - name: VCO_CALFREQ_EXT_SEL
    description: Select the mode to provide an external VCO frequency calibration value through VCO_CALFREQ_EXT bit field.
    bit_offset: 23
    bit_size: 1
  - name: VCO_CALIB_REQ
    description: Define if the Radio FSM must launch a VCO calibration request after VCO start-up.
    bit_offset: 31
    bit_size: 1
block/STATUS_REG:
  items:
  - name: RFSEQ_IRQ_STATUS
    description: RFSEQ_IRQ_STATUS register.
    byte_offset: 0
    fieldset: RFSEQ_IRQ_STATUS
  - name: RFSEQ_STATUS_DETAIL
    description: RFSEQ_STATUS_DETAIL register.
    byte_offset: 4
    fieldset: RFSEQ_STATUS_DETAIL
  - name: RADIO_FSM_INFO
    description: RADIO_FSM_INFO register.
    byte_offset: 8
    access: Read
    fieldset: RADIO_FSM_INFO
  - name: RX_INDICATOR
    description: RX_INDICATOR register.
    byte_offset: 12
    access: Read
    fieldset: RX_INDICATOR
  - name: RX_INFO_REG
    description: RX_INFO_REG register.
    byte_offset: 16
    access: Read
    fieldset: RX_INFO_REG
  - name: RX_CRC_REG
    description: RX_CRC_REG register.
    byte_offset: 20
    access: Read
    fieldset: RX_CRC_REG
  - name: QI_INFO
    description: QI_INFO register.
    byte_offset: 24
    access: Read
    fieldset: QI_INFO
  - name: DATABUFFER_INFO
    description: DATABUFFER_INFO register.
    byte_offset: 28
    access: Read
    fieldset: DATABUFFER_INFO
  - name: TIME_CAPTURE
    description: TIME_CAPTURE register.
    byte_offset: 32
    access: Read
    fieldset: TIME_CAPTURE
  - name: IQC_CORRECTION_OUT
    description: IQC_CORRECTION_OUT register.
    byte_offset: 36
    access: Read
    fieldset: IQC_CORRECTION_OUT
  - name: PA_SAFEASK_OUT
    description: PA_SAFEASK_OUT register.
    byte_offset: 40
    access: Read
    fieldset: PA_SAFEASK_OUT
  - name: VCO_CALIB_OUT
    description: VCO_CALIB_OUT register.
    byte_offset: 44
    access: Read
    fieldset: VCO_CALIB_OUT
  - name: SEQ_INFO
    description: SEQ_INFO register.
    byte_offset: 48
    access: Read
    fieldset: SEQ_INFO
  - name: SEQ_EVENT_STATUS
    description: SEQ_EVENT_STATUS register.
    byte_offset: 52
    access: Read
    fieldset: SEQ_EVENT_STATUS
fieldset/DATABUFFER_INFO:
  description: DATABUFFER_INFO register.
  fields:
  - name: CURRENT_DATABUFFER_COUNT
    description: Indicates the number of bytes used in the last used DATA BUFFER.
    bit_offset: 0
    bit_size: 16
  - name: NB_DATABUFFER_USED
    description: Provides the number of data buffers which have been fully used.
    bit_offset: 16
    bit_size: 15
  - name: CURRENT_DATABUFFER
    description: Indicates which Data Buffer is currently used by the HW.
    bit_offset: 31
    bit_size: 1
fieldset/IQC_CORRECTION_OUT:
  description: IQC_CORRECTION_OUT register.
  fields:
  - name: IQC_CORRECT_OUT
    description: Final correction value output from IQC (compensation engine).
    bit_offset: 0
    bit_size: 24
fieldset/PA_SAFEASK_OUT:
  description: PA_SAFEASK_OUT register.
  fields:
  - name: PA_CODEMAX
    description: Safe ASK level (provided after a CALIB_SAFEASK command), indicating the maximum PA Power to program before reaching ohmic saturation.
    bit_offset: 0
    bit_size: 8
fieldset/QI_INFO:
  description: QI_INFO register.
  fields:
  - name: PQI_INFO
    description: Preamble Quality Indicator (PQI) value of the received packet.
    bit_offset: 0
    bit_size: 8
  - name: SQI_INFO
    description: SYNC Quality Indicator (SQI) value of the received packet.
    bit_offset: 8
    bit_size: 6
  - name: SQI_SEC
    description: Indicate if measured SQI refers to SYNC word or secondary SYNC word.
    bit_offset: 14
    bit_size: 1
  - name: AFC_CORRECTION
    description: AFC value frozen at sync reception.
    bit_offset: 16
    bit_size: 8
fieldset/RADIO_FSM_INFO:
  description: RADIO_FSM_INFO register.
  fields:
  - name: RADIO_FSM_STATE
    description: State of the Radio FSM.
    bit_offset: 0
    bit_size: 5
fieldset/RFSEQ_IRQ_STATUS:
  description: RFSEQ_IRQ_STATUS register.
  fields:
  - name: TX_DONE_F
    description: Transmission done flag.
    bit_offset: 0
    bit_size: 1
  - name: RX_OK_F
    description: Reception ended and OK flag.
    bit_offset: 1
    bit_size: 1
  - name: RX_TIMEOUT_F
    description: Reception timeout flag.
    bit_offset: 2
    bit_size: 1
  - name: RX_CRC_FRROR_F
    description: Reception with CRC error flag.
    bit_offset: 3
    bit_size: 1
  - name: FAST_RX_TERM_F
    description: Fast RX Termination flag.
    bit_offset: 4
    bit_size: 1
  - name: RXTIMER_STOP_CDT_F
    description: Enable interrupt on RXTIMER_STOP_CDT_F flag.
    bit_offset: 7
    bit_size: 1
  - name: SABORT_DONE_F
    description: SABORT command treated and done flag.
    bit_offset: 8
    bit_size: 1
  - name: COMMAND_REJECTED_F
    description: Command rejection flag.
    bit_offset: 9
    bit_size: 1
  - name: CS_F
    description: Carrier Sense (RSSI over threshold) flag.
    bit_offset: 12
    bit_size: 1
  - name: PREAMBLE_VALID_F
    description: Valid PREAMBLE detection flag.
    bit_offset: 13
    bit_size: 1
  - name: SYNC_VALID_F
    description: Valid SYNC word detection flag.
    bit_offset: 14
    bit_size: 1
  - name: DATABUFFER0_USED_F
    description: Data Buffer 0 fully read in TX or fully written in RX flag.
    bit_offset: 16
    bit_size: 1
  - name: DATABUFFER1_USED_F
    description: Data Buffer 1 fully read in TX or fully written in RX flag.
    bit_offset: 17
    bit_size: 1
  - name: RX_ALMOST_FULL_0_F
    description: Data Buffer0 used (written during a RX) up to programmed thresold flag.
    bit_offset: 18
    bit_size: 1
  - name: RX_ALMOST_FULL_1_F
    description: Data Buffer1 used (written during a RX) up to programmed thresold flag.
    bit_offset: 19
    bit_size: 1
  - name: TX_ALMOST_EMPTY_0_F
    description: Data Buffer0 used (read during a TX) up to programmed thresold flag.
    bit_offset: 20
    bit_size: 1
  - name: TX_ALMOST_EMPTY_1_F
    description: Data Buffer1 used (read during a TX) up to programmed thresold flag.
    bit_offset: 21
    bit_size: 1
  - name: AHB_ACCESS_ERROR_F
    description: An AHB transfer issue occurred for one of the AHB masters (RRM, Data Buffer Manager, Sequencer).
    bit_offset: 22
    bit_size: 1
  - name: HW_ANA_FAILURE_F
    description: Analog HW failure flag (PLL lock / unlock error, calibration error).
    bit_offset: 24
    bit_size: 1
  - name: SEQ_F
    description: Sequencer completion flag.
    bit_offset: 26
    bit_size: 1
  - name: RRM_CMD_START_F
    description: RRM-UDRA command list execution started flag.
    bit_offset: 27
    bit_size: 1
  - name: RRM_CMD_END_F
    description: RRM-UDRA command list execution ended flag.
    bit_offset: 28
    bit_size: 1
  - name: SAFEASK_CALIB_DONE_F
    description: End of Safe-ASK PA calibration flag.
    bit_offset: 30
    bit_size: 1
  - name: AGC_CALIB_DONE_F
    description: Valid RSSI value available in the RSSI_RUNNING bit field flag.
    bit_offset: 31
    bit_size: 1
fieldset/RFSEQ_STATUS_DETAIL:
  description: RFSEQ_STATUS_DETAIL register.
  fields:
  - name: DBM_FIFO_ERROR_F
    description: Data Buffer Manager internal FIFO overflow/underflow flag.
    bit_offset: 5
    bit_size: 1
  - name: PLL_LOCK_FAIL_F
    description: PLL lock fail status flag.
    bit_offset: 8
    bit_size: 1
  - name: PLL_UNLOCK_F
    description: PLL unlock event flag.
    bit_offset: 9
    bit_size: 1
  - name: PLL_CALFREQ_ERROR_F
    description: VCO frequency calibration error flag.
    bit_offset: 10
    bit_size: 1
  - name: PLL_CALAMP_ERROR_F
    description: VCO amplitude calibration error flag.
    bit_offset: 11
    bit_size: 1
  - name: SEQ_ACTIONTIMEOUT_F
    description: The Sequencer has ended because the current SeqAction reached its ActionTimeout.
    bit_offset: 14
    bit_size: 1
  - name: SEQ_COMPLETE_F
    description: The Sequencer has ended the last defined SeqAction properly( NextAction math or null pointer).
    bit_offset: 15
    bit_size: 1
fieldset/RX_CRC_REG:
  description: RX_CRC_REG register.
  fields:
  - name: RX_CRC_OUT
    description: CRC field of the received packet (read-only info).
    bit_offset: 0
    bit_size: 32
fieldset/RX_INDICATOR:
  description: RX_INDICATOR register.
  fields:
  - name: RSSI_LEVEL_ON_SYNC
    description: RSSI level captured at the end of the SYNC word detection of the received packet.
    bit_offset: 0
    bit_size: 9
  - name: RSSI_LEVEL_RUN
    description: Continuous level of the output of the measured RSSI value.
    bit_offset: 12
    bit_size: 9
  - name: AGC_WORD
    description: AGC word of the received packet.
    bit_offset: 24
    bit_size: 4
  - name: ANT_SELECT
    description: Currently selected antenna.
    bit_offset: 31
    bit_size: 1
fieldset/RX_INFO_REG:
  description: RX_INFO_REG register.
  fields:
  - name: RX_PCKTLEN_OUT
    description: Indicates received packet length in bytes:.
    bit_offset: 0
    bit_size: 16
fieldset/SEQ_EVENT_STATUS:
  description: SEQ_EVENT_STATUS register.
  fields:
  - name: SEQ_EVENT_STATUS
    description: Current value of the seq_event_status used by the Sequencer for next action mask comparison.
    bit_offset: 0
    bit_size: 32
fieldset/SEQ_INFO:
  description: SEQ_INFO register.
  fields:
  - name: SEQ_FSM_STATE
    description: Current state of the Sequencer.
    bit_offset: 0
    bit_size: 5
fieldset/TIME_CAPTURE:
  description: TIME_CAPTURE register.
  fields:
  - name: TIME_CAPTURE
    description: Interpolated absolute time value captured on specific programmable event through TIME_CAPTURESEL[2:0] bit field.
    bit_offset: 0
    bit_size: 32
fieldset/VCO_CALIB_OUT:
  description: VCO_CALIB_OUT register.
  fields:
  - name: VCO_CALFREQ_OUT
    description: VCO frequency calibration value currently output by the VCO calibration block (and applied on the VCO when ON).
    bit_offset: 0
    bit_size: 7
  - name: VCO_CALAMP_OUT
    description: VCO amplitude calibration value currently output by the VCO calibration block (and applied on the VCO when ON).
    bit_offset: 8
    bit_size: 14
block/MISC_REG:
  items:
  - name: RFIP_VERSION
    description: RFIP_VERSION register.
    byte_offset: 0
    access: Read
    fieldset: RFIP_VERSION
  - name: RRM_UDRA_CTRL
    description: RRM_UDRA_CTRL register.
    byte_offset: 4
    access: Write
    fieldset: RRM_UDRA_CTRL
  - name: SEQUENCER_CTRL
    description: SEQUENCER_CTRL register.
    byte_offset: 8
    fieldset: SEQUENCER_CTRL
  - name: ABSOLUTE_TIME
    description: ABSOLUTE_TIME register.
    byte_offset: 12
    access: Read
    fieldset: ABSOLUTE_TIME
  - name: SCM_COUNTER_VAL
    description: SCM_COUNTER_VAL register.
    byte_offset: 16
    access: Read
    fieldset: SCM_COUNTER_VAL
  - name: SCM_MIN_MAX
    description: SCM_MIN_MAX register.
    byte_offset: 20
    fieldset: SCM_MIN_MAX
  - name: WAKEUP_IRQ_STATUS
    description: WAKEUP_IRQ_STATUS register.
    byte_offset: 24
    fieldset: WAKEUP_IRQ_STATUS
fieldset/ABSOLUTE_TIME:
  description: ABSOLUTE_TIME register.
  fields:
  - name: ABSOLUTE_TIME
    description: Indicate the interpolated absolute.
    bit_offset: 0
    bit_size: 32
fieldset/RFIP_VERSION:
  description: RFIP_VERSION register.
  fields:
  - name: REVISION
    description: Revision of the MR_SubG (to be used for metal fixes).
    bit_offset: 4
    bit_size: 4
  - name: VERSION
    description: Version of the MR_SubG (to be used for cut upgrades).
    bit_offset: 8
    bit_size: 4
  - name: PRODUCT
    description: Used for major upgrades (new protocols support / new features).
    bit_offset: 12
    bit_size: 4
fieldset/RRM_UDRA_CTRL:
  description: RRM_UDRA_CTRL register.
  fields:
  - name: RRM_CMD_REQ
    description: 'Action bit: write 1 to request a RRM-UDRA command.'
    bit_offset: 0
    bit_size: 1
fieldset/SCM_COUNTER_VAL:
  description: SCM_COUNTER_VAL register.
  fields:
  - name: SCM_COUNTER_CURRVAL
    description: 'Slow Clock Measurement: number of 16 MHz clock cycles contained in 32 slow clock periods.'
    bit_offset: 0
    bit_size: 15
fieldset/SCM_MIN_MAX:
  description: SCM_MIN_MAX register.
  fields:
  - name: SCM_COUNTER_MINVAL
    description: 'Slow Clock Measurement: minimum SCM_COUNTER value seen since the counter is ON and since last clear request.'
    bit_offset: 0
    bit_size: 15
  - name: SCM_COUNTER_MAXVAL
    description: 'Slow Clock Measurement: maximum SCM_COUNTER value seen since the counter is ON and since last clear request.'
    bit_offset: 16
    bit_size: 15
  - name: CLEAR_MIN_MAX
    description: Write 1' to clear the SCM_COUNTER_MINVAL and SCM_COUNTER_MAXVAL bit fields.
    bit_offset: 31
    bit_size: 1
fieldset/SEQUENCER_CTRL:
  description: SEQUENCER_CTRL register.
  fields:
  - name: GEN_SEQ_TRIGGER
    description: 'Action bit: write 1 to generate a trigger event on Sequencer.'
    bit_offset: 0
    bit_size: 1
  - name: DISABLE_SEQ
    description: Enable/disable the Sequencer.
    bit_offset: 1
    bit_size: 1
fieldset/WAKEUP_IRQ_STATUS:
  description: WAKEUP_IRQ_STATUS register.
  fields:
  - name: CPU_WAKEUP_F
    description: Set when the interpolated absolute time matches the CPU_WAKEUPTIME while WAKEUP_CTRL.
    bit_offset: 0
    bit_size: 1
  - name: RFIP_WAKEUP_F
    description: Set when the interpolated absolute time matches the RFIP_WAKEUPTIME while WAKEUP_CTRL.
    bit_offset: 1
    bit_size: 1
block/RETAINED_REG:
  items:
  - name: RFIP_WAKEUPTIME
    description: RFIP_WAKEUPTIME register.
    byte_offset: 0
    access: Read
    fieldset: RFIP_WAKEUPTIME
  - name: CPU_WAKEUPTIME
    description: CPU_WAKEUPTIME register.
    byte_offset: 4
    fieldset: CPU_WAKEUPTIME
  - name: WAKEUP_CTRL
    description: WAKEUP_CTRL register.
    byte_offset: 8
    fieldset: WAKEUP_CTRL
  - name: RRM_CMDLIST_PTR
    description: RRM_CMDLIST_PTR register.
    byte_offset: 12
    fieldset: RRM_CMDLIST_PTR
  - name: SEQ_GLOBALTABLE_PTR
    description: SEQ_GLOBALTABLE_PTR register.
    byte_offset: 16
    fieldset: SEQ_GLOBALTABLE_PTR
fieldset/CPU_WAKEUPTIME:
  description: CPU_WAKEUPTIME register.
  fields:
  - name: CPU_WAKEUPTIME
    description: (Absolute) Target time to wakeup the CPU.
    bit_offset: 1
    bit_size: 31
fieldset/RFIP_WAKEUPTIME:
  description: RFIP_WAKEUPTIME register.
  fields:
  - name: RFIP_WAKEUPTIME
    description: (Absolute) Target time to wakeup the RFIP.
    bit_offset: 0
    bit_size: 32
fieldset/RRM_CMDLIST_PTR:
  description: RRM_CMDLIST_PTR register.
  fields:
  - name: CMDLIST_PTR_OFFSET
    description: Contain the offset versus the SoC RAM base address where to find the RRM-UDRA command list entry point.
    bit_offset: 0
    bit_size: 16
  - name: CMDLIST_PTR_VALID
    description: Indicate if a command list has to be executed or not.
    bit_offset: 31
    bit_size: 1
fieldset/SEQ_GLOBALTABLE_PTR:
  description: SEQ_GLOBALTABLE_PTR register.
  fields:
  - name: SEQ_GLOBALTABLE_PTR
    description: Contain the offset versus the SoC RAM base address of the GlobalConfiguration RAM table entry point.
    bit_offset: 0
    bit_size: 16
fieldset/WAKEUP_CTRL:
  description: WAKEUP_CTRL register.
  fields:
  - name: SOC_WAKEUP_OFFSET
    description: Delay to be considered by the Wakeup block to anticipate the wakeup request to the PWRC of the SoC versus the target to wakeup the RFIP (or the CPU).
    bit_offset: 0
    bit_size: 8
  - name: CPU_WAKEUP_EN
    description: Indicates if the wakeup timer has to wakeup the SoC (match on CPU_WAKEUPTIME[31:4] bit field only) + set the CPU_WAKEUP_F in the WAKEUP_IRQ_STATUS Misc register when match on CPU_WAKEUPTIME[31:0] occurs.
    bit_offset: 30
    bit_size: 1
  - name: RFIP_WAKEUP_EN
    description: Indicates if the wakeup timer has to wakeup the SoC (match on RFIP_WAKEUPTIME[31:4] bit field only) + trigger an event on the Sequencer and set the RFIP_WAKEUP_F in the WAKEUP_IRQ_STATUS Misc register when match on RFIP_WAKEUPTIME[31:0] occurs.
    bit_offset: 31
    bit_size: 1