Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Feb 23 00:04:25 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_design_analysis -file design.rpt
| Design       : fire4_squeeze
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------+
|      Characteristics      |                   Path #1                  |
+---------------------------+--------------------------------------------+
| Requirement               |                                      0.000 |
| Path Delay                |                                      3.148 |
| Logic Delay               | 0.560(18%)                                 |
| Net Delay                 | 2.588(82%)                                 |
| Clock Skew                |                                      0.000 |
| Slack                     |                                        inf |
| Clock Relationship        | Safely Timed                               |
| Logic Levels              |                                          7 |
| Routes                    |                                          0 |
| Logical Path              | FDCE LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 DSP48E1 |
| Start Point Clock         |                                            |
| End Point Clock           |                                            |
| DSP Block                 | Seq                                        |
| BRAM                      | None                                       |
| IO Crossings              |                                          0 |
| Config Crossings          |                                          0 |
| SLR Crossings             |                                          0 |
| PBlocks                   |                                          0 |
| High Fanout               |                                       9566 |
| Dont Touch                |                                          0 |
| Mark Debug                |                                          0 |
| Start Point Pin Primitive | FDCE/C                                     |
| End Point Pin Primitive   | DSP48E1/B[12]                              |
| Start Point Pin           | weight_rom_address_reg[0]/C                |
| End Point Pin             | mul_out_reg/B[12]                          |
+---------------------------+--------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+-----+-----+-----+
| End Point Clock | Requirement |  2  | 3 |  5 |  6  |  7  |  8  |
+-----------------+-------------+-----+---+----+-----+-----+-----+
| (none)          | 0.000ns     | 513 | 1 | 16 | 163 | 164 | 143 |
+-----------------+-------------+-----+---+----+-----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


