 
cpldfit:  version H.38                              Xilinx Inc.
                                  Fitter Report
Design Name: instruction_decoder                 Date: 11-11-2025,  9:28AM
Device Used: XA2C32A-6-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
16 /32  ( 50%) 33  /112  ( 29%) 22  /80   ( 27%) 16 /32  ( 50%) 29 /33  ( 88%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      15/16     19/40    31/56    15/16    0/1      0/1      0/1      0/1
FB2       1/16      3/40     2/56     1/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    16/32     22/80    33/112   16/32    0/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
1/3         1/1         0/4

Signal 'clk' mapped onto global clock net GCK0.
Signal 'reset_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :   11          11    |  I/O              :    21     24
Output        :   16          16    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    1           1    |  
                 ----        ----
        Total     29          29

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 16 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
csn                 1     1     FB1_1   38    I/O       O       LVCMOS18           FAST DFF     RESET
state<1>            1     1     FB1_2   37    I/O       O       LVCMOS18           FAST TFF     RESET
alu_enable          1     2     FB1_3   36    I/O       O       LVCMOS18           FAST DFF     RESET
state<0>            1     2     FB1_4   34    GTS/I/O   O       LVCMOS18           FAST DFF     RESET
operand<0>          2     3     FB1_5   33    GTS/I/O   O       LVCMOS18           FAST DEFF    RESET
rwn                 2     3     FB1_6   32    GTS/I/O   O       LVCMOS18           FAST DFF     RESET
operand<1>          2     3     FB1_7   31    GTS/I/O   O       LVCMOS18           FAST DEFF    RESET
operand<2>          2     3     FB1_9   29    I/O       O       LVCMOS18           FAST DEFF    RESET
operand<3>          2     3     FB1_10  28    I/O       O       LVCMOS18           FAST DEFF    RESET
alu_sel<0>          4     5     FB1_11  27    I/O       O       LVCMOS18           FAST DFF     RESET
alu_sel<1>          4     6     FB1_12  23    I/O       O       LVCMOS18           FAST DFF     RESET
alu_sel<2>          4     6     FB1_13  22    I/O       O       LVCMOS18           FAST DFF     RESET
addr<0>             2     3     FB1_14  21    I/O       O       LVCMOS18           FAST DFF     RESET
addr<1>             2     3     FB1_15  20    I/O       O       LVCMOS18           FAST DFF     RESET
addr<2>             2     3     FB1_16  19    I/O       O       LVCMOS18           FAST DFF     RESET
addr<3>             2     3     FB2_1   39    I/O       O       LVCMOS18           FAST DFF     RESET

** 13 Inputs **

Signal              Loc     Pin   Pin       Pin     I/O      I/O
Name                        No.   Type      Use     STD      Style
reset_n             FB1_8   30    GSR/I/O   GSR     LVCMOS18 
instruction<7>      FB2_2   40    I/O       I       LVCMOS18 
instruction<0>      FB2_3   41    I/O       I       LVCMOS18 
instruction<10>     FB2_4   42    I/O       I       LVCMOS18 
clk                 FB2_5   43    GCK/I/O   GCK     LVCMOS18 
instruction<1>      FB2_6   44    GCK/I/O   I       LVCMOS18 
instruction<2>      FB2_7   1     GCK/I/O   I       LVCMOS18 
instruction<3>      FB2_8   2     I/O       I       LVCMOS18 
instruction<4>      FB2_9   3     I/O       I       LVCMOS18 
instruction<5>      FB2_10  5     I/O       I       LVCMOS18 
instruction<6>      FB2_11  6     I/O       I       LVCMOS18 
instruction<8>      FB2_12  8     I/O       I       LVCMOS18 
instruction<9>      FB2_13  12    I/O       I       LVCMOS18 

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               19/21
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   31/25
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
csn                           1     FB1_1   38   I/O     O                 
state<1>                      1     FB1_2   37   I/O     O                 
alu_enable                    1     FB1_3   36   I/O     O                 
state<0>                      1     FB1_4   34   GTS/I/O O                 
operand<0>                    2     FB1_5   33   GTS/I/O O                 
rwn                           2     FB1_6   32   GTS/I/O O                 
operand<1>                    2     FB1_7   31   GTS/I/O O                 
(unused)                      0     FB1_8   30   GSR/I/O GSR   
operand<2>                    2     FB1_9   29   I/O     O                 
operand<3>                    2     FB1_10  28   I/O     O                 
alu_sel<0>                    4     FB1_11  27   I/O     O                 
alu_sel<1>                    4     FB1_12  23   I/O     O                 
alu_sel<2>                    4     FB1_13  22   I/O     O                 
addr<0>                       2     FB1_14  21   I/O     O                 
addr<1>                       2     FB1_15  20   I/O     O                 
addr<2>                       2     FB1_16  19   I/O     O                 

Signals Used by Logic in Function Block
  1: addr<0>            8: instruction<10>   14: instruction<6> 
  2: addr<1>            9: instruction<1>    15: instruction<8> 
  3: addr<2>           10: instruction<2>    16: instruction<9> 
  4: alu_sel<0>        11: instruction<3>    17: rwn 
  5: alu_sel<1>        12: instruction<4>    18: state<0> 
  6: alu_sel<2>        13: instruction<5>    19: state<1> 
  7: instruction<0>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
csn               .................X...................... 1       
state<1>          .................X...................... 1       
alu_enable        .................XX..................... 2       
state<0>          .................XX..................... 2       
operand<0>        ......X..........XX..................... 3       
rwn               ................XXX..................... 3       
operand<1>        ........X........XX..................... 3       
operand<2>        .........X.......XX..................... 3       
operand<3>        ..........X......XX..................... 3       
alu_sel<0>        ...X..........XX.XX..................... 5       
alu_sel<1>        ....X..X......XX.XX..................... 6       
alu_sel<2>        .....X.X......XX.XX..................... 6       
addr<0>           X..........X.....X...................... 3       
addr<1>           .X..........X....X...................... 3       
addr<2>           ..X..........X...X...................... 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               3/37
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
addr<3>                       2     FB2_1   39   I/O     O                 
(unused)                      0     FB2_2   40   I/O     I     
(unused)                      0     FB2_3   41   I/O     I     
(unused)                      0     FB2_4   42   I/O     I     
(unused)                      0     FB2_5   43   GCK/I/O GCK   
(unused)                      0     FB2_6   44   GCK/I/O I     
(unused)                      0     FB2_7   1    GCK/I/O I     
(unused)                      0     FB2_8   2    I/O     I     
(unused)                      0     FB2_9   3    I/O     I     
(unused)                      0     FB2_10  5    I/O     I     
(unused)                      0     FB2_11  6    I/O     I     
(unused)                      0     FB2_12  8    I/O     I     
(unused)                      0     FB2_13  12   I/O     I     
(unused)                      0     FB2_14  13   I/O           
(unused)                      0     FB2_15  14   I/O           
(unused)                      0     FB2_16  16   I/O           

Signals Used by Logic in Function Block
  1: addr<3>            2: instruction<7>     3: state<0> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
addr<3>           XXX..................................... 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_addr0: FDCPE port map (addr(0),addr_D(0),clk,NOT reset_n,'0','1');
addr_D(0) <= NOT (((state(0) AND NOT instruction(4))
	OR (NOT state(0) AND NOT addr(0))));

FDCPE_addr1: FDCPE port map (addr(1),addr_D(1),clk,NOT reset_n,'0','1');
addr_D(1) <= NOT (((state(0) AND NOT instruction(5))
	OR (NOT state(0) AND NOT addr(1))));

FDCPE_addr2: FDCPE port map (addr(2),addr_D(2),clk,NOT reset_n,'0','1');
addr_D(2) <= NOT (((state(0) AND NOT instruction(6))
	OR (NOT state(0) AND NOT addr(2))));

FDCPE_addr3: FDCPE port map (addr(3),addr_D(3),clk,NOT reset_n,'0','1');
addr_D(3) <= NOT (((state(0) AND NOT instruction(7))
	OR (NOT state(0) AND NOT addr(3))));

FDCPE_alu_enable: FDCPE port map (alu_enable,alu_enable_D,clk,NOT reset_n,'0','1');
alu_enable_D <= (NOT state(0) AND state(1));

FDCPE_alu_sel0: FDCPE port map (alu_sel(0),alu_sel_D(0),clk,NOT reset_n,'0','1');
alu_sel_D(0) <= ((state(0) AND alu_sel(0))
	OR (NOT state(1) AND alu_sel(0))
	OR (NOT state(0) AND state(1) AND instruction(8) AND 
	NOT instruction(9))
	OR (NOT state(0) AND state(1) AND NOT instruction(8) AND 
	instruction(9)));

FDCPE_alu_sel1: FDCPE port map (alu_sel(1),alu_sel_D(1),clk,NOT reset_n,'0','1');
alu_sel_D(1) <= ((state(0) AND alu_sel(1))
	OR (NOT state(1) AND alu_sel(1))
	OR (NOT state(0) AND state(1) AND NOT instruction(8) AND 
	instruction(9))
	OR (NOT state(0) AND state(1) AND instruction(9) AND 
	NOT instruction(10)));

FDCPE_alu_sel2: FDCPE port map (alu_sel(2),alu_sel_D(2),clk,NOT reset_n,'0','1');
alu_sel_D(2) <= (NOT state(0) AND state(1) AND instruction(10))
	XOR ((state(0) AND alu_sel(2))
	OR (NOT state(1) AND alu_sel(2))
	OR (NOT state(0) AND state(1) AND instruction(8) AND 
	instruction(9)));

FDCPE_csn: FDCPE port map (csn,NOT state(0),clk,'0',NOT reset_n,'1');

FDCPE_operand0: FDCPE port map (operand(0),instruction(0),clk,NOT reset_n,'0',operand_CE(0));
operand_CE(0) <= (NOT state(0) AND state(1));

FDCPE_operand1: FDCPE port map (operand(1),instruction(1),clk,NOT reset_n,'0',operand_CE(1));
operand_CE(1) <= (NOT state(0) AND state(1));

FDCPE_operand2: FDCPE port map (operand(2),instruction(2),clk,NOT reset_n,'0',operand_CE(2));
operand_CE(2) <= (NOT state(0) AND state(1));

FDCPE_operand3: FDCPE port map (operand(3),instruction(3),clk,NOT reset_n,'0',operand_CE(3));
operand_CE(3) <= (NOT state(0) AND state(1));

FDCPE_rwn: FDCPE port map (rwn,rwn_D,clk,'0',NOT reset_n,'1');
rwn_D <= NOT (((state(0) AND state(1))
	OR (state(1) AND NOT rwn)));

FDCPE_state0: FDCPE port map (state(0),state_D(0),clk,NOT reset_n,'0','1');
state_D(0) <= NOT ((state(0) AND NOT state(1)));

FTCPE_state1: FTCPE port map (state(1),state(0),clk,NOT reset_n,'0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C32A-6-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C32A-6-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 instruction<2>                   23 alu_sel<1>                    
  2 instruction<3>                   24 TDO                           
  3 instruction<4>                   25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 instruction<5>                   27 alu_sel<0>                    
  6 instruction<6>                   28 operand<3>                    
  7 VCCIO-1.8                        29 operand<2>                    
  8 instruction<8>                   30 reset_n                       
  9 TDI                              31 operand<1>                    
 10 TMS                              32 rwn                           
 11 TCK                              33 operand<0>                    
 12 instruction<9>                   34 state<0>                      
 13 PGND                             35 VCCAUX                        
 14 PGND                             36 alu_enable                    
 15 VCC                              37 state<1>                      
 16 PGND                             38 csn                           
 17 GND                              39 addr<3>                       
 18 TIE                              40 instruction<7>                
 19 addr<2>                          41 instruction<0>                
 20 addr<1>                          42 instruction<10>               
 21 addr<0>                          43 clk                           
 22 alu_sel<2>                       44 instruction<1>                


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c32a-6-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : FLOAT
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 36
