{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573803163313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573803163313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:02:43 2019 " "Processing started: Fri Nov 15 13:02:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573803163313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573803163313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573803163313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573803163780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee214.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ee214.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE214 " "Found design unit 1: EE214" {  } { { "EE214.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/EE214.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kpcnt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file kpcnt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-FUNCTIONALITY " "Found design unit 1: COUNTER-FUNCTIONALITY" {  } { { "COUNTER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164320 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/COUNTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM-FUNCTIONALITY " "Found design unit 1: LCD_FSM-FUNCTIONALITY" {  } { { "LCD_FSM.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164324 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM " "Found entity 1: LCD_FSM" {  } { { "LCD_FSM.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164328 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavioral " "Found design unit 1: scale_clock-Behavioral" {  } { { "scale_clock.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/scale_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164332 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "scale_clock.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/scale_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM_TIMER-FUNCTIONALITY " "Found design unit 1: LCD_FSM_TIMER-FUNCTIONALITY" {  } { { "LCD_FSM_TIMER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_TIMER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164336 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM_TIMER " "Found entity 1: LCD_FSM_TIMER" {  } { { "LCD_FSM_TIMER.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_TIMER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM_BCD-FUNCTIONALITY " "Found design unit 1: LCD_FSM_BCD-FUNCTIONALITY" {  } { { "LCD_FSM_BCD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164340 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM_BCD " "Found entity 1: LCD_FSM_BCD" {  } { { "LCD_FSM_BCD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/LCD_FSM_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test0-functionality " "Found design unit 1: test0-functionality" {  } { { "test0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/test0.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164348 ""} { "Info" "ISGN_ENTITY_NAME" "1 test0 " "Found entity 1: test0" {  } { { "test0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/test0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_1-FUNCTIONALITY " "Found design unit 1: AND_1-FUNCTIONALITY" {  } { { "AND_1.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/AND_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164352 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_1 " "Found entity 1: AND_1" {  } { { "AND_1.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/AND_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_counter-behaviour " "Found design unit 1: input_counter-behaviour" {  } { { "input_counter.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/input_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164356 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_counter " "Found entity 1: input_counter" {  } { { "input_counter.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/input_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SSD-func " "Found design unit 1: BCD2SSD-func" {  } { { "BCD2SSD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/BCD2SSD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164360 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SSD " "Found entity 1: BCD2SSD" {  } { { "BCD2SSD.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/BCD2SSD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMS-behaviour " "Found design unit 1: CMS-behaviour" {  } { { "CMS.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/CMS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164368 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMS " "Found entity 1: CMS" {  } { { "CMS.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/CMS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cms2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cms2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMS2-behaviour " "Found design unit 1: CMS2-behaviour" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164372 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMS2 " "Found entity 1: CMS2" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573803164372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573803164372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CMS2 " "Elaborating entity \"CMS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573803164424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(79) " "VHDL Process Statement warning at CMS2.vhd(79): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(81) " "VHDL Process Statement warning at CMS2.vhd(81): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(88) " "VHDL Process Statement warning at CMS2.vhd(88): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_CMD CMS2.vhd(92) " "VHDL Process Statement warning at CMS2.vhd(92): signal \"CNT_CMD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(95) " "VHDL Process Statement warning at CMS2.vhd(95): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCD_DATA CMS2.vhd(97) " "VHDL Process Statement warning at CMS2.vhd(97): signal \"LCD_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(97) " "VHDL Process Statement warning at CMS2.vhd(97): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCD_DATA CMS2.vhd(104) " "VHDL Process Statement warning at CMS2.vhd(104): signal \"LCD_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(104) " "VHDL Process Statement warning at CMS2.vhd(104): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCD_DATA CMS2.vhd(108) " "VHDL Process Statement warning at CMS2.vhd(108): signal \"LCD_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT_DATA CMS2.vhd(108) " "VHDL Process Statement warning at CMS2.vhd(108): signal \"CNT_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"RS\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"RW\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN CMS2.vhd(71) " "VHDL Process Statement warning at CMS2.vhd(71): inferring latch(es) for signal or variable \"EN\", which holds its previous value in one or more paths through the process" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 CMS2.vhd(164) " "VHDL Process Statement warning at CMS2.vhd(164): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 CMS2.vhd(165) " "VHDL Process Statement warning at CMS2.vhd(165): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z CMS2.vhd(166) " "VHDL Process Statement warning at CMS2.vhd(166): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y CMS2.vhd(167) " "VHDL Process Statement warning at CMS2.vhd(167): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164428 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m CMS2.vhd(203) " "VHDL Process Statement warning at CMS2.vhd(203): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n CMS2.vhd(204) " "VHDL Process Statement warning at CMS2.vhd(204): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN CMS2.vhd(71) " "Inferred latch for \"EN\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW CMS2.vhd(71) " "Inferred latch for \"RW\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS CMS2.vhd(71) " "Inferred latch for \"RS\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] CMS2.vhd(71) " "Inferred latch for \"D\[0\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] CMS2.vhd(71) " "Inferred latch for \"D\[1\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] CMS2.vhd(71) " "Inferred latch for \"D\[2\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] CMS2.vhd(71) " "Inferred latch for \"D\[3\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] CMS2.vhd(71) " "Inferred latch for \"D\[4\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] CMS2.vhd(71) " "Inferred latch for \"D\[5\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] CMS2.vhd(71) " "Inferred latch for \"D\[6\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] CMS2.vhd(71) " "Inferred latch for \"D\[7\]\" at CMS2.vhd(71)" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573803164432 "|CMS2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:U0 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:U0\"" {  } { { "output_files/CMS2.vhd" "U0" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573803164432 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RST " "Bidir \"RST\" has no driver" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1573803164968 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1573803164968 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "D\[5\]\$latch D\[4\]\$latch " "Duplicate LATCH primitive \"D\[5\]\$latch\" merged with LATCH primitive \"D\[4\]\$latch\"" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573803164972 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1573803164972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[0\]\$latch " "Latch D\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164972 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[1\]\$latch " "Latch D\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164972 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[2\]\$latch " "Latch D\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164976 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[3\]\$latch " "Latch D\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164976 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[4\]\$latch " "Latch D\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164976 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[7\]\$latch " "Latch D\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S0 " "Ports D and ENA on the latch are fed by the same signal Q.S0" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164976 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS\$latch " "Latch RS\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q.S3 " "Ports D and ENA on the latch are fed by the same signal Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573803164976 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573803164976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D\[6\] GND " "Pin \"D\[6\]\" is stuck at GND" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573803165044 "|CMS2|D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573803165044 "|CMS2|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573803165044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573803165479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573803165479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573803165552 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573803165552 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1573803165552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573803165552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573803165552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573803165602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:02:45 2019 " "Processing ended: Fri Nov 15 13:02:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573803165602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573803165602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573803165602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573803165602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573803167028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573803167028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:02:46 2019 " "Processing started: Fri Nov 15 13:02:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573803167028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573803167028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p1 -c p1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573803167028 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573803167138 ""}
{ "Info" "0" "" "Project  = p1" {  } {  } 0 0 "Project  = p1" 0 0 "Fitter" 0 0 1573803167138 ""}
{ "Info" "0" "" "Revision = p1" {  } {  } 0 0 "Revision = p1" 0 0 "Fitter" 0 0 1573803167138 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573803167231 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p1 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"p1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573803167247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573803167278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573803167278 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573803167343 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573803167359 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573803167579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573803167579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573803167579 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573803167579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573803167579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573803167579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573803167579 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573803167579 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 38 " "No exact pin location assignment(s) for 2 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[3\] " "Pin m\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m[3] } } } { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 183 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573803167610 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[3\] " "Pin n\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { n[3] } } } { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 183 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573803167610 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573803167610 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1573803167719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p1.sdc " "Synopsys Design Constraints File file not found: 'p1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573803167719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573803167719 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573803167735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573803167735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1  " "Automatically promoted node CLK1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT_DATA\[0\] " "Destination node CNT_DATA\[0\]" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 128 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT_CMD\[2\] " "Destination node CNT_CMD\[2\]" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 128 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT_CMD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT_CMD\[1\] " "Destination node CNT_CMD\[1\]" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 128 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT_CMD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT_DATA\[1\] " "Destination node CNT_DATA\[1\]" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 128 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Q.S0 " "Destination node Q.S0" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Q.S3 " "Destination node Q.S3" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q.S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Q.S6 " "Destination node Q.S6" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q.S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK1~0 " "Destination node CLK1~0" {  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573803167735 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573803167735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector16~2  " "Automatically promoted node Selector16~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573803167735 ""}  } { { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 75 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573803167735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573803167797 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573803167797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573803167797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573803167797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573803167797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573803167813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573803167813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573803167813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573803167813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573803167813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573803167813 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573803167829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573803167829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573803167829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573803167829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 8 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573803167829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 13 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573803167829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 13 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573803167829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573803167829 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573803167829 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573803167829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573803168219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573803168313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573803168313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573803168672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573803168672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573803168735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573803169330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573803169330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573803169565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573803169569 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573803169569 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573803169573 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573803169577 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RST 0 " "Pin \"RST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[2\] 0 " "Pin \"D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[3\] 0 " "Pin \"D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[4\] 0 " "Pin \"D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[5\] 0 " "Pin \"D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[6\] 0 " "Pin \"D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[7\] 0 " "Pin \"D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS 0 " "Pin \"RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RW 0 " "Pin \"RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EN 0 " "Pin \"EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[0\] 0 " "Pin \"Y1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[1\] 0 " "Pin \"Y1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[2\] 0 " "Pin \"Y1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[3\] 0 " "Pin \"Y1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[4\] 0 " "Pin \"Y1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[5\] 0 " "Pin \"Y1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1\[6\] 0 " "Pin \"Y1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[0\] 0 " "Pin \"Y2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[1\] 0 " "Pin \"Y2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[2\] 0 " "Pin \"Y2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[3\] 0 " "Pin \"Y2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[4\] 0 " "Pin \"Y2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[5\] 0 " "Pin \"Y2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2\[6\] 0 " "Pin \"Y2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[0\] 0 " "Pin \"m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[1\] 0 " "Pin \"m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[2\] 0 " "Pin \"m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[3\] 0 " "Pin \"m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n\[0\] 0 " "Pin \"n\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n\[1\] 0 " "Pin \"n\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n\[2\] 0 " "Pin \"n\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n\[3\] 0 " "Pin \"n\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573803169581 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1573803169581 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573803169681 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573803169697 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573803169789 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573803169909 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RST a permanently disabled " "Pin RST has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "output_files/CMS2.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/p1/output_files/CMS2.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/p1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573803169949 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1573803169949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/p1/output_files/p1.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/p1/output_files/p1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573803170025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573803170313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:02:50 2019 " "Processing ended: Fri Nov 15 13:02:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573803170313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573803170313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573803170313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573803170313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573803171632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573803171636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:02:51 2019 " "Processing started: Fri Nov 15 13:02:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573803171636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573803171636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p1 -c p1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573803171636 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573803172148 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573803172168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573803172474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:02:52 2019 " "Processing ended: Fri Nov 15 13:02:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573803172474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573803172474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573803172474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573803172474 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573803173178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573803173921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573803173921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:02:53 2019 " "Processing started: Fri Nov 15 13:02:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573803173921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573803173921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p1 -c p1 " "Command: quartus_sta p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573803173921 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1573803174037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573803174205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573803174245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573803174245 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1573803174337 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p1.sdc " "Synopsys Design Constraints File file not found: 'p1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1573803174361 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1573803174361 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT_CMD\[0\] CNT_CMD\[0\] " "create_clock -period 1.000 -name CNT_CMD\[0\] CNT_CMD\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174361 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174361 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1573803174365 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1573803174377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573803174385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.545 " "Worst-case setup slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545       -57.465 CLK  " "   -3.545       -57.465 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.957       -71.373 CLK1  " "   -2.957       -71.373 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -10.471 CNT_CMD\[0\]  " "   -1.777       -10.471 CNT_CMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573803174393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.681 " "Worst-case hold slack is -2.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.681       -14.106 CNT_CMD\[0\]  " "   -2.681       -14.106 CNT_CMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.548        -2.548 CLK  " "   -2.548        -2.548 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010        -3.366 CLK1  " "   -1.010        -3.366 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573803174401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573803174405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573803174413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -37.557 CLK  " "   -1.941       -37.557 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -54.908 CLK1  " "   -0.742       -54.908 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CNT_CMD\[0\]  " "    0.500         0.000 CNT_CMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573803174417 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1573803174542 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1573803174546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573803174558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.589 " "Worst-case setup slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589        -5.803 CLK  " "   -0.589        -5.803 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529        -6.183 CLK1  " "   -0.529        -6.183 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.006 CNT_CMD\[0\]  " "   -0.006        -0.006 CNT_CMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573803174566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.357 " "Worst-case hold slack is -1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357        -1.357 CLK  " "   -1.357        -1.357 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142        -5.950 CNT_CMD\[0\]  " "   -1.142        -5.950 CNT_CMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665        -2.928 CLK1  " "   -0.665        -2.928 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573803174574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573803174586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573803174598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -25.380 CLK  " "   -1.380       -25.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 CLK1  " "   -0.500       -37.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CNT_CMD\[0\]  " "    0.500         0.000 CNT_CMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573803174614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573803174614 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1573803174773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573803174814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573803174814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573803174939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:02:54 2019 " "Processing ended: Fri Nov 15 13:02:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573803174939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573803174939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573803174939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573803174939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573803176232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573803176232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:02:56 2019 " "Processing started: Fri Nov 15 13:02:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573803176232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573803176232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off p1 -c p1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573803176232 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "p1.vho\", \"p1_fast.vho p1_vhd.sdo p1_vhd_fast.sdo C:/altera/13.0sp1/quartus/bin64/p1/simulation/modelsim/ simulation " "Generated files \"p1.vho\", \"p1_fast.vho\", \"p1_vhd.sdo\" and \"p1_vhd_fast.sdo\" in directory \"C:/altera/13.0sp1/quartus/bin64/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1573803176990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573803177061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:02:57 2019 " "Processing ended: Fri Nov 15 13:02:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573803177061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573803177061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573803177061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573803177061 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573803177869 ""}
