// Seed: 3097002191
module module_0 (
    input id_0,
    output reg id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input reg id_7,
    output id_8
);
  always @(posedge id_6 or posedge 1) begin
    if (1) begin
      id_8 <= 1;
    end else if (1 && id_3) begin
      id_1 <= 1;
      {SystemTFIdentifier, id_7} <= id_3;
      if (1) id_5 <= id_4 - id_0;
      else id_8 <= #1  ~id_6;
    end
  end
  assign id_5 = id_0;
  assign id_5 = 1;
  assign id_1 = id_3;
  reg   id_9;
  logic id_10;
  assign id_1 = 1;
  logic id_11;
  assign id_5 = 1'b0;
  type_0 id_12 (
      .id_0(1'b0),
      .id_1(id_9 ==? id_9),
      .id_2((1'b0)),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(""),
      .id_7(1 == id_10),
      .id_8(1'd0),
      .id_9(id_9)
  );
  defparam id_13.id_14 = 1'b0;
  assign id_2 = |1;
  logic id_15;
  assign id_8 = id_9;
  type_23(
      1, id_9 - id_13
  ); type_24(
      1, id_6, id_0, id_14
  );
endmodule
