// Seed: 3620979602
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  logic [1 : -1 'b0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_0 #(
    parameter id_16 = 32'd47,
    parameter id_38 = 32'd70,
    parameter id_43 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    _id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    _id_43,
    module_2,
    id_45,
    id_46,
    id_47
);
  output wire id_47;
  inout wire id_46;
  output wire id_45;
  input wire id_44;
  input wire _id_43;
  inout wire id_42;
  inout wire id_41;
  input wire id_40;
  inout wire id_39;
  inout wire _id_38;
  output reg id_37;
  output wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire _id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_45,
      id_21,
      id_13,
      id_23
  );
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_16 : "" *  id_43  >=  -1  -  id_38] id_48;
  ;
  parameter id_49 = 'b0;
  always @(*) begin : LABEL_0
    id_37 <= -1;
  end
endmodule
