<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* The definition for the sequential model. */</span>

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">JALR</span>(<span class="sail-id">imm</span>, <span class="sail-id">rs1</span>, <span class="sail-id">rd</span>)) = {
<span class="sail-comment">/* For the sequential model, the memory-model definition doesn't work directly
 * if rs1 = rd.  We would effectively have to keep a regfile for reads and another for
 * writes, and swap on instruction completion.  This could perhaps be optimized in
 * some manner, but for now, we just keep a reordered definition to improve simulator
 * performance.
 */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">t</span> : <span class="sail-id">xlenbits</span> = <span class="sail-id">X</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">+</span> <a href=".././prelude.html#L85"><span class="sail-id">sign_extend</span></a>(<span class="sail-id">imm</span>);
  <span class="sail-comment">/* Extensions get the first checks on the prospective target address. */</span>
  <span class="sail-keyword">match</span> <a href=".././riscv_addr_checks.html#L40"><span class="sail-id">ext_control_check_addr</span></a>(<span class="sail-id">t</span>) {
    <span class="sail-id">Ext_ControlAddr_Error</span>(<span class="sail-id">e</span>) =&gt;
      <span class="sail-id">Ext_ControlAddr_Check_Failure</span>(<span class="sail-id">e</span>),
    <span class="sail-id">Ext_ControlAddr_OK</span>(<span class="sail-id">addr</span>) =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">target</span> = [<span class="sail-id">bits_of</span>(<span class="sail-id">addr</span>) <span class="sail-keyword">with</span> <span class="sail-literal">0</span> = <span class="sail-literal">bitzero</span>];  <span class="sail-comment">/* clear addr[0] */</span>
      <span class="sail-keyword">if</span> <a href=".././prelude.html#L111"><span class="sail-id">bit_to_bool</span></a>(<span class="sail-id">target</span>[<span class="sail-literal">1</span>]) <span class="sail-operator">&amp;</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<a href=".././riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zca</span>)) <span class="sail-keyword">then</span> {
        <span class="sail-id">Memory_Exception</span>(<span class="sail-id">addr</span>, <span class="sail-id">E_Fetch_Addr_Align</span>())
      } <span class="sail-keyword">else</span> {
        <span class="sail-id">X</span>(<span class="sail-id">rd</span>) = <a href=".././riscv_pc_access.html#L21"><span class="sail-id">get_next_pc</span></a>();
        <a href=".././riscv_pc_access.html#L24"><span class="sail-id">set_next_pc</span></a>(<span class="sail-id">target</span>);
        <span class="sail-id">RETIRE_SUCCESS</span>
      }
    }
  }
}
</pre>
</div>
</div>
</body>
</html>