
---------- Begin Simulation Statistics ----------
simSeconds                                   0.578744                       # Number of seconds simulated (Second)
simTicks                                 578744049000                       # Number of ticks simulated (Tick)
finalTick                                578744049000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5537.57                       # Real time elapsed on the host (Second)
hostTickRate                                104512212                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9403088                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1444863222                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   126409                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     260920                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1157488100                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.653554                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.604758                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1774019550                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   112101                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1690471597                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1939880                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            329268376                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         432619730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               60462                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           978785189                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.727112                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.312446                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 532660879     54.42%     54.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  65817026      6.72%     61.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  73382279      7.50%     68.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  74530158      7.61%     76.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  72580691      7.42%     83.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  57100548      5.83%     89.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  54761905      5.59%     95.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  33711019      3.44%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  14240684      1.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             978785189                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                23002336     85.07%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   181      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      8      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     85.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 124805      0.46%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      5      0.00%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1245      0.00%     85.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  2209      0.01%     85.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     85.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     85.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     85.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  558      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     85.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2299615      8.50%     94.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                810948      3.00%     97.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            119490      0.44%     97.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           678492      2.51%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4089131      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1295704923     76.65%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      2192878      0.13%     77.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1072950      0.06%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       718381      0.04%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            1      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        50473      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           65      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            2      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        45124      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1759645      0.10%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          205      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       351582      0.02%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      2197771      0.13%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        23110      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            6      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            3      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           99      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           49      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    237911299     14.07%     91.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    131206265      7.76%     99.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      3698722      0.22%     99.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      9448910      0.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1690471597                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.460466                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            27039892                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015995                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4350101805                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2080671648                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1641426549                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  38606346                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 22984769                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         17931015                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1693756447                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     19665911                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  19668396                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         9154501                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       178702911                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      253625476                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     148308940                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     11036444                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     11496558                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch        13419      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      20633858      9.87%      9.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     20482601      9.80%     19.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      1342489      0.64%     20.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    141557194     67.74%     88.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     16935605      8.10%     96.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      8021405      3.84%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      208986571                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        10562      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      4584197      8.40%      8.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      5251307      9.62%     18.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       524103      0.96%     18.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     35590728     65.18%     84.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      5620499     10.29%     94.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      3019816      5.53%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      54601212                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         3835      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return       345851      2.41%      2.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect      1822934     12.70%     15.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect       318793      2.22%     17.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      8789967     61.25%     78.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond      1151419      8.02%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond      1918904     13.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total     14351703                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         2857      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     16049659     10.40%     10.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     15231294      9.87%     20.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       818386      0.53%     20.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    105966460     68.64%     89.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     11315104      7.33%     96.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      5001589      3.24%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    154385349                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         2857      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return       324378      2.72%      2.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect      1304338     10.94%     13.68% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect       254286      2.13%     15.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      7508716     62.97%     78.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       718819      6.03%     84.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     84.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond      1810835     15.19%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total     11924229                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget    104177541     49.85%     49.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     79528105     38.05%     87.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     20633852      9.87%     97.78% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      4647073      2.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    208986571                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch     11071515     77.41%     77.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      2399176     16.77%     94.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect       345851      2.42%     96.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       485696      3.40%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total     14302238                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         141570529                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     54181416                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect          14351703                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        5436438                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted     12120689                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       2231014                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            208986571                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              9533306                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               108711876                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.520186                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         6114303                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         9363890                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            4647073                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          4716817                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        13419      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     20633858      9.87%      9.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     20482601      9.80%     19.68% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      1342489      0.64%     20.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    141557194     67.74%     88.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     16935605      8.10%     96.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      8021405      3.84%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    208986571                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         1790      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     20463654     20.41%     20.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect      2181677      2.18%     22.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      1342165      1.34%     23.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     67347247     67.16%     91.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond      1444532      1.44%     92.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      7493630      7.47%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total     100274695                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect      1822934     19.12%     19.12% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     19.12% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      6558953     68.80%     87.92% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond      1151419     12.08%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      9533306                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect      1822934     19.12%     19.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     19.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      6558953     68.80%     87.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond      1151419     12.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      9533306                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      9363890                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      4647073                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      4716817                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords      2237697                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     11601591                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             26409287                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               26409268                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes           10359607                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               16049659                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            15725281                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect            324378                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       329089192                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           51639                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          11361227                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    929059843                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.555189                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.555149                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       567847373     61.12%     61.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        75858547      8.17%     69.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        52152766      5.61%     74.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        86993810      9.36%     84.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        22783020      2.45%     86.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13015674      1.40%     88.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        12805791      1.38%     89.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        10150379      1.09%     90.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        87452483      9.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    929059843                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       34168                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              16049680                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1844071      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1106243332     76.56%     76.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      2074943      0.14%     76.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       906687      0.06%     76.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       647178      0.04%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          688      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        42346      0.00%     76.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1633994      0.11%     77.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          102      0.00%     77.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       335360      0.02%     77.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      2155796      0.15%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        13777      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           95      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    202919801     14.04%     91.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    114923231      7.95%     99.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3027782      0.21%     99.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      8093983      0.56%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1444863222                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      87452483                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1444863222                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1444863222                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.653554                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.604758                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          328964797                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           16388409                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1437866209                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        205947583                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       123017214                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1844071      0.13%      0.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1106243332     76.56%     76.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2074943      0.14%     76.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       906687      0.06%     76.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       647178      0.04%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          688      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        42346      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1633994      0.11%     77.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          102      0.00%     77.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       335360      0.02%     77.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      2155796      0.15%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        13777      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            2      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           95      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           48      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    202919801     14.04%     91.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    114923231      7.95%     99.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3027782      0.21%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      8093983      0.56%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1444863222                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    154385349                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    132512858                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     21869634                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    105966460                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     48416032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     16049680                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     16049659                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      320285940                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         320285940                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     320286305                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        320286305                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7156014                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7156014                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7158645                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7158645                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 309604913590                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 309604913590                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 309604913590                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 309604913590                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    327441954                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     327441954                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    327444950                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    327444950                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.021854                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.021854                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.021862                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.021862                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43264.995511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43264.995511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43249.094429                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43249.094429                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      4592865                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        18450                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       123453                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          201                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      37.203349                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    91.791045                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1990315                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1990315                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2382089                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2382089                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2382089                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2382089                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4773925                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4773925                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4776550                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4776550                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 197501231637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 197501231637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 197710502637                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 197710502637                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.014579                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.014579                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.014587                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.014587                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 41370.828330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 41370.828330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 41391.904751                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 41391.904751                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4769385                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data        17005                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total        17005                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           79                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           79                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1106000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1106000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data        17084                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total        17084                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.004624                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.004624                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           79                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           79                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     53411503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     53411503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.004624                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.004624                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 676094.974684                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 676094.974684                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data        17084                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total        17084                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data        17084                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total        17084                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    198442418                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       198442418                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5972714                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5972714                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 246324711500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 246324711500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    204415132                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    204415132                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.029219                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.029219                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41241.671960                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41241.671960                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2355255                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2355255                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      3617459                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3617459                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 136537664500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 136537664500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.017697                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.017697                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37744.080721                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37744.080721                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          365                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           365                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         2631                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         2631                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2996                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2996                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.878171                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.878171                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         2625                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         2625                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    209271000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    209271000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.876168                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.876168                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 79722.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 79722.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    121843522                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      121843522                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1183300                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1183300                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  63280202090                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  63280202090                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    123026822                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    123026822                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009618                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009618                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53477.733533                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53477.733533                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        26834                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        26834                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1156466                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1156466                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  60963567137                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  60963567137                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009400                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009400                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52715.399447                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52715.399447                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.973239                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            325100755                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4769897                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              68.156766                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.973239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          281                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          150                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2624602841                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2624602841                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                520923353                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             156642025                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 281148526                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               8489074                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               11582211                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             79662368                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred               3085522                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1865171080                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              13772774                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1670803197                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        173376711                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       237608547                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      138112560                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.443473                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      658316336                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     414043757                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       19173625                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       8575239                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1858397554                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1220332269                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         375721107                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    730897112                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          387                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          104809030                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     424210490                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                29234946                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        171                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                63681                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        313622                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        41489                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 148212659                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               7913406                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          978785189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.979233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.214764                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                673880086     68.85%     68.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 17325610      1.77%     70.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 16334704      1.67%     72.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 18302532      1.87%     74.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 19292772      1.97%     76.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 19011703      1.94%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 18194633      1.86%     79.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 20600982      2.10%     82.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                175842167     17.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            978785189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             937922538                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.810309                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          208986571                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.180552                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    539538263                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      126452991                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         126452991                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     126452991                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        126452991                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst     21759352                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total        21759352                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst     21759352                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total       21759352                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 404940745333                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 404940745333                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 404940745333                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 404940745333                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    148212343                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     148212343                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    148212343                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    148212343                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.146812                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.146812                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.146812                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.146812                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 18609.963446                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 18609.963446                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 18609.963446                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 18609.963446                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       544200                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs        25914                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      21.000232                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks     20219916                       # number of writebacks (Count)
system.cpu.icache.writebacks::total          20219916                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst      1532216                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total       1532216                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst      1532216                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total      1532216                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst     20227136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total     20227136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst     20227136                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total     20227136                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 357548444084                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 357548444084                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 357548444084                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 357548444084                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.136474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.136474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.136474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.136474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 17676.671778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 17676.671778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 17676.671778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 17676.671778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements               20219916                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    126452991                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       126452991                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst     21759352                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total      21759352                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 404940745333                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 404940745333                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    148212343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    148212343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.146812                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.146812                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 18609.963446                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 18609.963446                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst      1532216                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total      1532216                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst     20227136                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total     20227136                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 357548444084                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 357548444084                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.136474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.136474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 17676.671778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 17676.671778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.951840                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            146680127                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs           20227136                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               7.251651                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.951840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          354                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1205925880                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1205925880                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  11582211                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   46781173                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  7207526                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1774131651                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              1187711                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                253625476                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               148308940                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 39698                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     93919                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  7030867                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         270562                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3539307                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      9004843                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             12544150                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1664156221                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1659357564                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1147568843                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1729036801                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.433585                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.663704                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    31320084                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                47677883                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               148911                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              270562                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               25291725                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               456898                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 103590                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          205945538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.867570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.738264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              201189592     97.69%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               269749      0.13%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2463701      1.20%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               233944      0.11%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                28141      0.01%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                26172      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                21905      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                19384      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                28833      0.01%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                23454      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              33788      0.02%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              39958      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              45300      0.02%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              66250      0.03%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             245832      0.12%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              79731      0.04%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              73484      0.04%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             382166      0.19%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              66397      0.03%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              58358      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             418744      0.20%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              37345      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               7462      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               4436      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3479      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3559      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3747      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3203      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3354      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               3738      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            60332      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2445                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            205945538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               237232966                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               138146610                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   4376787                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    624221                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               148264730                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   3445561                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               11582211                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                528976926                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                82529265                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          32726                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 280929192                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              74734869                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1833032136                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               5105254                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1422344                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    435                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               25581212                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        46767671                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2645696282                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5641462881                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2077287377                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  21354339                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2091960514                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                553735692                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     900                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 892                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  22002244                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2615429787                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3598061977                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1444863222                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   313                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst               18701697                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                3003679                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  21705376                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst              18701697                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               3003679                       # number of overall hits (Count)
system.l2.overallHits::total                 21705376                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst              1516174                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1766218                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3282392                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst             1516174                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1766218                       # number of overall misses (Count)
system.l2.overallMisses::total                3282392                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst    128967922000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    158174840000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       287142762000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst   128967922000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   158174840000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      287142762000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst           20217871                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            4769897                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              24987768                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst          20217871                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           4769897                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             24987768                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.074992                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.370284                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.131360                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.074992                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.370284                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.131360                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85061.425668                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 89555.672063                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87479.728808                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85061.425668                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 89555.672063                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87479.728808                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               840748                       # number of writebacks (Count)
system.l2.writebacks::total                    840748                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                 63                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 11                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    74                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                63                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                11                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   74                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst          1516111                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1766207                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3282318                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst         1516111                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1766207                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3282318                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst 113803110501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 140512021001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   254315131502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst 113803110501                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 140512021001                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  254315131502                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.074989                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.370282                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.131357                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.074989                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.370282                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.131357                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75062.518840                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 79555.805747                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77480.345141                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75062.518840                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 79555.805747                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77480.345141                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        3451339                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       124042                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         124042                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst        18701697                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total           18701697                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst       1516174                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total          1516174                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst 128967922000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total 128967922000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst     20217871                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total       20217871                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.074992                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.074992                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85061.425668                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85061.425668                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst           63                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             63                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst      1516111                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total      1516111                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst 113803110501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total 113803110501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.074989                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.074989                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75062.518840                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75062.518840                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             507688                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                507688                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           643147                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              643147                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  53504563500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    53504563500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1150835                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1150835                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.558852                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.558852                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83191.810737                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83191.810737                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       643147                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          643147                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  47073093500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  47073093500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.558852                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.558852                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73191.810737                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73191.810737                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        2495991                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           2495991                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1123071                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1123071                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 104670276500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 104670276500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      3619062                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3619062                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.310321                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.310321                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 93200.052802                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 93200.052802                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           11                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            11                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1123060                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1123060                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  93438927501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  93438927501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.310318                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.310318                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 83200.298738                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83200.298738                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              5417                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 5417                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data            1384                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total               1384                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data      1475000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total       1475000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          6801                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             6801                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.203499                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.203499                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1065.751445                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1065.751445                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data         1384                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total           1384                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data     27567000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     27567000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.203499                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.203499                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 19918.352601                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19918.352601                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks     20209269                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         20209269                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     20209269                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     20209269                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1990315                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1990315                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1990315                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1990315                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.133785                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     49841144                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3455435                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.423985                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     277.557695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1996.238440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1821.337650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.067763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.487363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.444663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    9                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  121                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1238                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2682                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   46                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  403188187                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 403188187                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    840545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples   1516094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1748176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000671222750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        49935                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        49935                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             7343279                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             791475                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3282310                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     840748                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3282310                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   840748                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  18040                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   203                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3282310                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               840748                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2579829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  540762                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  115163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   26170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    2037                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  19030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  20036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  46518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  49792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  50266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  50318                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  50278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  50273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  50336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  50357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  50414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  50738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  50524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  50671                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  50829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  50124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  49992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  49966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        49935                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      65.370301                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     56.843227                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     36.769441                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         47816     95.76%     95.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255         2116      4.24%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         49935                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        49935                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.832422                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.800831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.043452                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            29713     59.50%     59.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              968      1.94%     61.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            17399     34.84%     96.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1647      3.30%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              181      0.36%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               26      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         49935                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1154560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               210067840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             53807872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              362971922.32554603                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              92973521.01153095                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  578743416500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     140367.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     97030016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    111883264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     53793728                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 167656179.217144757509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 193320802.509020715952                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 92949081.883345633745                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst      1516111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1766199                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       840748                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  51325531500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  67740578250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 13900990513500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33853.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38353.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  16534075.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     97031104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    113036736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      210067840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     97031104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     97031104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     53807872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     53807872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst      1516111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1766199                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3282310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       840748                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         840748                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      167658059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      195313863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         362971922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    167658059                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     167658059                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     92973521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         92973521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     92973521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     167658059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     195313863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        455945443                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3264270                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              840527                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       197796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       187163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       112609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       179438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       276660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       200316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       153210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       185000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       247930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       256527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       126744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       204841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       320003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       268729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       201177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       146127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        70920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        48103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        48395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        50773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        48413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        62269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        47695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        72231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        46509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        43210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        44470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        67653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        49958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        50367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        44820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             57861047250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           16321350000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       119066109750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17725.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36475.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1520090                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             457083                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            46.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2127615                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   123.474520                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    96.809098                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   120.861051                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1319899     62.04%     62.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       563194     26.47%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       143172      6.73%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        53123      2.50%     97.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        21576      1.01%     98.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10270      0.48%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5221      0.25%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3216      0.15%     99.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7944      0.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2127615                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         208913280                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       53793728                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              360.976982                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               92.949082                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               48.17                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      7223159580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      3839181390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    10654250880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2199232980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45684961920.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 239765727390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  20329734240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  329696248380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   569.675401                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  50745073000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  19325280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 508673696000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      7968075780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4235117535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    12652636920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2188317960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 45684961920.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 242933069190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  17662499040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  333324678345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   575.944891                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43784980500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  19325280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 515633788500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2639171                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        840748                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2435633                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1392                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             643139                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            643139                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2639171                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      9842393                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      9842393                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9842393                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    263875712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    263875712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                263875712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3283702                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3283702    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3283702                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         10773523510                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        17815692500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6560083                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3279538                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           23846198                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2831063                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     20219916                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5389661                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             6801                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            6801                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1150835                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1150835                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq       20227136                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3619062                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     60664923                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14322781                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               74987704                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   2588018368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    432653568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              3020671936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         3460604                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  54400832                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          28455173                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.027234                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.170129                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                27715091     97.40%     97.40% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  705206      2.48%     99.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   34876      0.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            28455173                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 578744049000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        47206805486                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       30347432017                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        7167186583                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      49993135                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     24990401                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       401268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          338703                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       303827                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        34876                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
