--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Selecao.twx Selecao.ncd -o Selecao.twr Selecao.pcf -ucf
fa.ucf

Design file:              Selecao.ncd
Physical constraint file: Selecao.pcf
Device,package,speed:     xc3s700an,fgg484,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLOCK_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Flg<0>      |   14.793(R)|CLOCK_50_IBUF     |   0.000|
Flg<1>      |   14.367(R)|CLOCK_50_IBUF     |   0.000|
Flg<2>      |   14.125(R)|CLOCK_50_IBUF     |   0.000|
Flg<3>      |   16.221(R)|CLOCK_50_IBUF     |   0.000|
Zop<0>      |   14.472(R)|CLOCK_50_IBUF     |   0.000|
Zop<1>      |   15.652(R)|CLOCK_50_IBUF     |   0.000|
Zop<2>      |   13.572(R)|CLOCK_50_IBUF     |   0.000|
Zop<3>      |   14.177(R)|CLOCK_50_IBUF     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |    2.573|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Op<0>          |Flg<0>         |    9.747|
Op<0>          |Flg<1>         |    9.753|
Op<0>          |Flg<2>         |    9.718|
Op<0>          |Flg<3>         |   10.801|
Op<0>          |Zop<0>         |    8.755|
Op<0>          |Zop<1>         |    9.341|
Op<0>          |Zop<2>         |    9.016|
Op<0>          |Zop<3>         |    9.207|
Op<1>          |Flg<0>         |   10.460|
Op<1>          |Flg<1>         |    9.941|
Op<1>          |Flg<2>         |    9.928|
Op<1>          |Flg<3>         |   10.415|
Op<1>          |Zop<0>         |    9.176|
Op<1>          |Zop<1>         |    9.134|
Op<1>          |Zop<2>         |    8.934|
Op<1>          |Zop<3>         |    8.900|
Op<2>          |Flg<0>         |    8.571|
Op<2>          |Flg<1>         |    8.393|
Op<2>          |Flg<2>         |    8.557|
Op<2>          |Flg<3>         |    9.172|
Op<2>          |Zop<0>         |    9.655|
Op<2>          |Zop<1>         |    9.841|
Op<2>          |Zop<2>         |    9.413|
Op<2>          |Zop<3>         |    8.912|
---------------+---------------+---------+


Analysis completed Tue Jul 18 23:41:30 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



