Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 15 19:07:04 2020
| Host         : LAPTOP-8BN5ORHT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.524        0.000                      0                34395        0.041        0.000                      0                34395        3.750        0.000                       0                 14943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.524        0.000                      0                34395        0.041        0.000                      0                34395        3.750        0.000                       0                 14943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/tmp8_reg_21950_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 2.556ns (31.095%)  route 5.664ns (68.905%))
  Logic Levels:           10  (CARRY4=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.648     2.942    system_i/hw_conv_0/U0/ap_clk
    SLICE_X41Y25         FDRE                                         r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/Q
                         net (fo=1023, routed)        2.826     6.224    system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep_n_2
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.348 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_557/O
                         net (fo=1, routed)           0.000     6.348    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_2_38[2]
    SLICE_X86Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     6.557 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_260/O
                         net (fo=1, routed)           0.000     6.557    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_3_19[2]
    SLICE_X86Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     6.645 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_102/O
                         net (fo=1, routed)           1.474     8.119    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_4_9[2]
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.319     8.438 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_34/O
                         net (fo=1, routed)           0.000     8.438    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_6_2[2]
    SLICE_X60Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.650 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     8.650    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_7_1[2]
    SLICE_X60Y38         MUXF8 (Prop_muxf8_I1_O)      0.094     8.744 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_5/O
                         net (fo=1, routed)           1.364    10.108    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_8_0[2]
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.316    10.424 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2/O
                         net (fo=1, routed)           0.000    10.424    system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2_n_2
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.825 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1_n_2
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]_i_1_n_2
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.162 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.162    system_i/hw_conv_0/U0/tmp8_fu_15689_p2[8]
    SLICE_X53Y21         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.470    12.649    system_i/hw_conv_0/U0/ap_clk
    SLICE_X53Y21         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[8]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)        0.062    12.686    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[8]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/tmp8_reg_21950_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 2.553ns (31.070%)  route 5.664ns (68.930%))
  Logic Levels:           9  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.648     2.942    system_i/hw_conv_0/U0/ap_clk
    SLICE_X41Y25         FDRE                                         r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/Q
                         net (fo=1023, routed)        2.826     6.224    system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep_n_2
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.348 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_557/O
                         net (fo=1, routed)           0.000     6.348    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_2_38[2]
    SLICE_X86Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     6.557 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_260/O
                         net (fo=1, routed)           0.000     6.557    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_3_19[2]
    SLICE_X86Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     6.645 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_102/O
                         net (fo=1, routed)           1.474     8.119    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_4_9[2]
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.319     8.438 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_34/O
                         net (fo=1, routed)           0.000     8.438    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_6_2[2]
    SLICE_X60Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.650 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     8.650    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_7_1[2]
    SLICE_X60Y38         MUXF8 (Prop_muxf8_I1_O)      0.094     8.744 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_5/O
                         net (fo=1, routed)           1.364    10.108    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_8_0[2]
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.316    10.424 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2/O
                         net (fo=1, routed)           0.000    10.424    system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2_n_2
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.825 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1_n_2
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.159 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.159    system_i/hw_conv_0/U0/tmp8_fu_15689_p2[5]
    SLICE_X53Y20         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.471    12.651    system_i/hw_conv_0/U0/ap_clk
    SLICE_X53Y20         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[5]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)        0.062    12.687    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[5]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 2.532ns (30.893%)  route 5.664ns (69.107%))
  Logic Levels:           9  (CARRY4=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.648     2.942    system_i/hw_conv_0/U0/ap_clk
    SLICE_X41Y25         FDRE                                         r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/Q
                         net (fo=1023, routed)        2.826     6.224    system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep_n_2
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.348 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_557/O
                         net (fo=1, routed)           0.000     6.348    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_2_38[2]
    SLICE_X86Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     6.557 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_260/O
                         net (fo=1, routed)           0.000     6.557    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_3_19[2]
    SLICE_X86Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     6.645 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_102/O
                         net (fo=1, routed)           1.474     8.119    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_4_9[2]
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.319     8.438 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_34/O
                         net (fo=1, routed)           0.000     8.438    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_6_2[2]
    SLICE_X60Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.650 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     8.650    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_7_1[2]
    SLICE_X60Y38         MUXF8 (Prop_muxf8_I1_O)      0.094     8.744 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_5/O
                         net (fo=1, routed)           1.364    10.108    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_8_0[2]
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.316    10.424 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2/O
                         net (fo=1, routed)           0.000    10.424    system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2_n_2
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.825 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1_n_2
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.138 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.138    system_i/hw_conv_0/U0/tmp8_fu_15689_p2[7]
    SLICE_X53Y20         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.471    12.651    system_i/hw_conv_0/U0/ap_clk
    SLICE_X53Y20         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)        0.062    12.687    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/tmp8_reg_21950_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.490ns (30.537%)  route 5.664ns (69.463%))
  Logic Levels:           10  (CARRY4=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.648     2.942    system_i/hw_conv_0/U0/ap_clk
    SLICE_X41Y25         FDRE                                         r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep/Q
                         net (fo=1023, routed)        2.826     6.224    system_i/hw_conv_0/U0/loc_reg_5264_reg[0]_rep_n_2
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.348 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_557/O
                         net (fo=1, routed)           0.000     6.348    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_2_38[2]
    SLICE_X86Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     6.557 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_260/O
                         net (fo=1, routed)           0.000     6.557    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_3_19[2]
    SLICE_X86Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     6.645 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_102/O
                         net (fo=1, routed)           1.474     8.119    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_4_9[2]
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.319     8.438 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_34/O
                         net (fo=1, routed)           0.000     8.438    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_6_2[2]
    SLICE_X60Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.650 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     8.650    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_7_1[2]
    SLICE_X60Y38         MUXF8 (Prop_muxf8_I1_O)      0.094     8.744 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_5/O
                         net (fo=1, routed)           1.364    10.108    system_i/hw_conv_0/U0/hw_conv_mux_5099_bkb_U1/mux_8_0[2]
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.316    10.424 r  system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2/O
                         net (fo=1, routed)           0.000    10.424    system_i/hw_conv_0/U0/tmp8_reg_21950[3]_i_2_n_2
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.825 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[3]_i_1_n_2
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[7]_i_1_n_2
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.096 r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[9]_i_1/CO[1]
                         net (fo=1, routed)           0.000    11.096    system_i/hw_conv_0/U0/tmp8_fu_15689_p2[9]
    SLICE_X53Y21         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.470    12.649    system_i/hw_conv_0/U0/ap_clk
    SLICE_X53Y21         FDRE                                         r  system_i/hw_conv_0/U0/tmp8_reg_21950_reg[9]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)        0.046    12.670    system_i/hw_conv_0/U0/tmp8_reg_21950_reg[9]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.690     2.984    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=21, routed)          3.240     6.680    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/xpm_fifo_instance.xpm_fifo_sync_inst_i_1/O
                         net (fo=118, routed)         3.967    10.770    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.518    12.697    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X28Y66         FDRE (Setup_fdre_C_R)       -0.429    12.378    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.690     2.984    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=21, routed)          3.240     6.680    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/xpm_fifo_instance.xpm_fifo_sync_inst_i_1/O
                         net (fo=118, routed)         3.967    10.770    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.518    12.697    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X28Y66         FDRE (Setup_fdre_C_R)       -0.429    12.378    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.690     2.984    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=21, routed)          3.240     6.680    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/xpm_fifo_instance.xpm_fifo_sync_inst_i_1/O
                         net (fo=118, routed)         3.967    10.770    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.518    12.697    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X28Y66         FDRE (Setup_fdre_C_R)       -0.429    12.378    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.690     2.984    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=21, routed)          3.240     6.680    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/xpm_fifo_instance.xpm_fifo_sync_inst_i_1/O
                         net (fo=118, routed)         3.967    10.770    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.518    12.697    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X28Y66         FDRE (Setup_fdre_C_R)       -0.429    12.378    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.580ns (7.449%)  route 7.206ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.690     2.984    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=21, routed)          3.240     6.680    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/xpm_fifo_instance.xpm_fifo_sync_inst_i_1/O
                         net (fo=118, routed)         3.967    10.770    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.518    12.697    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X28Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X28Y66         FDRE (Setup_fdre_C_R)       -0.429    12.378    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.580ns (7.453%)  route 7.202ns (92.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.690     2.984    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=21, routed)          3.240     6.680    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/xpm_fifo_instance.xpm_fifo_sync_inst_i_1/O
                         net (fo=118, routed)         3.962    10.766    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X29Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       1.518    12.697    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X29Y66         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X29Y66         FDRE (Setup_fdre_C_R)       -0.429    12.378    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  1.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_508_205_fu_3992_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.879%)  route 0.231ns (62.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.554     0.890    system_i/hw_conv_0/U0/ap_clk
    SLICE_X51Y35         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[3]_rep__2/Q
                         net (fo=64, routed)          0.231     1.262    system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[3]_rep__2_n_2
    SLICE_X49Y36         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_205_fu_3992_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.824     1.190    system_i/hw_conv_0/U0/ap_clk
    SLICE_X49Y36         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_205_fu_3992_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.066     1.221    system_i/hw_conv_0/U0/lbuf_1_508_205_fu_3992_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.268ns (61.687%)  route 0.166ns (38.313%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.574     0.910    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X27Y50         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[14]/Q
                         net (fo=3, routed)           0.166     1.217    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[14]
    SLICE_X27Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.344 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.344    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[15]
    SLICE_X27Y49         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.860     1.226    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X27Y49         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.105     1.301    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/hw_conv_0/U0/tmp6_reg_21945_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.272ns (65.643%)  route 0.142ns (34.357%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.546     0.882    system_i/hw_conv_0/U0/ap_clk
    SLICE_X50Y23         FDRE                                         r  system_i/hw_conv_0/U0/tmp6_reg_21945_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  system_i/hw_conv_0/U0/tmp6_reg_21945_reg[9]/Q
                         net (fo=3, routed)           0.142     1.188    system_i/hw_conv_0/U0/tmp6_reg_21945[9]
    SLICE_X48Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.233 r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A[7]_i_6/O
                         net (fo=1, routed)           0.000     1.233    system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A[7]_i_6_n_2
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.296 r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.000     1.296    system_i/hw_conv_0/U0/result_2_8_fu_15739_p2[11]
    SLICE_X48Y23         FDRE                                         r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.814     1.180    system_i/hw_conv_0/U0/ap_clk
    SLICE_X48Y23         FDRE                                         r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[7]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.102     1.247    system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_508_193_fu_3944_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.399%)  route 0.223ns (57.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.554     0.890    system_i/hw_conv_0/U0/ap_clk
    SLICE_X50Y36         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[4]_rep__2/Q
                         net (fo=64, routed)          0.223     1.276    system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[4]_rep__2_n_2
    SLICE_X48Y37         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_193_fu_3944_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.825     1.191    system_i/hw_conv_0/U0/ap_clk
    SLICE_X48Y37         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_193_fu_3944_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.071     1.227    system_i/hw_conv_0/U0/lbuf_1_508_193_fu_3944_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_508_390_fu_4732_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.885%)  route 0.231ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.560     0.896    system_i/hw_conv_0/U0/ap_clk
    SLICE_X48Y9          FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[7]_rep/Q
                         net (fo=64, routed)          0.231     1.268    system_i/hw_conv_0/U0/lbuf_1_508_fu_1136_reg[7]_rep_n_2
    SLICE_X50Y10         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_390_fu_4732_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.823     1.189    system_i/hw_conv_0/U0/ap_clk
    SLICE_X50Y10         FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_508_390_fu_4732_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.064     1.218    system_i/hw_conv_0/U0/lbuf_1_508_390_fu_4732_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/hw_conv_0/U0/tmp6_reg_21945_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.275ns (66.100%)  route 0.141ns (33.900%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.548     0.884    system_i/hw_conv_0/U0/ap_clk
    SLICE_X50Y22         FDRE                                         r  system_i/hw_conv_0/U0/tmp6_reg_21945_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  system_i/hw_conv_0/U0/tmp6_reg_21945_reg[5]/Q
                         net (fo=3, routed)           0.141     1.189    system_i/hw_conv_0/U0/tmp6_reg_21945[5]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A[3]_i_8/O
                         net (fo=1, routed)           0.000     1.234    system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A[3]_i_8_n_2
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.300 r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.300    system_i/hw_conv_0/U0/result_2_8_fu_15739_p2[6]
    SLICE_X48Y22         FDRE                                         r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.816     1.182    system_i/hw_conv_0/U0/ap_clk
    SLICE_X48Y22         FDRE                                         r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[2]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.102     1.249    system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/hw_conv_0/U0/tmp6_reg_21945_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.275ns (66.072%)  route 0.141ns (33.928%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.546     0.882    system_i/hw_conv_0/U0/ap_clk
    SLICE_X50Y23         FDRE                                         r  system_i/hw_conv_0/U0/tmp6_reg_21945_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  system_i/hw_conv_0/U0/tmp6_reg_21945_reg[9]/Q
                         net (fo=3, routed)           0.141     1.187    system_i/hw_conv_0/U0/tmp6_reg_21945[9]
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.232 r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A[7]_i_7/O
                         net (fo=1, routed)           0.000     1.232    system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A[7]_i_7_n_2
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.298 r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.000     1.298    system_i/hw_conv_0/U0/result_2_8_fu_15739_p2[10]
    SLICE_X48Y23         FDRE                                         r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.814     1.180    system_i/hw_conv_0/U0/ap_clk
    SLICE_X48Y23         FDRE                                         r  system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[6]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.102     1.247    system_i/hw_conv_0/U0/sout_V_data_V_1_payload_A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.876%)  route 0.210ns (56.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.550     0.886    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X50Y61         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1067]/Q
                         net (fo=2, routed)           0.210     1.259    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[11]
    SLICE_X46Y58         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.823     1.189    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y58         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.052     1.206    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.107%)  route 0.245ns (56.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.591     0.927    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X27Y44         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed_reg/Q
                         net (fo=11, routed)          0.245     1.313    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.358 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/USE_SINGLE_REG.sig_regfifo_full_reg_i_1/O
                         net (fo=1, routed)           0.000     1.358    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0
    SLICE_X30Y50         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.845     1.211    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X30Y50         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     1.301    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.756%)  route 0.205ns (59.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.659     0.995    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.205     1.341    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14944, routed)       0.844     1.210    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y56  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y56  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



