

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Tue Nov  8 11:01:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.252 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       43|  0.420 us|  0.430 us|   43|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_lab4_z1_Pipeline_L1_fu_101  |lab4_z1_Pipeline_L1  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       42|       42|        13|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%br_ln9 = br void %rewind_header" [./source/lab4_z1.c:9]   --->   Operation 9 'br' 'br_ln9' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split2, i1 1, void"   --->   Operation 10 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i1 = phi i2 0, void, i2 %i, void %.split2, i2 0, void"   --->   Operation 11 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split2, void %rewind_init"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln9 = br void %.split2" [./source/lab4_z1.c:9]   --->   Operation 17 'br' 'br_ln9' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %i1" [./source/lab4_z1.c:9]   --->   Operation 18 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:9]   --->   Operation 19 'getelementptr' 'secondVector_arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:9]   --->   Operation 20 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:16]   --->   Operation 21 'getelementptr' 'resultVecror_arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:16]   --->   Operation 22 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%i = add i2 %i1, i2 1" [./source/lab4_z1.c:9]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 24 [1/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:9]   --->   Operation 24 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 25 [1/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:16]   --->   Operation 25 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 26 [2/2] (1.61ns)   --->   "%call_ln16 = call void @lab4_z1_Pipeline_L1, i32 %resultVecror_arr_load, i32 %resultVecror_arr, i2 %i1, i16 %firstVector_arr, i16 %secondVector_arr_load" [./source/lab4_z1.c:16]   --->   Operation 26 'call' 'call_ln16' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.93ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i1, i2 3" [./source/lab4_z1.c:9]   --->   Operation 27 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z1.c:6]   --->   Operation 29 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln16 = call void @lab4_z1_Pipeline_L1, i32 %resultVecror_arr_load, i32 %resultVecror_arr, i2 %i1, i16 %firstVector_arr, i16 %secondVector_arr_load" [./source/lab4_z1.c:16]   --->   Operation 30 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %rewind_header, void" [./source/lab4_z1.c:9]   --->   Operation 31 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%return_ln19 = return void @_ssdm_op_Return" [./source/lab4_z1.c:19]   --->   Operation 32 'return' 'return_ln19' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln19 = br void %rewind_header" [./source/lab4_z1.c:19]   --->   Operation 33 'br' 'br_ln19' <Predicate = (icmp_ln9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ firstVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ secondVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resultVecror_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln9                (br               ) [ 011111]
do_init               (phi              ) [ 001111]
i1                    (phi              ) [ 001111]
br_ln0                (br               ) [ 000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
br_ln9                (br               ) [ 000000]
zext_ln9              (zext             ) [ 000000]
secondVector_arr_addr (getelementptr    ) [ 000100]
resultVecror_arr_addr (getelementptr    ) [ 000100]
i                     (add              ) [ 011111]
secondVector_arr_load (load             ) [ 000011]
resultVecror_arr_load (load             ) [ 000011]
icmp_ln9              (icmp             ) [ 000001]
empty                 (speclooptripcount) [ 000000]
specloopname_ln6      (specloopname     ) [ 000000]
call_ln16             (call             ) [ 000000]
br_ln9                (br               ) [ 011111]
return_ln19           (return           ) [ 000000]
br_ln19               (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="firstVector_arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="secondVector_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resultVecror_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lab4_z1_Pipeline_L1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="secondVector_arr_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="2" slack="0"/>
<pin id="48" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondVector_arr_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="2" slack="0"/>
<pin id="53" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondVector_arr_load/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="resultVecror_arr_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="2" slack="0"/>
<pin id="61" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resultVecror_arr_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="resultVecror_arr_load/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="do_init_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="do_init_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="4" bw="1" slack="1"/>
<pin id="81" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i1_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="4" bw="1" slack="1"/>
<pin id="96" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_lab4_z1_Pipeline_L1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="0" index="3" bw="2" slack="2"/>
<pin id="106" dir="0" index="4" bw="16" slack="0"/>
<pin id="107" dir="0" index="5" bw="16" slack="1"/>
<pin id="108" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln9_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln9_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="2"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="return_ln19_fu_131">
<pin_list>
<pin id="132" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln19/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="secondVector_arr_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="1"/>
<pin id="135" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="secondVector_arr_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="resultVecror_arr_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="148" class="1005" name="secondVector_arr_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="secondVector_arr_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="resultVecror_arr_load_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_load "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_ln9_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="70" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="70" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="100"><net_src comp="90" pin="6"/><net_sink comp="86" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="86" pin="1"/><net_sink comp="101" pin=3"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="101" pin=4"/></net>

<net id="116"><net_src comp="90" pin="6"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="123"><net_src comp="90" pin="6"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="86" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="44" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="141"><net_src comp="57" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="146"><net_src comp="119" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="151"><net_src comp="51" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="101" pin=5"/></net>

<net id="156"><net_src comp="64" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="161"><net_src comp="125" pin="2"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resultVecror_arr | {4 5 }
 - Input state : 
	Port: lab4_z1 : firstVector_arr | {4 5 }
	Port: lab4_z1 : secondVector_arr | {2 3 }
	Port: lab4_z1 : resultVecror_arr | {2 3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln9 : 1
		secondVector_arr_addr : 2
		secondVector_arr_load : 3
		resultVecror_arr_addr : 2
		resultVecror_arr_load : 3
		i : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_lab4_z1_Pipeline_L1_fu_101 |    1    |   4.83  |   137   |    54   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |            i_fu_119            |    0    |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln9_fu_125        |    0    |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln9_fu_113        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  return  |       return_ln19_fu_131       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    1    |   4.83  |   137   |    72   |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        do_init_reg_70       |    1   |
|          i1_reg_86          |    2   |
|          i_reg_143          |    2   |
|       icmp_ln9_reg_158      |    1   |
|resultVecror_arr_addr_reg_138|    2   |
|resultVecror_arr_load_reg_153|   32   |
|secondVector_arr_addr_reg_133|    2   |
|secondVector_arr_load_reg_148|   16   |
+-----------------------------+--------+
|            Total            |   58   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   2  |    4   ||    9    |
|  do_init_reg_70  |  p0  |   2  |   1  |    2   |
|     i1_reg_86    |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   6.44  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   137  |   72   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   27   |
|  Register |    -   |    -   |   58   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |   195  |   99   |
+-----------+--------+--------+--------+--------+
