-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_layernorm_accumulate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    patch : IN STD_LOGIC_VECTOR (7 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    x_patch_data_M_elems_V1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V1_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V1_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_12_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_12_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_23_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_23_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_34_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_34_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_45_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_45_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_56_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_56_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_56_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_67_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_67_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_67_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_67_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_patch_data_M_elems_V_78_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_patch_data_M_elems_V_78_ce0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_78_we0 : OUT STD_LOGIC;
    x_patch_data_M_elems_V_78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ViT_act_layernorm_accumulate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv48_5555 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000101010101010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln70_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal do_init_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal inout2_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal inout2_blk_n_AR : STD_LOGIC;
    signal do_init_reg_260_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dim_block48_reg_276 : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block48_reg_276_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inout2_addr_rewind_idx_reg_291 : STD_LOGIC_VECTOR (63 downto 0);
    signal inout2_addr_phi_idx_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal mean_V_write_assign51_reg_317 : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_sq_V_write_assign49_reg_331 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_1061 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_phi_mux_do_init_phi_fu_264_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal dim_block_fu_395_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal dim_block_reg_1066 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln70_reg_1071 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1071_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln70_fu_407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_dim_V_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_reg_1085_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_reg_1085_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_61_reg_1092 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_61_reg_1092_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_61_reg_1092_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_62_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_62_reg_1099_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_62_reg_1099_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_56_reg_1106 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_56_reg_1106_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_56_reg_1106_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_57_reg_1113 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_57_reg_1113_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_57_reg_1113_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_58_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_58_reg_1120_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_58_reg_1120_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_59_reg_1127 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_59_reg_1127_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_59_reg_1127_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_60_reg_1134 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_60_reg_1134_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_V_60_reg_1134_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_524_fu_574_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_524_reg_1146 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_527_fu_610_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_527_reg_1151 : STD_LOGIC_VECTOR (53 downto 0);
    signal x_dim_mean_term_3_fu_625_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_dim_mean_term_3_reg_1156 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_dim_mean_term_4_reg_1161 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_dim_mean_term_5_reg_1167 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln813_39_fu_697_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln813_39_reg_1173 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_478_reg_1178 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_dim_mean_term_6_fu_871_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_dim_mean_term_6_reg_1183 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_dim_mean_term_7_fu_894_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal x_dim_mean_term_7_reg_1188 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln813_43_fu_941_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln813_43_reg_1193 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln813_44_fu_1033_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal add_ln813_45_fu_1039_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_phi_mux_dim_block48_phi_fu_280_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_inout2_addr_phi_idx_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_345_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln138_1_fu_357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln138_fu_353_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln138_2_fu_365_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln138_fu_369_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln138_fu_375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln138_fu_379_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_520_fu_504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_520_fu_504_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal x_dim_mean_term_fu_510_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_521_fu_528_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_523_fu_550_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_523_fu_550_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal x_dim_mean_term_1_fu_556_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_526_fu_586_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_526_fu_586_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal x_dim_mean_term_2_fu_592_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_529_fu_619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_529_fu_619_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_532_fu_642_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_532_fu_642_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_535_fu_661_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_535_fu_661_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln80_fu_520_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln80_1_fu_566_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln813_fu_677_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln80_2_fu_602_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln80_3_fu_635_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln813_38_fu_687_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln813_35_fu_693_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln813_fu_683_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal lhs_V_fu_703_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_fu_710_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_s_fu_715_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_fu_725_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_240_fu_733_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_475_fu_738_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_2_fu_748_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_530_fu_762_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_241_fu_768_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_476_fu_774_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_3_fu_784_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_533_fu_801_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_242_fu_807_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_477_fu_813_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_4_fu_823_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_536_fu_840_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_243_fu_846_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_538_fu_865_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_538_fu_865_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_541_fu_888_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_541_fu_888_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln80_4_fu_795_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln80_5_fu_834_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln813_40_fu_911_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln80_6_fu_881_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln80_7_fu_904_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln813_41_fu_921_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln813_38_fu_927_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln813_37_fu_917_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln813_42_fu_931_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln813_39_fu_937_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln813_36_fu_908_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal lhs_V_5_fu_959_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_539_fu_972_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_244_fu_978_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_479_fu_984_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_6_fu_994_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_542_fu_1008_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_245_fu_1014_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln813_40_fu_1030_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_fu_1020_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_195 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_mul_32s_16ns_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component ViT_act_mul_32s_26s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;



begin
    mul_32s_16ns_48_1_1_U378 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_reg_1085,
        din1 => r_V_520_fu_504_p1,
        dout => r_V_520_fu_504_p2);

    mul_32s_26s_54_1_1_U379 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_reg_1085,
        din1 => x_dim_mean_term_fu_510_p4,
        dout => r_V_521_fu_528_p2);

    mul_32s_16ns_48_1_1_U380 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_56_reg_1106,
        din1 => r_V_523_fu_550_p1,
        dout => r_V_523_fu_550_p2);

    mul_32s_26s_54_1_1_U381 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_56_reg_1106,
        din1 => x_dim_mean_term_1_fu_556_p4,
        dout => r_V_524_fu_574_p2);

    mul_32s_16ns_48_1_1_U382 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_57_reg_1113,
        din1 => r_V_526_fu_586_p1,
        dout => r_V_526_fu_586_p2);

    mul_32s_26s_54_1_1_U383 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_57_reg_1113,
        din1 => x_dim_mean_term_2_fu_592_p4,
        dout => r_V_527_fu_610_p2);

    mul_32s_16ns_48_1_1_U384 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_58_reg_1120,
        din1 => r_V_529_fu_619_p1,
        dout => r_V_529_fu_619_p2);

    mul_32s_16ns_48_1_1_U385 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_59_reg_1127,
        din1 => r_V_532_fu_642_p1,
        dout => r_V_532_fu_642_p2);

    mul_32s_16ns_48_1_1_U386 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_60_reg_1134,
        din1 => r_V_535_fu_661_p1,
        dout => r_V_535_fu_661_p2);

    mul_32s_26s_54_1_1_U387 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_58_reg_1120_pp0_iter9_reg,
        din1 => x_dim_mean_term_3_reg_1156,
        dout => r_V_530_fu_762_p2);

    mul_32s_26s_54_1_1_U388 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_59_reg_1127_pp0_iter9_reg,
        din1 => x_dim_mean_term_4_reg_1161,
        dout => r_V_533_fu_801_p2);

    mul_32s_26s_54_1_1_U389 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_60_reg_1134_pp0_iter9_reg,
        din1 => x_dim_mean_term_5_reg_1167,
        dout => r_V_536_fu_840_p2);

    mul_32s_16ns_48_1_1_U390 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_61_reg_1092_pp0_iter9_reg,
        din1 => r_V_538_fu_865_p1,
        dout => r_V_538_fu_865_p2);

    mul_32s_16ns_48_1_1_U391 : component ViT_act_mul_32s_16ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 48)
    port map (
        din0 => x_dim_V_62_reg_1099_pp0_iter9_reg,
        din1 => r_V_541_fu_888_p1,
        dout => r_V_541_fu_888_p2);

    mul_32s_26s_54_1_1_U392 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_61_reg_1092_pp0_iter10_reg,
        din1 => x_dim_mean_term_6_reg_1183,
        dout => r_V_539_fu_972_p2);

    mul_32s_26s_54_1_1_U393 : component ViT_act_mul_32s_26s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 54)
    port map (
        din0 => x_dim_V_62_reg_1099_pp0_iter10_reg,
        din1 => x_dim_mean_term_7_reg_1188,
        dout => r_V_542_fu_1008_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_0_preg <= add_ln813_44_fu_1033_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_1_preg <= add_ln813_45_fu_1039_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_371)) then
                if ((do_init_reg_260 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305 <= sext_ln70_fu_407_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305 <= ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305;
                end if;
            end if; 
        end if;
    end process;

    dim_block48_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln70_reg_1071 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                dim_block48_reg_276 <= dim_block_reg_1066;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln70_reg_1071 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                dim_block48_reg_276 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    do_init_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln70_reg_1071 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                do_init_reg_260 <= ap_const_lv1_0;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln70_reg_1071 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_260 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    inout2_addr_phi_idx_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((do_init_reg_260_pp0_iter1_reg = ap_const_lv1_0)) then 
                    inout2_addr_phi_idx_reg_305 <= ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    inout2_addr_phi_idx_reg_305 <= ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305;
                end if;
            end if; 
        end if;
    end process;

    inout2_addr_rewind_idx_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inout2_addr_rewind_idx_reg_291 <= inout2_addr_phi_idx_reg_305;
            elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                inout2_addr_rewind_idx_reg_291 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    mean_V_write_assign51_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                mean_V_write_assign51_reg_317 <= add_ln813_44_fu_1033_p2;
            elsif (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                mean_V_write_assign51_reg_317 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    mean_sq_V_write_assign49_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                mean_sq_V_write_assign49_reg_331 <= add_ln813_45_fu_1039_p2;
            elsif (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                mean_sq_V_write_assign49_reg_331 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln813_39_reg_1173 <= add_ln813_39_fu_697_p2;
                add_ln813_43_reg_1193 <= add_ln813_43_fu_941_p2;
                dim_block48_reg_276_pp0_iter10_reg <= dim_block48_reg_276_pp0_iter9_reg;
                dim_block48_reg_276_pp0_iter2_reg <= dim_block48_reg_276_pp0_iter1_reg;
                dim_block48_reg_276_pp0_iter3_reg <= dim_block48_reg_276_pp0_iter2_reg;
                dim_block48_reg_276_pp0_iter4_reg <= dim_block48_reg_276_pp0_iter3_reg;
                dim_block48_reg_276_pp0_iter5_reg <= dim_block48_reg_276_pp0_iter4_reg;
                dim_block48_reg_276_pp0_iter6_reg <= dim_block48_reg_276_pp0_iter5_reg;
                dim_block48_reg_276_pp0_iter7_reg <= dim_block48_reg_276_pp0_iter6_reg;
                dim_block48_reg_276_pp0_iter8_reg <= dim_block48_reg_276_pp0_iter7_reg;
                dim_block48_reg_276_pp0_iter9_reg <= dim_block48_reg_276_pp0_iter8_reg;
                icmp_ln70_reg_1071_pp0_iter10_reg <= icmp_ln70_reg_1071_pp0_iter9_reg;
                icmp_ln70_reg_1071_pp0_iter2_reg <= icmp_ln70_reg_1071_pp0_iter1_reg;
                icmp_ln70_reg_1071_pp0_iter3_reg <= icmp_ln70_reg_1071_pp0_iter2_reg;
                icmp_ln70_reg_1071_pp0_iter4_reg <= icmp_ln70_reg_1071_pp0_iter3_reg;
                icmp_ln70_reg_1071_pp0_iter5_reg <= icmp_ln70_reg_1071_pp0_iter4_reg;
                icmp_ln70_reg_1071_pp0_iter6_reg <= icmp_ln70_reg_1071_pp0_iter5_reg;
                icmp_ln70_reg_1071_pp0_iter7_reg <= icmp_ln70_reg_1071_pp0_iter6_reg;
                icmp_ln70_reg_1071_pp0_iter8_reg <= icmp_ln70_reg_1071_pp0_iter7_reg;
                icmp_ln70_reg_1071_pp0_iter9_reg <= icmp_ln70_reg_1071_pp0_iter8_reg;
                r_V_524_reg_1146 <= r_V_524_fu_574_p2;
                r_V_527_reg_1151 <= r_V_527_fu_610_p2;
                tmp_478_reg_1178 <= ret_V_243_fu_846_p2(53 downto 22);
                tmp_reg_1141 <= r_V_521_fu_528_p2(53 downto 22);
                x_dim_V_56_reg_1106 <= m_axi_inout2_RDATA(63 downto 32);
                x_dim_V_56_reg_1106_pp0_iter10_reg <= x_dim_V_56_reg_1106_pp0_iter9_reg;
                x_dim_V_56_reg_1106_pp0_iter9_reg <= x_dim_V_56_reg_1106;
                x_dim_V_57_reg_1113 <= m_axi_inout2_RDATA(95 downto 64);
                x_dim_V_57_reg_1113_pp0_iter10_reg <= x_dim_V_57_reg_1113_pp0_iter9_reg;
                x_dim_V_57_reg_1113_pp0_iter9_reg <= x_dim_V_57_reg_1113;
                x_dim_V_58_reg_1120 <= m_axi_inout2_RDATA(127 downto 96);
                x_dim_V_58_reg_1120_pp0_iter10_reg <= x_dim_V_58_reg_1120_pp0_iter9_reg;
                x_dim_V_58_reg_1120_pp0_iter9_reg <= x_dim_V_58_reg_1120;
                x_dim_V_59_reg_1127 <= m_axi_inout2_RDATA(159 downto 128);
                x_dim_V_59_reg_1127_pp0_iter10_reg <= x_dim_V_59_reg_1127_pp0_iter9_reg;
                x_dim_V_59_reg_1127_pp0_iter9_reg <= x_dim_V_59_reg_1127;
                x_dim_V_60_reg_1134 <= m_axi_inout2_RDATA(191 downto 160);
                x_dim_V_60_reg_1134_pp0_iter10_reg <= x_dim_V_60_reg_1134_pp0_iter9_reg;
                x_dim_V_60_reg_1134_pp0_iter9_reg <= x_dim_V_60_reg_1134;
                x_dim_V_61_reg_1092 <= m_axi_inout2_RDATA(223 downto 192);
                x_dim_V_61_reg_1092_pp0_iter10_reg <= x_dim_V_61_reg_1092_pp0_iter9_reg;
                x_dim_V_61_reg_1092_pp0_iter9_reg <= x_dim_V_61_reg_1092;
                x_dim_V_62_reg_1099 <= m_axi_inout2_RDATA(255 downto 224);
                x_dim_V_62_reg_1099_pp0_iter10_reg <= x_dim_V_62_reg_1099_pp0_iter9_reg;
                x_dim_V_62_reg_1099_pp0_iter9_reg <= x_dim_V_62_reg_1099;
                x_dim_V_reg_1085 <= x_dim_V_fu_424_p1;
                x_dim_V_reg_1085_pp0_iter10_reg <= x_dim_V_reg_1085_pp0_iter9_reg;
                x_dim_V_reg_1085_pp0_iter9_reg <= x_dim_V_reg_1085;
                x_dim_mean_term_3_reg_1156 <= r_V_529_fu_619_p2(47 downto 22);
                x_dim_mean_term_4_reg_1161 <= r_V_532_fu_642_p2(47 downto 22);
                x_dim_mean_term_5_reg_1167 <= r_V_535_fu_661_p2(47 downto 22);
                x_dim_mean_term_6_reg_1183 <= r_V_538_fu_865_p2(47 downto 22);
                x_dim_mean_term_7_reg_1188 <= r_V_541_fu_888_p2(47 downto 22);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305 <= ap_phi_reg_pp0_iter0_inout2_addr_phi_idx_reg_305;
                dim_block_reg_1066 <= dim_block_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dim_block48_reg_276_pp0_iter1_reg <= dim_block48_reg_276;
                do_init_reg_260_pp0_iter1_reg <= do_init_reg_260;
                icmp_ln70_reg_1071 <= icmp_ln70_fu_401_p2;
                icmp_ln70_reg_1071_pp0_iter1_reg <= icmp_ln70_reg_1071;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_do_init_phi_fu_264_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln_reg_1061 <= add_ln138_fu_379_p2(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln138_fu_379_p2 <= std_logic_vector(signed(sext_ln138_fu_375_p1) + signed(x));
    add_ln813_38_fu_687_p2 <= std_logic_vector(signed(sext_ln80_2_fu_602_p1) + signed(sext_ln80_3_fu_635_p1));
    add_ln813_39_fu_697_p2 <= std_logic_vector(signed(sext_ln813_35_fu_693_p1) + signed(sext_ln813_fu_683_p1));
    add_ln813_40_fu_911_p2 <= std_logic_vector(signed(sext_ln80_4_fu_795_p1) + signed(sext_ln80_5_fu_834_p1));
    add_ln813_41_fu_921_p2 <= std_logic_vector(signed(sext_ln80_6_fu_881_p1) + signed(sext_ln80_7_fu_904_p1));
    add_ln813_42_fu_931_p2 <= std_logic_vector(signed(sext_ln813_38_fu_927_p1) + signed(sext_ln813_37_fu_917_p1));
    add_ln813_43_fu_941_p2 <= std_logic_vector(signed(sext_ln813_39_fu_937_p1) + signed(sext_ln813_36_fu_908_p1));
    add_ln813_44_fu_1033_p2 <= std_logic_vector(unsigned(mean_V_write_assign51_reg_317) + unsigned(sext_ln813_40_fu_1030_p1));
    add_ln813_45_fu_1039_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_1020_p4) + unsigned(mean_sq_V_write_assign49_reg_331));
    add_ln813_fu_677_p2 <= std_logic_vector(signed(sext_ln80_fu_520_p1) + signed(sext_ln80_1_fu_566_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, m_axi_inout2_RVALID, ap_block_state3_io, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_inout2_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, m_axi_inout2_RVALID, ap_block_state3_io, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_inout2_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage0_iter8_assign_proc : process(m_axi_inout2_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter8 <= (m_axi_inout2_RVALID = ap_const_logic_0);
    end process;

        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_inout2_ARREADY, do_init_reg_260)
    begin
                ap_block_state3_io <= ((do_init_reg_260 = ap_const_lv1_1) and (m_axi_inout2_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_195_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_195 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_371_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_371 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_11001, icmp_ln70_reg_1071_pp0_iter10_reg, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_dim_block48_phi_fu_280_p6_assign_proc : process(dim_block48_reg_276, dim_block_reg_1066, icmp_ln70_reg_1071, ap_condition_195)
    begin
        if ((ap_const_boolean_1 = ap_condition_195)) then
            if ((icmp_ln70_reg_1071 = ap_const_lv1_1)) then 
                ap_phi_mux_dim_block48_phi_fu_280_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln70_reg_1071 = ap_const_lv1_0)) then 
                ap_phi_mux_dim_block48_phi_fu_280_p6 <= dim_block_reg_1066;
            else 
                ap_phi_mux_dim_block48_phi_fu_280_p6 <= dim_block48_reg_276;
            end if;
        else 
            ap_phi_mux_dim_block48_phi_fu_280_p6 <= dim_block48_reg_276;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_264_p6_assign_proc : process(do_init_reg_260, icmp_ln70_reg_1071, ap_condition_195)
    begin
        if ((ap_const_boolean_1 = ap_condition_195)) then
            if ((icmp_ln70_reg_1071 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_264_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln70_reg_1071 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_264_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_264_p6 <= do_init_reg_260;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_264_p6 <= do_init_reg_260;
        end if; 
    end process;


    ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6_assign_proc : process(ap_block_pp0_stage0, inout2_addr_rewind_idx_reg_291, inout2_addr_phi_idx_reg_305, icmp_ln70_reg_1071_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((icmp_ln70_reg_1071_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 <= ap_const_lv64_0;
            elsif ((icmp_ln70_reg_1071_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 <= inout2_addr_phi_idx_reg_305;
            else 
                ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 <= inout2_addr_rewind_idx_reg_291;
            end if;
        else 
            ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 <= inout2_addr_rewind_idx_reg_291;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_inout2_addr_phi_idx_reg_305 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln70_fu_401_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln70_fu_401_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_idle_pp0_0to10 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln70_reg_1071_pp0_iter10_reg, add_ln813_44_fu_1033_p2, ap_enable_reg_pp0_iter11, ap_return_0_preg)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_0 <= add_ln813_44_fu_1033_p2;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln70_reg_1071_pp0_iter10_reg, ap_enable_reg_pp0_iter11, add_ln813_45_fu_1039_p2, ap_return_1_preg)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln70_reg_1071_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_1 <= add_ln813_45_fu_1039_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;

    dim_block_fu_395_p2 <= std_logic_vector(unsigned(ap_phi_mux_dim_block48_phi_fu_280_p6) + unsigned(ap_const_lv5_1));
    icmp_ln70_fu_401_p2 <= "1" when (ap_phi_mux_dim_block48_phi_fu_280_p6 = ap_const_lv5_17) else "0";

    inout2_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, m_axi_inout2_ARREADY, do_init_reg_260, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (do_init_reg_260 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout2_blk_n_AR <= m_axi_inout2_ARREADY;
        else 
            inout2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_R_assign_proc : process(m_axi_inout2_RVALID, ap_enable_reg_pp0_iter8, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            inout2_blk_n_R <= m_axi_inout2_RVALID;
        else 
            inout2_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    lhs_V_1_fu_725_p3 <= (tmp_s_fu_715_p4 & ap_const_lv22_0);
    lhs_V_2_fu_748_p3 <= (tmp_475_fu_738_p4 & ap_const_lv22_0);
    lhs_V_3_fu_784_p3 <= (tmp_476_fu_774_p4 & ap_const_lv22_0);
    lhs_V_4_fu_823_p3 <= (tmp_477_fu_813_p4 & ap_const_lv22_0);
    lhs_V_5_fu_959_p3 <= (tmp_478_reg_1178 & ap_const_lv22_0);
    lhs_V_6_fu_994_p3 <= (tmp_479_fu_984_p4 & ap_const_lv22_0);
    lhs_V_fu_703_p3 <= (tmp_reg_1141 & ap_const_lv22_0);
    m_axi_inout2_ARADDR <= sext_ln70_fu_407_p1;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_18;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;

    m_axi_inout2_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_260, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (do_init_reg_260 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout2_ARVALID <= ap_const_logic_1;
        else 
            m_axi_inout2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_AWADDR <= ap_const_lv64_0;
    m_axi_inout2_AWBURST <= ap_const_lv2_0;
    m_axi_inout2_AWCACHE <= ap_const_lv4_0;
    m_axi_inout2_AWID <= ap_const_lv1_0;
    m_axi_inout2_AWLEN <= ap_const_lv32_0;
    m_axi_inout2_AWLOCK <= ap_const_lv2_0;
    m_axi_inout2_AWPROT <= ap_const_lv3_0;
    m_axi_inout2_AWQOS <= ap_const_lv4_0;
    m_axi_inout2_AWREGION <= ap_const_lv4_0;
    m_axi_inout2_AWSIZE <= ap_const_lv3_0;
    m_axi_inout2_AWUSER <= ap_const_lv1_0;
    m_axi_inout2_AWVALID <= ap_const_logic_0;
    m_axi_inout2_BREADY <= ap_const_logic_0;

    m_axi_inout2_RREADY_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            m_axi_inout2_RREADY <= ap_const_logic_1;
        else 
            m_axi_inout2_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout2_WID <= ap_const_lv1_0;
    m_axi_inout2_WLAST <= ap_const_logic_0;
    m_axi_inout2_WSTRB <= ap_const_lv32_0;
    m_axi_inout2_WUSER <= ap_const_lv1_0;
    m_axi_inout2_WVALID <= ap_const_logic_0;
    r_V_520_fu_504_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_523_fu_550_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_526_fu_586_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_529_fu_619_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_532_fu_642_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_535_fu_661_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_538_fu_865_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    r_V_541_fu_888_p1 <= ap_const_lv48_5555(16 - 1 downto 0);
    ret_V_240_fu_733_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_725_p3) + unsigned(r_V_527_reg_1151));
    ret_V_241_fu_768_p2 <= std_logic_vector(unsigned(lhs_V_2_fu_748_p3) + unsigned(r_V_530_fu_762_p2));
    ret_V_242_fu_807_p2 <= std_logic_vector(unsigned(lhs_V_3_fu_784_p3) + unsigned(r_V_533_fu_801_p2));
    ret_V_243_fu_846_p2 <= std_logic_vector(unsigned(lhs_V_4_fu_823_p3) + unsigned(r_V_536_fu_840_p2));
    ret_V_244_fu_978_p2 <= std_logic_vector(unsigned(lhs_V_5_fu_959_p3) + unsigned(r_V_539_fu_972_p2));
    ret_V_245_fu_1014_p2 <= std_logic_vector(unsigned(lhs_V_6_fu_994_p3) + unsigned(r_V_542_fu_1008_p2));
    ret_V_fu_710_p2 <= std_logic_vector(unsigned(lhs_V_fu_703_p3) + unsigned(r_V_524_reg_1146));
        sext_ln138_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln138_fu_369_p2),64));

        sext_ln70_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_1061),64));

        sext_ln80_1_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_1_fu_556_p4),27));

        sext_ln80_2_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_2_fu_592_p4),27));

        sext_ln80_3_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_3_fu_625_p4),27));

        sext_ln80_4_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_4_reg_1161),27));

        sext_ln80_5_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_5_reg_1167),27));

        sext_ln80_6_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_6_fu_871_p4),27));

        sext_ln80_7_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_7_fu_894_p4),27));

        sext_ln80_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_dim_mean_term_fu_510_p4),27));

        sext_ln813_35_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_38_fu_687_p2),28));

        sext_ln813_36_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_39_reg_1173),29));

        sext_ln813_37_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_40_fu_911_p2),28));

        sext_ln813_38_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_41_fu_921_p2),28));

        sext_ln813_39_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_42_fu_931_p2),29));

        sext_ln813_40_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_43_reg_1193),32));

        sext_ln813_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_fu_677_p2),28));

    shl_ln138_1_fu_357_p3 <= (patch & ap_const_lv8_0);
    shl_ln_fu_345_p3 <= (patch & ap_const_lv10_0);
    sub_ln138_fu_369_p2 <= std_logic_vector(unsigned(zext_ln138_fu_353_p1) - unsigned(zext_ln138_2_fu_365_p1));
    tmp_475_fu_738_p4 <= ret_V_240_fu_733_p2(53 downto 22);
    tmp_476_fu_774_p4 <= ret_V_241_fu_768_p2(53 downto 22);
    tmp_477_fu_813_p4 <= ret_V_242_fu_807_p2(53 downto 22);
    tmp_479_fu_984_p4 <= ret_V_244_fu_978_p2(53 downto 22);
    tmp_s_fu_715_p4 <= ret_V_fu_710_p2(53 downto 22);
    trunc_ln1_fu_1020_p4 <= ret_V_245_fu_1014_p2(53 downto 22);
    x_dim_V_fu_424_p1 <= m_axi_inout2_RDATA(32 - 1 downto 0);
    x_dim_mean_term_1_fu_556_p4 <= r_V_523_fu_550_p2(47 downto 22);
    x_dim_mean_term_2_fu_592_p4 <= r_V_526_fu_586_p2(47 downto 22);
    x_dim_mean_term_3_fu_625_p4 <= r_V_529_fu_619_p2(47 downto 22);
    x_dim_mean_term_6_fu_871_p4 <= r_V_538_fu_865_p2(47 downto 22);
    x_dim_mean_term_7_fu_894_p4 <= r_V_541_fu_888_p2(47 downto 22);
    x_dim_mean_term_fu_510_p4 <= r_V_520_fu_504_p2(47 downto 22);
    x_patch_data_M_elems_V1_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V1_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V1_d0 <= x_dim_V_reg_1085_pp0_iter10_reg;

    x_patch_data_M_elems_V1_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V1_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_12_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_12_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_12_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_12_d0 <= x_dim_V_56_reg_1106_pp0_iter10_reg;

    x_patch_data_M_elems_V_12_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_12_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_23_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_23_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_23_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_23_d0 <= x_dim_V_57_reg_1113_pp0_iter10_reg;

    x_patch_data_M_elems_V_23_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_23_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_34_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_34_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_34_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_34_d0 <= x_dim_V_58_reg_1120_pp0_iter10_reg;

    x_patch_data_M_elems_V_34_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_34_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_45_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_45_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_45_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_45_d0 <= x_dim_V_59_reg_1127_pp0_iter10_reg;

    x_patch_data_M_elems_V_45_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_45_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_56_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_56_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_56_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_56_d0 <= x_dim_V_60_reg_1134_pp0_iter10_reg;

    x_patch_data_M_elems_V_56_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_56_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_56_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_67_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_67_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_67_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_67_d0 <= x_dim_V_61_reg_1092_pp0_iter10_reg;

    x_patch_data_M_elems_V_67_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_67_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_67_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_78_address0 <= zext_ln70_fu_947_p1(5 - 1 downto 0);

    x_patch_data_M_elems_V_78_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_78_ce0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_patch_data_M_elems_V_78_d0 <= x_dim_V_62_reg_1099_pp0_iter10_reg;

    x_patch_data_M_elems_V_78_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            x_patch_data_M_elems_V_78_we0 <= ap_const_logic_1;
        else 
            x_patch_data_M_elems_V_78_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln138_2_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln138_1_fu_357_p3),19));
    zext_ln138_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_345_p3),19));
    zext_ln70_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dim_block48_reg_276_pp0_iter10_reg),64));
end behav;
