
weather_station2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003080  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003220  08003220  00013220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032e4  080032e4  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  080032e4  080032e4  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032e4  080032e4  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032e4  080032e4  000132e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032e8  080032e8  000132e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  080032ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000064  08003350  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08003350  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007460  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018d6  00000000  00000000  000274f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000418  00000000  00000000  00028dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000330  00000000  00000000  000291e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ffe3  00000000  00000000  00029518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005a1e  00000000  00000000  000394fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000551d4  00000000  00000000  0003ef19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000940ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a14  00000000  00000000  00094140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003208 	.word	0x08003208

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08003208 	.word	0x08003208

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <calculate_SYSCFG_values>:
 *  Created on: Nov 29, 2021
 *      Author: toni
 */
#include "EXTI_lib.h"

static void calculate_SYSCFG_values(uint8_t pin_num, uint8_t *buf) {
 8000280:	b480      	push	{r7}
 8000282:	b085      	sub	sp, #20
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	6039      	str	r1, [r7, #0]
 800028a:	71fb      	strb	r3, [r7, #7]

	uint8_t SYSCFG_num = pin_num / 4;
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	089b      	lsrs	r3, r3, #2
 8000290:	73fb      	strb	r3, [r7, #15]
	uint8_t SYSCFG_pos = pin_num % 4 * 4;
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	f003 0303 	and.w	r3, r3, #3
 8000298:	b2db      	uxtb	r3, r3
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	73bb      	strb	r3, [r7, #14]

	buf[0] = SYSCFG_num;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	7bfa      	ldrb	r2, [r7, #15]
 80002a2:	701a      	strb	r2, [r3, #0]
	buf[1] = SYSCFG_pos;
 80002a4:	683b      	ldr	r3, [r7, #0]
 80002a6:	3301      	adds	r3, #1
 80002a8:	7bba      	ldrb	r2, [r7, #14]
 80002aa:	701a      	strb	r2, [r3, #0]

}
 80002ac:	bf00      	nop
 80002ae:	3714      	adds	r7, #20
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <enable_EXTI_GPIO>:

void enable_EXTI_GPIO(uint8_t pin_num, uint8_t gpio, uint8_t edge) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	71fb      	strb	r3, [r7, #7]
 80002c2:	460b      	mov	r3, r1
 80002c4:	71bb      	strb	r3, [r7, #6]
 80002c6:	4613      	mov	r3, r2
 80002c8:	717b      	strb	r3, [r7, #5]

	RCC->APB2ENR |= 1u << 14;
 80002ca:	4b12      	ldr	r3, [pc, #72]	; (8000314 <enable_EXTI_GPIO+0x5c>)
 80002cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002ce:	4a11      	ldr	r2, [pc, #68]	; (8000314 <enable_EXTI_GPIO+0x5c>)
 80002d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002d4:	6453      	str	r3, [r2, #68]	; 0x44

	//enable correct port from SYSCFG register for EXTI
	uint8_t SYSCFG_values[2];
	calculate_SYSCFG_values(pin_num, SYSCFG_values);
 80002d6:	f107 020c 	add.w	r2, r7, #12
 80002da:	79fb      	ldrb	r3, [r7, #7]
 80002dc:	4611      	mov	r1, r2
 80002de:	4618      	mov	r0, r3
 80002e0:	f7ff ffce 	bl	8000280 <calculate_SYSCFG_values>

	SYSCFG->EXTICR[SYSCFG_values[0]] |= (gpio << SYSCFG_values[1]);
 80002e4:	4a0c      	ldr	r2, [pc, #48]	; (8000318 <enable_EXTI_GPIO+0x60>)
 80002e6:	7b3b      	ldrb	r3, [r7, #12]
 80002e8:	3302      	adds	r3, #2
 80002ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ee:	79ba      	ldrb	r2, [r7, #6]
 80002f0:	7b79      	ldrb	r1, [r7, #13]
 80002f2:	408a      	lsls	r2, r1
 80002f4:	4908      	ldr	r1, [pc, #32]	; (8000318 <enable_EXTI_GPIO+0x60>)
 80002f6:	7b38      	ldrb	r0, [r7, #12]
 80002f8:	431a      	orrs	r2, r3
 80002fa:	1c83      	adds	r3, r0, #2
 80002fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	enable_EXTI(pin_num, edge);
 8000300:	797a      	ldrb	r2, [r7, #5]
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	4611      	mov	r1, r2
 8000306:	4618      	mov	r0, r3
 8000308:	f000 f808 	bl	800031c <enable_EXTI>

}
 800030c:	bf00      	nop
 800030e:	3710      	adds	r7, #16
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}
 8000314:	40023800 	.word	0x40023800
 8000318:	40013800 	.word	0x40013800

0800031c <enable_EXTI>:

	disable_EXTI(pin_num);

}

void enable_EXTI(uint8_t EXTI_num, uint8_t edge) {
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	4603      	mov	r3, r0
 8000324:	460a      	mov	r2, r1
 8000326:	71fb      	strb	r3, [r7, #7]
 8000328:	4613      	mov	r3, r2
 800032a:	71bb      	strb	r3, [r7, #6]
	switch (edge) {
 800032c:	79bb      	ldrb	r3, [r7, #6]
 800032e:	2b02      	cmp	r3, #2
 8000330:	d006      	beq.n	8000340 <enable_EXTI+0x24>
 8000332:	2b02      	cmp	r3, #2
 8000334:	dc2b      	bgt.n	800038e <enable_EXTI+0x72>
 8000336:	2b00      	cmp	r3, #0
 8000338:	d015      	beq.n	8000366 <enable_EXTI+0x4a>
 800033a:	2b01      	cmp	r3, #1
 800033c:	d01d      	beq.n	800037a <enable_EXTI+0x5e>
 800033e:	e026      	b.n	800038e <enable_EXTI+0x72>
	case EXTI_REFE:
		EXTI->FTSR |= 1u << EXTI_num;
 8000340:	4b1a      	ldr	r3, [pc, #104]	; (80003ac <enable_EXTI+0x90>)
 8000342:	68da      	ldr	r2, [r3, #12]
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	2101      	movs	r1, #1
 8000348:	fa01 f303 	lsl.w	r3, r1, r3
 800034c:	4917      	ldr	r1, [pc, #92]	; (80003ac <enable_EXTI+0x90>)
 800034e:	4313      	orrs	r3, r2
 8000350:	60cb      	str	r3, [r1, #12]
		EXTI->RTSR |= 1u << EXTI_num;
 8000352:	4b16      	ldr	r3, [pc, #88]	; (80003ac <enable_EXTI+0x90>)
 8000354:	689a      	ldr	r2, [r3, #8]
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	2101      	movs	r1, #1
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	4913      	ldr	r1, [pc, #76]	; (80003ac <enable_EXTI+0x90>)
 8000360:	4313      	orrs	r3, r2
 8000362:	608b      	str	r3, [r1, #8]
		break;
 8000364:	e013      	b.n	800038e <enable_EXTI+0x72>

	case EXTI_RE:
		EXTI->RTSR |= 1u << EXTI_num;
 8000366:	4b11      	ldr	r3, [pc, #68]	; (80003ac <enable_EXTI+0x90>)
 8000368:	689a      	ldr	r2, [r3, #8]
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	2101      	movs	r1, #1
 800036e:	fa01 f303 	lsl.w	r3, r1, r3
 8000372:	490e      	ldr	r1, [pc, #56]	; (80003ac <enable_EXTI+0x90>)
 8000374:	4313      	orrs	r3, r2
 8000376:	608b      	str	r3, [r1, #8]
		break;
 8000378:	e009      	b.n	800038e <enable_EXTI+0x72>

	case EXTI_FE:
		EXTI->FTSR |= 1u << EXTI_num;
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <enable_EXTI+0x90>)
 800037c:	68da      	ldr	r2, [r3, #12]
 800037e:	79fb      	ldrb	r3, [r7, #7]
 8000380:	2101      	movs	r1, #1
 8000382:	fa01 f303 	lsl.w	r3, r1, r3
 8000386:	4909      	ldr	r1, [pc, #36]	; (80003ac <enable_EXTI+0x90>)
 8000388:	4313      	orrs	r3, r2
 800038a:	60cb      	str	r3, [r1, #12]
		break;
 800038c:	bf00      	nop
	}

	EXTI->IMR |= 1u << EXTI_num;
 800038e:	4b07      	ldr	r3, [pc, #28]	; (80003ac <enable_EXTI+0x90>)
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	2101      	movs	r1, #1
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	4904      	ldr	r1, [pc, #16]	; (80003ac <enable_EXTI+0x90>)
 800039c:	4313      	orrs	r3, r2
 800039e:	600b      	str	r3, [r1, #0]
}
 80003a0:	bf00      	nop
 80003a2:	370c      	adds	r7, #12
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr
 80003ac:	40013c00 	.word	0x40013c00

080003b0 <disable_EXTI>:

void disable_EXTI(uint8_t EXTI_num) {
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	71fb      	strb	r3, [r7, #7]
	EXTI->FTSR &= ~(1u << EXTI_num);
 80003ba:	4b12      	ldr	r3, [pc, #72]	; (8000404 <disable_EXTI+0x54>)
 80003bc:	68da      	ldr	r2, [r3, #12]
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	2101      	movs	r1, #1
 80003c2:	fa01 f303 	lsl.w	r3, r1, r3
 80003c6:	43db      	mvns	r3, r3
 80003c8:	490e      	ldr	r1, [pc, #56]	; (8000404 <disable_EXTI+0x54>)
 80003ca:	4013      	ands	r3, r2
 80003cc:	60cb      	str	r3, [r1, #12]
	EXTI->RTSR &= ~(1u << EXTI_num);
 80003ce:	4b0d      	ldr	r3, [pc, #52]	; (8000404 <disable_EXTI+0x54>)
 80003d0:	689a      	ldr	r2, [r3, #8]
 80003d2:	79fb      	ldrb	r3, [r7, #7]
 80003d4:	2101      	movs	r1, #1
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	4909      	ldr	r1, [pc, #36]	; (8000404 <disable_EXTI+0x54>)
 80003de:	4013      	ands	r3, r2
 80003e0:	608b      	str	r3, [r1, #8]

	EXTI->IMR &= ~(1u << EXTI_num);
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <disable_EXTI+0x54>)
 80003e4:	681a      	ldr	r2, [r3, #0]
 80003e6:	79fb      	ldrb	r3, [r7, #7]
 80003e8:	2101      	movs	r1, #1
 80003ea:	fa01 f303 	lsl.w	r3, r1, r3
 80003ee:	43db      	mvns	r3, r3
 80003f0:	4904      	ldr	r1, [pc, #16]	; (8000404 <disable_EXTI+0x54>)
 80003f2:	4013      	ands	r3, r2
 80003f4:	600b      	str	r3, [r1, #0]
}
 80003f6:	bf00      	nop
 80003f8:	370c      	adds	r7, #12
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	40013c00 	.word	0x40013c00

08000408 <enable_GPIOx_clock>:
#include "GPIO_Lib.h"

static void enable_GPIOx_clock(GPIO_TypeDef *gpio) {
 8000408:	b480      	push	{r7}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]

	if (gpio == GPIOA) {
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a23      	ldr	r2, [pc, #140]	; (80004a0 <enable_GPIOx_clock+0x98>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <enable_GPIOx_clock+0x1e>

		RCC->AHB1ENR |= GPIOA_CLOCK_EN;
 8000418:	4b22      	ldr	r3, [pc, #136]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041c:	4a21      	ldr	r2, [pc, #132]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	6313      	str	r3, [r2, #48]	; 0x30

	} else if (gpio == GPIOH) {

		RCC->AHB1ENR |= GPIOH_CLOCK_EN;
	}
}
 8000424:	e035      	b.n	8000492 <enable_GPIOx_clock+0x8a>
	} else if (gpio == GPIOB) {
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a1f      	ldr	r2, [pc, #124]	; (80004a8 <enable_GPIOx_clock+0xa0>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d106      	bne.n	800043c <enable_GPIOx_clock+0x34>
		RCC->AHB1ENR |= GPIOB_CLOCK_EN;
 800042e:	4b1d      	ldr	r3, [pc, #116]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000432:	4a1c      	ldr	r2, [pc, #112]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000434:	f043 0302 	orr.w	r3, r3, #2
 8000438:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043a:	e02a      	b.n	8000492 <enable_GPIOx_clock+0x8a>
	} else if (gpio == GPIOC) {
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a1b      	ldr	r2, [pc, #108]	; (80004ac <enable_GPIOx_clock+0xa4>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <enable_GPIOx_clock+0x4a>
		RCC->AHB1ENR |= GPIOC_CLOCK_EN;
 8000444:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000448:	4a16      	ldr	r2, [pc, #88]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 800044a:	f043 0304 	orr.w	r3, r3, #4
 800044e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000450:	e01f      	b.n	8000492 <enable_GPIOx_clock+0x8a>
	} else if (gpio == GPIOD) {
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a16      	ldr	r2, [pc, #88]	; (80004b0 <enable_GPIOx_clock+0xa8>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <enable_GPIOx_clock+0x60>
		RCC->AHB1ENR |= GPIOD_CLOCK_EN;
 800045a:	4b12      	ldr	r3, [pc, #72]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045e:	4a11      	ldr	r2, [pc, #68]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000460:	f043 0308 	orr.w	r3, r3, #8
 8000464:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000466:	e014      	b.n	8000492 <enable_GPIOx_clock+0x8a>
	} else if (gpio == GPIOE) {
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a12      	ldr	r2, [pc, #72]	; (80004b4 <enable_GPIOx_clock+0xac>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <enable_GPIOx_clock+0x76>
		RCC->AHB1ENR |= GPIOE_CLOCK_EN;
 8000470:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000474:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000476:	f043 0310 	orr.w	r3, r3, #16
 800047a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047c:	e009      	b.n	8000492 <enable_GPIOx_clock+0x8a>
	} else if (gpio == GPIOH) {
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a0d      	ldr	r2, [pc, #52]	; (80004b8 <enable_GPIOx_clock+0xb0>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d105      	bne.n	8000492 <enable_GPIOx_clock+0x8a>
		RCC->AHB1ENR |= GPIOH_CLOCK_EN;
 8000486:	4b07      	ldr	r3, [pc, #28]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048a:	4a06      	ldr	r2, [pc, #24]	; (80004a4 <enable_GPIOx_clock+0x9c>)
 800048c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000490:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000492:	bf00      	nop
 8000494:	370c      	adds	r7, #12
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	40020000 	.word	0x40020000
 80004a4:	40023800 	.word	0x40023800
 80004a8:	40020400 	.word	0x40020400
 80004ac:	40020800 	.word	0x40020800
 80004b0:	40020c00 	.word	0x40020c00
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40021c00 	.word	0x40021c00

080004bc <init_pin>:

void init_pin(pin_type *pin) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b084      	sub	sp, #16
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]

	enable_GPIOx_clock(pin->gpio);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4618      	mov	r0, r3
 80004ca:	f7ff ff9d 	bl	8000408 <enable_GPIOx_clock>

	change_mode(pin);
 80004ce:	6878      	ldr	r0, [r7, #4]
 80004d0:	f000 f822 	bl	8000518 <change_mode>

	uint8_t reg_H_L = pin->pin_num < 8 ? 0 : 1;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	791b      	ldrb	r3, [r3, #4]
 80004d8:	2b07      	cmp	r3, #7
 80004da:	bf8c      	ite	hi
 80004dc:	2301      	movhi	r3, #1
 80004de:	2300      	movls	r3, #0
 80004e0:	b2db      	uxtb	r3, r3
 80004e2:	73fb      	strb	r3, [r7, #15]
	pin->gpio->AFR[reg_H_L] |= pin->AF_num << (pin->pin_num * 4);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	7bfa      	ldrb	r2, [r7, #15]
 80004ea:	3208      	adds	r2, #8
 80004ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	7a1b      	ldrb	r3, [r3, #8]
 80004f4:	461a      	mov	r2, r3
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	791b      	ldrb	r3, [r3, #4]
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000500:	4618      	mov	r0, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	7bfa      	ldrb	r2, [r7, #15]
 8000508:	4301      	orrs	r1, r0
 800050a:	3208      	adds	r2, #8
 800050c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000510:	bf00      	nop
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <change_mode>:

void change_mode(pin_type *pin) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	pin->gpio->MODER &= ~(3u << ((pin->pin_num * 2)));
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	6819      	ldr	r1, [r3, #0]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	791b      	ldrb	r3, [r3, #4]
 800052a:	005b      	lsls	r3, r3, #1
 800052c:	2203      	movs	r2, #3
 800052e:	fa02 f303 	lsl.w	r3, r2, r3
 8000532:	43da      	mvns	r2, r3
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	400a      	ands	r2, r1
 800053a:	601a      	str	r2, [r3, #0]
	pin->gpio->PUPDR &= ~(3u << ((pin->pin_num * 2)));
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	68d9      	ldr	r1, [r3, #12]
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	791b      	ldrb	r3, [r3, #4]
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	2203      	movs	r2, #3
 800054a:	fa02 f303 	lsl.w	r3, r2, r3
 800054e:	43da      	mvns	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	400a      	ands	r2, r1
 8000556:	60da      	str	r2, [r3, #12]
	pin->gpio->OTYPER &= ~(1u << pin->pin_num);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	6859      	ldr	r1, [r3, #4]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	791b      	ldrb	r3, [r3, #4]
 8000562:	461a      	mov	r2, r3
 8000564:	2301      	movs	r3, #1
 8000566:	4093      	lsls	r3, r2
 8000568:	43da      	mvns	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	400a      	ands	r2, r1
 8000570:	605a      	str	r2, [r3, #4]

	pin->gpio->MODER |= pin->mode << (pin->pin_num * 2);
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	795b      	ldrb	r3, [r3, #5]
 800057c:	4619      	mov	r1, r3
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	791b      	ldrb	r3, [r3, #4]
 8000582:	005b      	lsls	r3, r3, #1
 8000584:	fa01 f303 	lsl.w	r3, r1, r3
 8000588:	4619      	mov	r1, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	430a      	orrs	r2, r1
 8000590:	601a      	str	r2, [r3, #0]
	pin->gpio->OTYPER |= pin->PP_OD << pin->pin_num;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	685a      	ldr	r2, [r3, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	799b      	ldrb	r3, [r3, #6]
 800059c:	4619      	mov	r1, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	791b      	ldrb	r3, [r3, #4]
 80005a2:	fa01 f303 	lsl.w	r3, r1, r3
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	430a      	orrs	r2, r1
 80005ae:	605a      	str	r2, [r3, #4]
	pin->gpio->PUPDR |= pin->push_pull << (pin->pin_num * 2);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	68da      	ldr	r2, [r3, #12]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	79db      	ldrb	r3, [r3, #7]
 80005ba:	4619      	mov	r1, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	791b      	ldrb	r3, [r3, #4]
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	fa01 f303 	lsl.w	r3, r1, r3
 80005c6:	4619      	mov	r1, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	430a      	orrs	r2, r1
 80005ce:	60da      	str	r2, [r3, #12]

}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <read_pin>:
	}

	return state;
}

pin_state read_pin(pin_type *pin) {
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	uint32_t state = (pin->gpio->IDR >> pin->pin_num) & 1u;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	7912      	ldrb	r2, [r2, #4]
 80005ee:	40d3      	lsrs	r3, r2
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	60fb      	str	r3, [r7, #12]

	if (state == 1) {
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d101      	bne.n	8000600 <read_pin+0x24>
		return HIGH;
 80005fc:	2301      	movs	r3, #1
 80005fe:	e000      	b.n	8000602 <read_pin+0x26>
	}

	return LOW;
 8000600:	2300      	movs	r3, #0
}
 8000602:	4618      	mov	r0, r3
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
	...

08000610 <I2C_enable_clock>:
 */
#include "I2C_lib.h"
#include "clocks_lib.h"
#include "NVIC_lib.h"

static void I2C_enable_clock(I2C_handle_type *handle) {
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]

	if (handle->peripheral == I2C1) {
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a13      	ldr	r2, [pc, #76]	; (800066c <I2C_enable_clock+0x5c>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d106      	bne.n	8000630 <I2C_enable_clock+0x20>
		RCC->APB1ENR |= 1u << 21;
 8000622:	4b13      	ldr	r3, [pc, #76]	; (8000670 <I2C_enable_clock+0x60>)
 8000624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000626:	4a12      	ldr	r2, [pc, #72]	; (8000670 <I2C_enable_clock+0x60>)
 8000628:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800062c:	6413      	str	r3, [r2, #64]	; 0x40
	} else if (handle->peripheral == I2C2) {
		RCC->APB1ENR |= 1u << 22;
	} else if (handle->peripheral == I2C3) {
		RCC->APB1ENR |= 1u << 23;
	}
}
 800062e:	e016      	b.n	800065e <I2C_enable_clock+0x4e>
	} else if (handle->peripheral == I2C2) {
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0f      	ldr	r2, [pc, #60]	; (8000674 <I2C_enable_clock+0x64>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d106      	bne.n	8000648 <I2C_enable_clock+0x38>
		RCC->APB1ENR |= 1u << 22;
 800063a:	4b0d      	ldr	r3, [pc, #52]	; (8000670 <I2C_enable_clock+0x60>)
 800063c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063e:	4a0c      	ldr	r2, [pc, #48]	; (8000670 <I2C_enable_clock+0x60>)
 8000640:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000644:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000646:	e00a      	b.n	800065e <I2C_enable_clock+0x4e>
	} else if (handle->peripheral == I2C3) {
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a0a      	ldr	r2, [pc, #40]	; (8000678 <I2C_enable_clock+0x68>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d105      	bne.n	800065e <I2C_enable_clock+0x4e>
		RCC->APB1ENR |= 1u << 23;
 8000652:	4b07      	ldr	r3, [pc, #28]	; (8000670 <I2C_enable_clock+0x60>)
 8000654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000656:	4a06      	ldr	r2, [pc, #24]	; (8000670 <I2C_enable_clock+0x60>)
 8000658:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800065c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	40005400 	.word	0x40005400
 8000670:	40023800 	.word	0x40023800
 8000674:	40005800 	.word	0x40005800
 8000678:	40005c00 	.word	0x40005c00

0800067c <I2C_disable_IR>:
		enable_IR(I2C3_EV_IRQn);
		enable_IR(I2C3_ER_IRQn);
	}
}

static void I2C_disable_IR(I2C_handle_type *handle) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	if (handle->peripheral == I2C1) {
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <I2C_disable_IR+0x58>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d106      	bne.n	800069c <I2C_disable_IR+0x20>
		disable_IR(I2C1_EV_IRQn);
 800068e:	201f      	movs	r0, #31
 8000690:	f000 fa22 	bl	8000ad8 <disable_IR>
		disable_IR(I2C1_ER_IRQn);
 8000694:	2020      	movs	r0, #32
 8000696:	f000 fa1f 	bl	8000ad8 <disable_IR>
		disable_IR(I2C2_ER_IRQn);
	} else if (handle->peripheral == I2C3) {
		disable_IR(I2C3_EV_IRQn);
		disable_IR(I2C3_ER_IRQn);
	}
}
 800069a:	e016      	b.n	80006ca <I2C_disable_IR+0x4e>
	} else if (handle->peripheral == I2C2) {
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a0d      	ldr	r2, [pc, #52]	; (80006d8 <I2C_disable_IR+0x5c>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d106      	bne.n	80006b4 <I2C_disable_IR+0x38>
		disable_IR(I2C2_EV_IRQn);
 80006a6:	2021      	movs	r0, #33	; 0x21
 80006a8:	f000 fa16 	bl	8000ad8 <disable_IR>
		disable_IR(I2C2_ER_IRQn);
 80006ac:	2022      	movs	r0, #34	; 0x22
 80006ae:	f000 fa13 	bl	8000ad8 <disable_IR>
}
 80006b2:	e00a      	b.n	80006ca <I2C_disable_IR+0x4e>
	} else if (handle->peripheral == I2C3) {
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a08      	ldr	r2, [pc, #32]	; (80006dc <I2C_disable_IR+0x60>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d105      	bne.n	80006ca <I2C_disable_IR+0x4e>
		disable_IR(I2C3_EV_IRQn);
 80006be:	2048      	movs	r0, #72	; 0x48
 80006c0:	f000 fa0a 	bl	8000ad8 <disable_IR>
		disable_IR(I2C3_ER_IRQn);
 80006c4:	2049      	movs	r0, #73	; 0x49
 80006c6:	f000 fa07 	bl	8000ad8 <disable_IR>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40005400 	.word	0x40005400
 80006d8:	40005800 	.word	0x40005800
 80006dc:	40005c00 	.word	0x40005c00

080006e0 <I2C_init>:

void I2C_init(I2C_handle_type *handle) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

	I2C_pins_init();
 80006e8:	f001 f926 	bl	8001938 <I2C_pins_init>
	I2C_enable_clock(handle);
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f7ff ff8f 	bl	8000610 <I2C_enable_clock>

	//Program the peripheral input clock in I2C_CR2 Register in order to generate correct timings
	uint32_t APB1_clk = get_APB1_clock();
 80006f2:	f000 feb3 	bl	800145c <get_APB1_clock>
 80006f6:	60f8      	str	r0, [r7, #12]
	uint8_t APB1_clk_MHz = APB1_clk / 1000000;
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	4a15      	ldr	r2, [pc, #84]	; (8000750 <I2C_init+0x70>)
 80006fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000700:	0c9b      	lsrs	r3, r3, #18
 8000702:	72fb      	strb	r3, [r7, #11]
	handle->peripheral->CR2 |= 0x1Fu & APB1_clk_MHz;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	6859      	ldr	r1, [r3, #4]
 800070a:	7afb      	ldrb	r3, [r7, #11]
 800070c:	f003 021f 	and.w	r2, r3, #31
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	430a      	orrs	r2, r1
 8000716:	605a      	str	r2, [r3, #4]

	//Configure the clock control registers
	uint16_t ccr = APB1_clk / 200000;
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	099b      	lsrs	r3, r3, #6
 800071c:	4a0d      	ldr	r2, [pc, #52]	; (8000754 <I2C_init+0x74>)
 800071e:	fba2 2303 	umull	r2, r3, r2, r3
 8000722:	099b      	lsrs	r3, r3, #6
 8000724:	813b      	strh	r3, [r7, #8]
	handle->peripheral->CCR = ccr;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	893a      	ldrh	r2, [r7, #8]
 800072c:	61da      	str	r2, [r3, #28]

	//Configure the rise time register
	handle->peripheral->TRISE = ccr + 1;
 800072e:	893b      	ldrh	r3, [r7, #8]
 8000730:	1c5a      	adds	r2, r3, #1
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	621a      	str	r2, [r3, #32]

	//enable interrupts
	handle->peripheral->CR2 |= 7u << 8;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	685a      	ldr	r2, [r3, #4]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000746:	605a      	str	r2, [r3, #4]
}
 8000748:	bf00      	nop
 800074a:	3710      	adds	r7, #16
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	431bde83 	.word	0x431bde83
 8000754:	053e2d63 	.word	0x053e2d63

08000758 <handle_start_condition>:
		;

	return 0;
}

static void handle_start_condition(I2C_handle_type *handle) {
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]

	if (handle->addressing_mode == I2C_7_BIT_ADDRESSING) {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	791b      	ldrb	r3, [r3, #4]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d106      	bne.n	8000776 <handle_start_condition+0x1e>

		handle->peripheral->DR = handle->slave_address << 1;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	88db      	ldrh	r3, [r3, #6]
 800076c:	005a      	lsls	r2, r3, #1
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	611a      	str	r2, [r3, #16]

		header |= (0b11 << 1) & bits_9_8;

		handle->peripheral->DR = header;
	}
}
 8000774:	e011      	b.n	800079a <handle_start_condition+0x42>
		uint8_t header = 0xF0;
 8000776:	23f0      	movs	r3, #240	; 0xf0
 8000778:	73fb      	strb	r3, [r7, #15]
		uint8_t bits_9_8 = handle->slave_address >> 8;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	88db      	ldrh	r3, [r3, #6]
 800077e:	0a1b      	lsrs	r3, r3, #8
 8000780:	b29b      	uxth	r3, r3
 8000782:	73bb      	strb	r3, [r7, #14]
		header |= (0b11 << 1) & bits_9_8;
 8000784:	7bbb      	ldrb	r3, [r7, #14]
 8000786:	f003 0306 	and.w	r3, r3, #6
 800078a:	b2da      	uxtb	r2, r3
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	4313      	orrs	r3, r2
 8000790:	73fb      	strb	r3, [r7, #15]
		handle->peripheral->DR = header;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	7bfa      	ldrb	r2, [r7, #15]
 8000798:	611a      	str	r2, [r3, #16]
}
 800079a:	bf00      	nop
 800079c:	3714      	adds	r7, #20
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr

080007a6 <handle_transmitting>:

static void handle_transmitting(I2C_handle_type *handle) {
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b082      	sub	sp, #8
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	6078      	str	r0, [r7, #4]

	if (handle->peripheral->SR1 & 1u) {
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	f003 0301 	and.w	r3, r3, #1
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d003      	beq.n	80007c4 <handle_transmitting+0x1e>
		//start condition
		handle_start_condition(handle);
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff ffcb 	bl	8000758 <handle_start_condition>
 80007c2:	e046      	b.n	8000852 <handle_transmitting+0xac>

	} else if (handle->peripheral->SR1 & (1u << 3)) {
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	f003 0308 	and.w	r3, r3, #8
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d006      	beq.n	80007e0 <handle_transmitting+0x3a>
		//header sent, send rest of the address

		handle->peripheral->DR = handle->slave_address << 1;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	88db      	ldrh	r3, [r3, #6]
 80007d6:	005a      	lsls	r2, r3, #1
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	611a      	str	r2, [r3, #16]
 80007de:	e038      	b.n	8000852 <handle_transmitting+0xac>

	} else if (handle->peripheral->SR1 & 2u) {
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	f003 0302 	and.w	r3, r3, #2
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d003      	beq.n	80007f6 <handle_transmitting+0x50>
		//address sent
		(void) handle->peripheral->SR2;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	e02d      	b.n	8000852 <handle_transmitting+0xac>

	} else if (handle->peripheral->SR1 & (1u << 7)) {
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	695b      	ldr	r3, [r3, #20]
 80007fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000800:	2b00      	cmp	r3, #0
 8000802:	d026      	beq.n	8000852 <handle_transmitting+0xac>
		//data register empty, write next frame to DR

		if (handle->data_len-- == 0) {
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	1e59      	subs	r1, r3, #1
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	60d1      	str	r1, [r2, #12]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d116      	bne.n	8000840 <handle_transmitting+0x9a>
			//generate stop condition
			handle->peripheral->CR1 |= 1u << 9;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000820:	601a      	str	r2, [r3, #0]

			handle->peripheral->CR1 &= ~1u;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f022 0201 	bic.w	r2, r2, #1
 8000830:	601a      	str	r2, [r3, #0]
			I2C_disable_IR(handle);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f7ff ff22 	bl	800067c <I2C_disable_IR>
			handle->status = I2C_STATUS_IDLE;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2200      	movs	r2, #0
 800083c:	741a      	strb	r2, [r3, #16]

			return;
 800083e:	e008      	b.n	8000852 <handle_transmitting+0xac>

		}

		handle->peripheral->DR = *(handle->data++);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	689b      	ldr	r3, [r3, #8]
 8000844:	1c59      	adds	r1, r3, #1
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	6091      	str	r1, [r2, #8]
 800084a:	781a      	ldrb	r2, [r3, #0]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	611a      	str	r2, [r3, #16]


	}
}
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <handle_receiving>:

static void handle_receiving(I2C_handle_type *handle) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]

	static uint8_t repeated_start = 0;

	if (handle->peripheral->SR1 & 1u) {
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	2b00      	cmp	r3, #0
 800086c:	d01d      	beq.n	80008aa <handle_receiving+0x52>
		//start condition
		if (!repeated_start) {
 800086e:	4b52      	ldr	r3, [pc, #328]	; (80009b8 <handle_receiving+0x160>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d103      	bne.n	800087e <handle_receiving+0x26>
			handle_start_condition(handle);
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff ff6e 	bl	8000758 <handle_start_condition>
			handle->status = I2C_STATUS_IDLE;
			I2C_disable_IR(handle);

		}
	}
}
 800087c:	e097      	b.n	80009ae <handle_receiving+0x156>
			uint8_t header = 0xF0;
 800087e:	23f0      	movs	r3, #240	; 0xf0
 8000880:	73fb      	strb	r3, [r7, #15]
			uint8_t bits_9_8 = handle->slave_address >> 8;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	88db      	ldrh	r3, [r3, #6]
 8000886:	0a1b      	lsrs	r3, r3, #8
 8000888:	b29b      	uxth	r3, r3
 800088a:	73bb      	strb	r3, [r7, #14]
			header |= ((0b11 << 1) & bits_9_8) | 1u;
 800088c:	7bbb      	ldrb	r3, [r7, #14]
 800088e:	f003 0306 	and.w	r3, r3, #6
 8000892:	b2da      	uxtb	r2, r3
 8000894:	7bfb      	ldrb	r3, [r7, #15]
 8000896:	4313      	orrs	r3, r2
 8000898:	b2db      	uxtb	r3, r3
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	73fb      	strb	r3, [r7, #15]
			handle->peripheral->DR = header;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	7bfa      	ldrb	r2, [r7, #15]
 80008a6:	611a      	str	r2, [r3, #16]
}
 80008a8:	e081      	b.n	80009ae <handle_receiving+0x156>
	} else if (handle->peripheral->SR1 & (1u << 3)) {
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	f003 0308 	and.w	r3, r3, #8
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d006      	beq.n	80008c6 <handle_receiving+0x6e>
		handle->peripheral->DR = handle->slave_address << 1;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	88db      	ldrh	r3, [r3, #6]
 80008bc:	005a      	lsls	r2, r3, #1
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	611a      	str	r2, [r3, #16]
}
 80008c4:	e073      	b.n	80009ae <handle_receiving+0x156>
	} else if (handle->peripheral->SR1 & 2u) {
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	f003 0302 	and.w	r3, r3, #2
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d039      	beq.n	8000948 <handle_receiving+0xf0>
		if (!repeated_start
 80008d4:	4b38      	ldr	r3, [pc, #224]	; (80009b8 <handle_receiving+0x160>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d10f      	bne.n	80008fc <handle_receiving+0xa4>
				&& (handle->addressing_mode == I2C_10_BIT_ADDRESSING)) {
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	791b      	ldrb	r3, [r3, #4]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d10b      	bne.n	80008fc <handle_receiving+0xa4>
			handle->peripheral->CR1 |= 1u << 8;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80008f2:	601a      	str	r2, [r3, #0]
			repeated_start = 1;
 80008f4:	4b30      	ldr	r3, [pc, #192]	; (80009b8 <handle_receiving+0x160>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	701a      	strb	r2, [r3, #0]
 80008fa:	e021      	b.n	8000940 <handle_receiving+0xe8>
		} else if (handle->data_len == 1) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d11d      	bne.n	8000940 <handle_receiving+0xe8>
			handle->peripheral->CR1 &= ~(1u << 10);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000912:	601a      	str	r2, [r3, #0]
			handle->peripheral->CR1 |= 1u << 9;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000922:	601a      	str	r2, [r3, #0]
			repeated_start = 0;
 8000924:	4b24      	ldr	r3, [pc, #144]	; (80009b8 <handle_receiving+0x160>)
 8000926:	2200      	movs	r2, #0
 8000928:	701a      	strb	r2, [r3, #0]
			handle->status = I2C_STATUS_IDLE;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2200      	movs	r2, #0
 800092e:	741a      	strb	r2, [r3, #16]
			handle->peripheral->CR1 &= ~1u;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f022 0201 	bic.w	r2, r2, #1
 800093e:	601a      	str	r2, [r3, #0]
		(void) handle->peripheral->SR2;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	699b      	ldr	r3, [r3, #24]
}
 8000946:	e032      	b.n	80009ae <handle_receiving+0x156>
	} else if (handle->peripheral->SR1 & (1u << 6)) {
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000952:	2b00      	cmp	r3, #0
 8000954:	d02b      	beq.n	80009ae <handle_receiving+0x156>
		*(handle->data++) = handle->peripheral->DR;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	6918      	ldr	r0, [r3, #16]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	1c59      	adds	r1, r3, #1
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	6091      	str	r1, [r2, #8]
 8000966:	b2c2      	uxtb	r2, r0
 8000968:	701a      	strb	r2, [r3, #0]
		if (--handle->data_len == 1) {
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68db      	ldr	r3, [r3, #12]
 800096e:	1e5a      	subs	r2, r3, #1
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	68db      	ldr	r3, [r3, #12]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d118      	bne.n	80009ae <handle_receiving+0x156>
			handle->peripheral->CR1 &= ~(1u << 10);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800098a:	601a      	str	r2, [r3, #0]
			handle->peripheral->CR1 |= 1u << 9;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800099a:	601a      	str	r2, [r3, #0]
			repeated_start = 0;
 800099c:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <handle_receiving+0x160>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]
			handle->status = I2C_STATUS_IDLE;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	741a      	strb	r2, [r3, #16]
			I2C_disable_IR(handle);
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff fe67 	bl	800067c <I2C_disable_IR>
}
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20000080 	.word	0x20000080

080009bc <I2C_handle_EV>:

void I2C_handle_EV(I2C_handle_type *handle) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]

	if (handle->status == I2C_STATUS_TRANSMITTING) {
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	7c1b      	ldrb	r3, [r3, #16]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d103      	bne.n	80009d4 <I2C_handle_EV+0x18>
		handle_transmitting(handle);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff feea 	bl	80007a6 <handle_transmitting>

	} else if (handle->status == I2C_STATUS_RECEIVING) {
		handle_receiving(handle);
	}

}
 80009d2:	e006      	b.n	80009e2 <I2C_handle_EV+0x26>
	} else if (handle->status == I2C_STATUS_RECEIVING) {
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	7c1b      	ldrb	r3, [r3, #16]
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d102      	bne.n	80009e2 <I2C_handle_EV+0x26>
		handle_receiving(handle);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ff3b 	bl	8000858 <handle_receiving>
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <I2C_handle_ER>:

uint8_t I2C_handle_ER(I2C_handle_type *handle) {
 80009ea:	b480      	push	{r7}
 80009ec:	b085      	sub	sp, #20
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
	uint8_t error_code;

	if (handle->peripheral->SR1 & (1u << 8)) {
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	695b      	ldr	r3, [r3, #20]
 80009f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d002      	beq.n	8000a06 <I2C_handle_ER+0x1c>
		error_code = 8;
 8000a00:	2308      	movs	r3, #8
 8000a02:	73fb      	strb	r3, [r7, #15]
 8000a04:	e01c      	b.n	8000a40 <I2C_handle_ER+0x56>
	} else if (handle->peripheral->SR1 & (1u << 10)) {
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	695b      	ldr	r3, [r3, #20]
 8000a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d002      	beq.n	8000a1a <I2C_handle_ER+0x30>
		error_code = 10;
 8000a14:	230a      	movs	r3, #10
 8000a16:	73fb      	strb	r3, [r7, #15]
 8000a18:	e012      	b.n	8000a40 <I2C_handle_ER+0x56>
	} else if (handle->peripheral->SR1 & (1u << 11)) {
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	695b      	ldr	r3, [r3, #20]
 8000a20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d002      	beq.n	8000a2e <I2C_handle_ER+0x44>
		error_code = 11;
 8000a28:	230b      	movs	r3, #11
 8000a2a:	73fb      	strb	r3, [r7, #15]
 8000a2c:	e008      	b.n	8000a40 <I2C_handle_ER+0x56>
	} else if (handle->peripheral->SR1 & (1u << 14)) {
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	695b      	ldr	r3, [r3, #20]
 8000a34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <I2C_handle_ER+0x56>
		error_code = 14;
 8000a3c:	230e      	movs	r3, #14
 8000a3e:	73fb      	strb	r3, [r7, #15]
	}

	handle->peripheral->CR1 &= ~1u;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f022 0201 	bic.w	r2, r2, #1
 8000a4e:	601a      	str	r2, [r3, #0]
	handle->status = I2C_STATUS_IDLE;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2200      	movs	r2, #0
 8000a54:	741a      	strb	r2, [r3, #16]

	return error_code;
 8000a56:	7bfb      	ldrb	r3, [r7, #15]

}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3714      	adds	r7, #20
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <calculate_ISER_values>:
#include "NVIC_lib.h"
#include "stm32f4xx.h"

static void calculate_ISER_values(uint8_t IRQn, uint8_t *buf) {
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	6039      	str	r1, [r7, #0]
 8000a6e:	71fb      	strb	r3, [r7, #7]

	uint8_t ISER_num = IRQn / 32;
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	095b      	lsrs	r3, r3, #5
 8000a74:	73fb      	strb	r3, [r7, #15]
	uint8_t ISER_pos = IRQn % 32;
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	f003 031f 	and.w	r3, r3, #31
 8000a7c:	73bb      	strb	r3, [r7, #14]

	buf[0] = ISER_num;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	7bfa      	ldrb	r2, [r7, #15]
 8000a82:	701a      	strb	r2, [r3, #0]
	buf[1] = ISER_pos;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	3301      	adds	r3, #1
 8000a88:	7bba      	ldrb	r2, [r7, #14]
 8000a8a:	701a      	strb	r2, [r3, #0]

}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <enable_IR>:

void enable_IR(uint8_t IRQn) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]

	uint8_t ISER_values[2];
	calculate_ISER_values(IRQn, ISER_values);
 8000aa2:	f107 020c 	add.w	r2, r7, #12
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ffda 	bl	8000a64 <calculate_ISER_values>

	NVIC->ISER[ISER_values[0]] |= 1u << ISER_values[1];
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <enable_IR+0x3c>)
 8000ab2:	7b3a      	ldrb	r2, [r7, #12]
 8000ab4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ab8:	7b7b      	ldrb	r3, [r7, #13]
 8000aba:	4619      	mov	r1, r3
 8000abc:	2301      	movs	r3, #1
 8000abe:	408b      	lsls	r3, r1
 8000ac0:	4904      	ldr	r1, [pc, #16]	; (8000ad4 <enable_IR+0x3c>)
 8000ac2:	7b38      	ldrb	r0, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
}
 8000aca:	bf00      	nop
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	e000e100 	.word	0xe000e100

08000ad8 <disable_IR>:

void disable_IR(uint8_t IRQn) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
	uint8_t ISER_values[2];
	calculate_ISER_values(IRQn, ISER_values);
 8000ae2:	f107 020c 	add.w	r2, r7, #12
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff ffba 	bl	8000a64 <calculate_ISER_values>

	NVIC->ISER[ISER_values[0]] &= ~(1u << ISER_values[1]);
 8000af0:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <disable_IR+0x3c>)
 8000af2:	7b3a      	ldrb	r2, [r7, #12]
 8000af4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000af8:	7b7b      	ldrb	r3, [r7, #13]
 8000afa:	4619      	mov	r1, r3
 8000afc:	2301      	movs	r3, #1
 8000afe:	408b      	lsls	r3, r1
 8000b00:	43db      	mvns	r3, r3
 8000b02:	4904      	ldr	r1, [pc, #16]	; (8000b14 <disable_IR+0x3c>)
 8000b04:	7b38      	ldrb	r0, [r7, #12]
 8000b06:	4013      	ands	r3, r2
 8000b08:	f841 3020 	str.w	r3, [r1, r0, lsl #2]

}
 8000b0c:	bf00      	nop
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <bin2bcd>:

#include "RTC.h"
#include "NVIC_lib.h"
#include "EXTI_lib.h"

static uint16_t bin2bcd(uint8_t bin) {
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
	uint8_t digit;
	uint8_t shift = 0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	73fb      	strb	r3, [r7, #15]
	uint16_t bcd = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	81bb      	strh	r3, [r7, #12]

	while (bin) {
 8000b2a:	e01d      	b.n	8000b68 <bin2bcd+0x50>
		digit = bin % 10;
 8000b2c:	79fa      	ldrb	r2, [r7, #7]
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <bin2bcd+0x64>)
 8000b30:	fba3 1302 	umull	r1, r3, r3, r2
 8000b34:	08d9      	lsrs	r1, r3, #3
 8000b36:	460b      	mov	r3, r1
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	72fb      	strb	r3, [r7, #11]
		bin /= 10;
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	; (8000b7c <bin2bcd+0x64>)
 8000b46:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4a:	08db      	lsrs	r3, r3, #3
 8000b4c:	71fb      	strb	r3, [r7, #7]
		bcd |= (0xFu & digit) << (4 * shift++);
 8000b4e:	7afb      	ldrb	r3, [r7, #11]
 8000b50:	f003 020f 	and.w	r2, r3, #15
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	1c59      	adds	r1, r3, #1
 8000b58:	73f9      	strb	r1, [r7, #15]
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	89bb      	ldrh	r3, [r7, #12]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	81bb      	strh	r3, [r7, #12]
	while (bin) {
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d1de      	bne.n	8000b2c <bin2bcd+0x14>
	}

	return bcd;
 8000b6e:	89bb      	ldrh	r3, [r7, #12]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	cccccccd 	.word	0xcccccccd

08000b80 <bcd2bin>:

static uint8_t bcd2bin(uint16_t bcd) {
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	80fb      	strh	r3, [r7, #6]

	uint8_t multiplier = 1;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	73fb      	strb	r3, [r7, #15]
	uint8_t bin = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	73bb      	strb	r3, [r7, #14]

	while (bcd) {
 8000b92:	e014      	b.n	8000bbe <bcd2bin+0x3e>
		bin += (bcd & 0xFu) * multiplier;
 8000b94:	88fb      	ldrh	r3, [r7, #6]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	f003 030f 	and.w	r3, r3, #15
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	7bfa      	ldrb	r2, [r7, #15]
 8000ba0:	fb12 f303 	smulbb	r3, r2, r3
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	7bbb      	ldrb	r3, [r7, #14]
 8000ba8:	4413      	add	r3, r2
 8000baa:	73bb      	strb	r3, [r7, #14]
		bcd >>= 4;
 8000bac:	88fb      	ldrh	r3, [r7, #6]
 8000bae:	091b      	lsrs	r3, r3, #4
 8000bb0:	80fb      	strh	r3, [r7, #6]
		multiplier *= 10;
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	0092      	lsls	r2, r2, #2
 8000bb8:	4413      	add	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	73fb      	strb	r3, [r7, #15]
	while (bcd) {
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d1e7      	bne.n	8000b94 <bcd2bin+0x14>
	}

	return bin;
 8000bc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
	...

08000bd4 <unlock_write_protection>:

static void unlock_write_protection() {
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
	RTC->WPR = 0xCAu;
 8000bd8:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <unlock_write_protection+0x1c>)
 8000bda:	22ca      	movs	r2, #202	; 0xca
 8000bdc:	625a      	str	r2, [r3, #36]	; 0x24
	RTC->WPR = 0x53u;
 8000bde:	4b04      	ldr	r3, [pc, #16]	; (8000bf0 <unlock_write_protection+0x1c>)
 8000be0:	2253      	movs	r2, #83	; 0x53
 8000be2:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40002800 	.word	0x40002800

08000bf4 <enable_write_protection>:

static void enable_write_protection() {
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
	RTC->WPR |= 0xFFu;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <enable_write_protection+0x1c>)
 8000bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bfc:	4a04      	ldr	r2, [pc, #16]	; (8000c10 <enable_write_protection+0x1c>)
 8000bfe:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8000c02:	6253      	str	r3, [r2, #36]	; 0x24

}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40002800 	.word	0x40002800

08000c14 <RTC_init>:

void RTC_init(date_time_type *time) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	RCC->APB1ENR |= 1u << 28;
 8000c1c:	4b52      	ldr	r3, [pc, #328]	; (8000d68 <RTC_init+0x154>)
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c20:	4a51      	ldr	r2, [pc, #324]	; (8000d68 <RTC_init+0x154>)
 8000c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c26:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= 1u << 8;
 8000c28:	4b50      	ldr	r3, [pc, #320]	; (8000d6c <RTC_init+0x158>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a4f      	ldr	r2, [pc, #316]	; (8000d6c <RTC_init+0x158>)
 8000c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c32:	6013      	str	r3, [r2, #0]
	RCC->BDCR |= 1u << 15;
 8000c34:	4b4c      	ldr	r3, [pc, #304]	; (8000d68 <RTC_init+0x154>)
 8000c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c38:	4a4b      	ldr	r2, [pc, #300]	; (8000d68 <RTC_init+0x154>)
 8000c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c3e:	6713      	str	r3, [r2, #112]	; 0x70

	unlock_write_protection();
 8000c40:	f7ff ffc8 	bl	8000bd4 <unlock_write_protection>

	//configure LSE clock for RTC
	RCC->BDCR |= 1u;
 8000c44:	4b48      	ldr	r3, [pc, #288]	; (8000d68 <RTC_init+0x154>)
 8000c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c48:	4a47      	ldr	r2, [pc, #284]	; (8000d68 <RTC_init+0x154>)
 8000c4a:	f043 0301 	orr.w	r3, r3, #1
 8000c4e:	6713      	str	r3, [r2, #112]	; 0x70
	while (!(RCC->BDCR & 2u))
 8000c50:	bf00      	nop
 8000c52:	4b45      	ldr	r3, [pc, #276]	; (8000d68 <RTC_init+0x154>)
 8000c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d0f9      	beq.n	8000c52 <RTC_init+0x3e>
		;

	RCC->BDCR |= 1u << 8;
 8000c5e:	4b42      	ldr	r3, [pc, #264]	; (8000d68 <RTC_init+0x154>)
 8000c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c62:	4a41      	ldr	r2, [pc, #260]	; (8000d68 <RTC_init+0x154>)
 8000c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c68:	6713      	str	r3, [r2, #112]	; 0x70

	//Set INIT bit to 1 in the RTC_ISR register to enter initialization mode
	RTC->ISR |= 1u << 7;
 8000c6a:	4b41      	ldr	r3, [pc, #260]	; (8000d70 <RTC_init+0x15c>)
 8000c6c:	68db      	ldr	r3, [r3, #12]
 8000c6e:	4a40      	ldr	r2, [pc, #256]	; (8000d70 <RTC_init+0x15c>)
 8000c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c74:	60d3      	str	r3, [r2, #12]

	//Poll INITF bit of in the RTC_ISR register. The initialization phase mode is entered when
	//INITF is set to 1
	while (!(RTC->ISR & (1u << 6)))
 8000c76:	bf00      	nop
 8000c78:	4b3d      	ldr	r3, [pc, #244]	; (8000d70 <RTC_init+0x15c>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0f9      	beq.n	8000c78 <RTC_init+0x64>
		;

	//configure date and time
	uint32_t time_tmp = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
	uint32_t date_tmp = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60bb      	str	r3, [r7, #8]

	time_tmp |= 0x7Fu & bin2bcd(time->seconds);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ff41 	bl	8000b18 <bin2bcd>
 8000c96:	4603      	mov	r3, r0
 8000c98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
	time_tmp |= (0x7Fu & bin2bcd(time->minutes)) << 8;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	785b      	ldrb	r3, [r3, #1]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff ff36 	bl	8000b18 <bin2bcd>
 8000cac:	4603      	mov	r3, r0
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000cb4:	68fa      	ldr	r2, [r7, #12]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	60fb      	str	r3, [r7, #12]
	time_tmp |= (0x3Fu & bin2bcd(time->hours)) << 16;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	789b      	ldrb	r3, [r3, #2]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff ff2a 	bl	8000b18 <bin2bcd>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	041b      	lsls	r3, r3, #16
 8000cc8:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8000ccc:	68fa      	ldr	r2, [r7, #12]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	60fb      	str	r3, [r7, #12]

	if (time->time_format == format_12) {
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	79db      	ldrb	r3, [r3, #7]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d10a      	bne.n	8000cf0 <RTC_init+0xdc>
		time_tmp |= 1u << 6;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ce0:	60fb      	str	r3, [r7, #12]
		time_tmp |= time->am_pm << 22;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	7a1b      	ldrb	r3, [r3, #8]
 8000ce6:	059b      	lsls	r3, r3, #22
 8000ce8:	461a      	mov	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
	}

	date_tmp |= 0x3Fu & bin2bcd(time->date);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	78db      	ldrb	r3, [r3, #3]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ff0f 	bl	8000b18 <bin2bcd>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d00:	68ba      	ldr	r2, [r7, #8]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	60bb      	str	r3, [r7, #8]
	date_tmp |= (0x1Fu & bin2bcd(time->month)) << 8;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	795b      	ldrb	r3, [r3, #5]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff ff04 	bl	8000b18 <bin2bcd>
 8000d10:	4603      	mov	r3, r0
 8000d12:	021b      	lsls	r3, r3, #8
 8000d14:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8000d18:	68ba      	ldr	r2, [r7, #8]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	60bb      	str	r3, [r7, #8]
	date_tmp |= (0x7u & time->day) << 13;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	791b      	ldrb	r3, [r3, #4]
 8000d22:	035b      	lsls	r3, r3, #13
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
	date_tmp |= (0xFFu & bin2bcd(time->year)) << 16;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	799b      	ldrb	r3, [r3, #6]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff fef1 	bl	8000b18 <bin2bcd>
 8000d36:	4603      	mov	r3, r0
 8000d38:	041b      	lsls	r3, r3, #16
 8000d3a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000d3e:	68ba      	ldr	r2, [r7, #8]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]

	RTC->TR = time_tmp;
 8000d44:	4a0a      	ldr	r2, [pc, #40]	; (8000d70 <RTC_init+0x15c>)
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	6013      	str	r3, [r2, #0]
	RTC->DR = date_tmp;
 8000d4a:	4a09      	ldr	r2, [pc, #36]	; (8000d70 <RTC_init+0x15c>)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	6053      	str	r3, [r2, #4]

	//exit the initialization mode
	RTC->ISR &= ~(1u << 7);
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <RTC_init+0x15c>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	4a06      	ldr	r2, [pc, #24]	; (8000d70 <RTC_init+0x15c>)
 8000d56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d5a:	60d3      	str	r3, [r2, #12]

	enable_write_protection();
 8000d5c:	f7ff ff4a 	bl	8000bf4 <enable_write_protection>

}
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40007000 	.word	0x40007000
 8000d70:	40002800 	.word	0x40002800

08000d74 <get_date_time>:

date_time_type get_date_time() {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]

	date_time_type date_time;

	date_time.time_format = (RTC->CR >> 6) & 1u;
 8000d7c:	4b34      	ldr	r3, [pc, #208]	; (8000e50 <get_date_time+0xdc>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	099b      	lsrs	r3, r3, #6
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	f003 0301 	and.w	r3, r3, #1
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	74fb      	strb	r3, [r7, #19]
	date_time.am_pm = (RTC->TR >> 22) & 1u;
 8000d8c:	4b30      	ldr	r3, [pc, #192]	; (8000e50 <get_date_time+0xdc>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	0d9b      	lsrs	r3, r3, #22
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	753b      	strb	r3, [r7, #20]

	date_time.seconds = bcd2bin(RTC->TR & 0x7Fu);
 8000d9c:	4b2c      	ldr	r3, [pc, #176]	; (8000e50 <get_date_time+0xdc>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff fee9 	bl	8000b80 <bcd2bin>
 8000dae:	4603      	mov	r3, r0
 8000db0:	733b      	strb	r3, [r7, #12]
	date_time.minutes = bcd2bin((RTC->TR >> 8) & 0x7Fu);
 8000db2:	4b27      	ldr	r3, [pc, #156]	; (8000e50 <get_date_time+0xdc>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	0a1b      	lsrs	r3, r3, #8
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fedd 	bl	8000b80 <bcd2bin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	737b      	strb	r3, [r7, #13]
	date_time.hours = bcd2bin((RTC->TR >> 16) & 0x3Fu);
 8000dca:	4b21      	ldr	r3, [pc, #132]	; (8000e50 <get_date_time+0xdc>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	0c1b      	lsrs	r3, r3, #16
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fed1 	bl	8000b80 <bcd2bin>
 8000dde:	4603      	mov	r3, r0
 8000de0:	73bb      	strb	r3, [r7, #14]

	date_time.date = bcd2bin(RTC->DR & 0x3Fu);
 8000de2:	4b1b      	ldr	r3, [pc, #108]	; (8000e50 <get_date_time+0xdc>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fec6 	bl	8000b80 <bcd2bin>
 8000df4:	4603      	mov	r3, r0
 8000df6:	73fb      	strb	r3, [r7, #15]
	date_time.month = bcd2bin((RTC->DR >> 8) & 0x1Fu);
 8000df8:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <get_date_time+0xdc>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	0a1b      	lsrs	r3, r3, #8
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	f003 031f 	and.w	r3, r3, #31
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff feba 	bl	8000b80 <bcd2bin>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	747b      	strb	r3, [r7, #17]
	date_time.year = bcd2bin((RTC->DR >> 16) & 0xFFu);
 8000e10:	4b0f      	ldr	r3, [pc, #60]	; (8000e50 <get_date_time+0xdc>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	0c1b      	lsrs	r3, r3, #16
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff feaf 	bl	8000b80 <bcd2bin>
 8000e22:	4603      	mov	r3, r0
 8000e24:	74bb      	strb	r3, [r7, #18]

	date_time.day = ((RTC->DR >> 13) & 0x7u);
 8000e26:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <get_date_time+0xdc>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	0b5b      	lsrs	r3, r3, #13
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	743b      	strb	r3, [r7, #16]

	return date_time;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f107 030c 	add.w	r3, r7, #12
 8000e3e:	cb03      	ldmia	r3!, {r0, r1}
 8000e40:	6010      	str	r0, [r2, #0]
 8000e42:	6051      	str	r1, [r2, #4]
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	7213      	strb	r3, [r2, #8]
}
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40002800 	.word	0x40002800

08000e54 <set_alarm>:

void set_alarm(date_time_type *time, alarm_mask_type *alarm_mask,
		alarm_type alarm) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	71fb      	strb	r3, [r7, #7]

	enable_IR(RTC_Alarm_IRQn);
 8000e62:	2029      	movs	r0, #41	; 0x29
 8000e64:	f7ff fe18 	bl	8000a98 <enable_IR>
	enable_EXTI(17, EXTI_RE);
 8000e68:	2100      	movs	r1, #0
 8000e6a:	2011      	movs	r0, #17
 8000e6c:	f7ff fa56 	bl	800031c <enable_EXTI>

	uint32_t RTC_base = 0x40002800u;
 8000e70:	4b58      	ldr	r3, [pc, #352]	; (8000fd4 <set_alarm+0x180>)
 8000e72:	61fb      	str	r3, [r7, #28]

	volatile uint32_t *alarm_reg = (uint32_t*) (
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d002      	beq.n	8000e80 <set_alarm+0x2c>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3320      	adds	r3, #32
 8000e7e:	e001      	b.n	8000e84 <set_alarm+0x30>
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	331c      	adds	r3, #28
 8000e84:	61bb      	str	r3, [r7, #24]
			alarm ? RTC_base + 0x20 : RTC_base + 0x1C);

	unlock_write_protection();
 8000e86:	f7ff fea5 	bl	8000bd4 <unlock_write_protection>
	uint8_t enable_alarm = alarm ? 9 : 8;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <set_alarm+0x40>
 8000e90:	2309      	movs	r3, #9
 8000e92:	e000      	b.n	8000e96 <set_alarm+0x42>
 8000e94:	2308      	movs	r3, #8
 8000e96:	75fb      	strb	r3, [r7, #23]
	RTC->CR &= ~(1u << enable_alarm);
 8000e98:	4b4e      	ldr	r3, [pc, #312]	; (8000fd4 <set_alarm+0x180>)
 8000e9a:	689a      	ldr	r2, [r3, #8]
 8000e9c:	7dfb      	ldrb	r3, [r7, #23]
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	494b      	ldr	r1, [pc, #300]	; (8000fd4 <set_alarm+0x180>)
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	608b      	str	r3, [r1, #8]

	uint8_t ready_flag = alarm ? 1 : 0;
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	bf14      	ite	ne
 8000eb2:	2301      	movne	r3, #1
 8000eb4:	2300      	moveq	r3, #0
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	75bb      	strb	r3, [r7, #22]
	while (!((RTC->ISR >> ready_flag) & 1u))
 8000eba:	bf00      	nop
 8000ebc:	4b45      	ldr	r3, [pc, #276]	; (8000fd4 <set_alarm+0x180>)
 8000ebe:	68da      	ldr	r2, [r3, #12]
 8000ec0:	7dbb      	ldrb	r3, [r7, #22]
 8000ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0f6      	beq.n	8000ebc <set_alarm+0x68>
		;

	*alarm_reg = 0;
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]

	*alarm_reg |= (bin2bcd(time->seconds) | (~(alarm_mask->seconds) << 7))
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fe1d 	bl	8000b18 <bin2bcd>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	01db      	lsls	r3, r3, #7
 8000eea:	4313      	orrs	r3, r2
			& 0xFF;
 8000eec:	b2da      	uxtb	r2, r3
	*alarm_reg |= (bin2bcd(time->seconds) | (~(alarm_mask->seconds) << 7))
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	601a      	str	r2, [r3, #0]

	*alarm_reg |= ((bin2bcd(time->minutes) | (~(alarm_mask->minutes) << 7))
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	785b      	ldrb	r3, [r3, #1]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fe0b 	bl	8000b18 <bin2bcd>
 8000f02:	4603      	mov	r3, r0
 8000f04:	461a      	mov	r2, r3
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	785b      	ldrb	r3, [r3, #1]
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	01db      	lsls	r3, r3, #7
 8000f0e:	4313      	orrs	r3, r2
			& 0xFF) << 8;
 8000f10:	021b      	lsls	r3, r3, #8
 8000f12:	f403 427f 	and.w	r2, r3, #65280	; 0xff00
	*alarm_reg |= ((bin2bcd(time->minutes) | (~(alarm_mask->minutes) << 7))
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	431a      	orrs	r2, r3
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	601a      	str	r2, [r3, #0]

	*alarm_reg |= ((bin2bcd(time->hours) | (~(alarm_mask->hours) << 7)
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	789b      	ldrb	r3, [r3, #2]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fdf7 	bl	8000b18 <bin2bcd>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	789b      	ldrb	r3, [r3, #2]
 8000f32:	43db      	mvns	r3, r3
 8000f34:	01db      	lsls	r3, r3, #7
 8000f36:	431a      	orrs	r2, r3
			| (time->am_pm << 6)) & 0xFF) << 16;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	7a1b      	ldrb	r3, [r3, #8]
 8000f3c:	019b      	lsls	r3, r3, #6
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	041b      	lsls	r3, r3, #16
 8000f42:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
	*alarm_reg |= ((bin2bcd(time->hours) | (~(alarm_mask->hours) << 7)
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	601a      	str	r2, [r3, #0]

	uint8_t selection = alarm_mask->weekday ? 1 : 0;
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	791b      	ldrb	r3, [r3, #4]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	bf14      	ite	ne
 8000f58:	2301      	movne	r3, #1
 8000f5a:	2300      	moveq	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	757b      	strb	r3, [r7, #21]
	uint8_t mask = ~(alarm_mask->weekday) | ~(alarm_mask->date);
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	791a      	ldrb	r2, [r3, #4]
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	78db      	ldrb	r3, [r3, #3]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	753b      	strb	r3, [r7, #20]
	*alarm_reg |= ((bin2bcd(time->hours) | (mask << 7) | (selection << 6))
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	789b      	ldrb	r3, [r3, #2]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fdcf 	bl	8000b18 <bin2bcd>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	7d3b      	ldrb	r3, [r7, #20]
 8000f80:	01db      	lsls	r3, r3, #7
 8000f82:	431a      	orrs	r2, r3
 8000f84:	7d7b      	ldrb	r3, [r7, #21]
 8000f86:	019b      	lsls	r3, r3, #6
 8000f88:	4313      	orrs	r3, r2
			& 0xFF) << 24;
 8000f8a:	061a      	lsls	r2, r3, #24
	*alarm_reg |= ((bin2bcd(time->hours) | (mask << 7) | (selection << 6))
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	431a      	orrs	r2, r3
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	601a      	str	r2, [r3, #0]

	RTC->CR |= 1u << enable_alarm;
 8000f96:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <set_alarm+0x180>)
 8000f98:	689a      	ldr	r2, [r3, #8]
 8000f9a:	7dfb      	ldrb	r3, [r7, #23]
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa2:	490c      	ldr	r1, [pc, #48]	; (8000fd4 <set_alarm+0x180>)
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	608b      	str	r3, [r1, #8]

	uint8_t enable_alarm_interrupt = alarm ? 13 : 12;
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <set_alarm+0x15e>
 8000fae:	230d      	movs	r3, #13
 8000fb0:	e000      	b.n	8000fb4 <set_alarm+0x160>
 8000fb2:	230c      	movs	r3, #12
 8000fb4:	74fb      	strb	r3, [r7, #19]
	RTC->CR |= 1u << enable_alarm_interrupt;
 8000fb6:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <set_alarm+0x180>)
 8000fb8:	689a      	ldr	r2, [r3, #8]
 8000fba:	7cfb      	ldrb	r3, [r7, #19]
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc2:	4904      	ldr	r1, [pc, #16]	; (8000fd4 <set_alarm+0x180>)
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	608b      	str	r3, [r1, #8]

	enable_write_protection();
 8000fc8:	f7ff fe14 	bl	8000bf4 <enable_write_protection>

}
 8000fcc:	bf00      	nop
 8000fce:	3720      	adds	r7, #32
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40002800 	.word	0x40002800

08000fd8 <enable_uart_clock>:
 *      Author: toni
 */
#include "UART_lib.h"
#include "clocks_lib.h"

static void enable_uart_clock(USART_TypeDef* uart) {
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

	if (uart == USART2) {
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a12      	ldr	r2, [pc, #72]	; (800102c <enable_uart_clock+0x54>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d106      	bne.n	8000ff6 <enable_uart_clock+0x1e>
		RCC->APB1ENR |= 1u << 17;
 8000fe8:	4b11      	ldr	r3, [pc, #68]	; (8001030 <enable_uart_clock+0x58>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fec:	4a10      	ldr	r2, [pc, #64]	; (8001030 <enable_uart_clock+0x58>)
 8000fee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff2:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB2ENR |= 1u << 4;
	} else if (uart == USART6) {
		RCC->APB2ENR |= 1u << 5;
	}

}
 8000ff4:	e014      	b.n	8001020 <enable_uart_clock+0x48>
	} else if (uart == USART1) {
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a0e      	ldr	r2, [pc, #56]	; (8001034 <enable_uart_clock+0x5c>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d106      	bne.n	800100c <enable_uart_clock+0x34>
		RCC->APB2ENR |= 1u << 4;
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <enable_uart_clock+0x58>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001002:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <enable_uart_clock+0x58>)
 8001004:	f043 0310 	orr.w	r3, r3, #16
 8001008:	6453      	str	r3, [r2, #68]	; 0x44
}
 800100a:	e009      	b.n	8001020 <enable_uart_clock+0x48>
	} else if (uart == USART6) {
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <enable_uart_clock+0x60>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d105      	bne.n	8001020 <enable_uart_clock+0x48>
		RCC->APB2ENR |= 1u << 5;
 8001014:	4b06      	ldr	r3, [pc, #24]	; (8001030 <enable_uart_clock+0x58>)
 8001016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001018:	4a05      	ldr	r2, [pc, #20]	; (8001030 <enable_uart_clock+0x58>)
 800101a:	f043 0320 	orr.w	r3, r3, #32
 800101e:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40004400 	.word	0x40004400
 8001030:	40023800 	.word	0x40023800
 8001034:	40011000 	.word	0x40011000
 8001038:	40011400 	.word	0x40011400

0800103c <set_BRR>:

static void set_BRR(uint32_t baudrate, USART_TypeDef* uart) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
	uint32_t clk_speed;
	if (uart == USART2) {
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	4a09      	ldr	r2, [pc, #36]	; (8001070 <set_BRR+0x34>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d103      	bne.n	8001056 <set_BRR+0x1a>
		clk_speed = get_APB1_clock();
 800104e:	f000 fa05 	bl	800145c <get_APB1_clock>
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	e002      	b.n	800105c <set_BRR+0x20>
	} else {
		clk_speed = get_APB2_clock();
 8001056:	f000 fa0d 	bl	8001474 <get_APB2_clock>
 800105a:	60f8      	str	r0, [r7, #12]
	}

	uart->BRR = clk_speed / baudrate;
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	fbb2 f2f3 	udiv	r2, r2, r3
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	609a      	str	r2, [r3, #8]
}
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40004400 	.word	0x40004400

08001074 <uart_init>:


void uart_init(USART_TypeDef* uart, uint8_t word_length, uint8_t stop_bits, uint32_t baudrate) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	460b      	mov	r3, r1
 8001080:	72fb      	strb	r3, [r7, #11]
 8001082:	4613      	mov	r3, r2
 8001084:	72bb      	strb	r3, [r7, #10]
	enable_uart_clock(uart);
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f7ff ffa6 	bl	8000fd8 <enable_uart_clock>

	uart_pins_init();
 800108c:	f000 fc2e 	bl	80018ec <uart_pins_init>

	//Enable the USART
	uart->CR1 |= 1u << 13;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	60da      	str	r2, [r3, #12]

	//Program the M bit in USART_CR1 to define the word length
	uart->CR1 |= word_length << 12;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	7afa      	ldrb	r2, [r7, #11]
 80010a2:	0312      	lsls	r2, r2, #12
 80010a4:	431a      	orrs	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	60da      	str	r2, [r3, #12]

	//Program the number of stop bits in USART_CR2.
	uart->CR2 |= stop_bits << 12;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	691b      	ldr	r3, [r3, #16]
 80010ae:	7aba      	ldrb	r2, [r7, #10]
 80010b0:	0312      	lsls	r2, r2, #12
 80010b2:	431a      	orrs	r2, r3
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	611a      	str	r2, [r3, #16]

	//Select the desired baud rate using the baud rate register USART_BRR
	set_BRR(baudrate, uart);
 80010b8:	68f9      	ldr	r1, [r7, #12]
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ffbe 	bl	800103c <set_BRR>

	//Set the RE bit USART_CR1. This enables the receiver which begins searching for a start bit.
	uart->CR1 |= 1u << 2;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	f043 0204 	orr.w	r2, r3, #4
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	60da      	str	r2, [r3, #12]

}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <uart_transmit_data>:

void uart_transmit_data(USART_TypeDef* uart, uint8_t* data_buffer, uint32_t len) {
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]

	//Set the TE bit in USART_CR1 to send an idle frame as first transmission.
	uart->CR1 |= 1u << 3;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f043 0208 	orr.w	r2, r3, #8
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	60da      	str	r2, [r3, #12]

	//Write the data to send in the USART_DR register (this clears the TXE bit). Repeat this
	//for each data to be transmitted in case of single buffer.
	for (int i = 0; i < len; i++) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	e010      	b.n	8001114 <uart_transmit_data+0x40>
		uart->DR = data_buffer[i];
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	68ba      	ldr	r2, [r7, #8]
 80010f6:	4413      	add	r3, r2
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	605a      	str	r2, [r3, #4]

		while (!(uart->SR & (1u << 7)));
 8001100:	bf00      	nop
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0f9      	beq.n	8001102 <uart_transmit_data+0x2e>
	for (int i = 0; i < len; i++) {
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	3301      	adds	r3, #1
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	429a      	cmp	r2, r3
 800111a:	d8ea      	bhi.n	80010f2 <uart_transmit_data+0x1e>
	//After writing the last data into the USART_DR register, wait until TC=1. This indicates
	//that the transmission of the last frame is complete. This is required for instance when
	//the USART is disabled or enters the Halt mode to avoid corrupting the last
	//transmission.

	while(!(uart->SR & (1u << 6)));
 800111c:	bf00      	nop
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001126:	2b00      	cmp	r3, #0
 8001128:	d0f9      	beq.n	800111e <uart_transmit_data+0x4a>

	//disable transmission and clear TC bit
	uint32_t temp = uart->SR;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	613b      	str	r3, [r7, #16]
	uart->DR = 0;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2200      	movs	r2, #0
 8001134:	605a      	str	r2, [r3, #4]
	(void) temp;
	uart->CR1 &= ~(1u << 3);
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	f023 0208 	bic.w	r2, r3, #8
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	60da      	str	r2, [r3, #12]


}
 8001142:	bf00      	nop
 8001144:	371c      	adds	r7, #28
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <get_AHB_prescaler>:

static void select_clk_source(uint8_t clk_source) {
	RCC->CFGR |= clk_source;
}

static uint16_t get_AHB_prescaler() {
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
	uint8_t bits = (15u << 4) & RCC->CFGR;
 8001156:	4b23      	ldr	r3, [pc, #140]	; (80011e4 <get_AHB_prescaler+0x94>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	f023 030f 	bic.w	r3, r3, #15
 8001160:	717b      	strb	r3, [r7, #5]
	uint16_t AHB_prescaler;

	if (!(bits & 8u)) {
 8001162:	797b      	ldrb	r3, [r7, #5]
 8001164:	f003 0308 	and.w	r3, r3, #8
 8001168:	2b00      	cmp	r3, #0
 800116a:	d101      	bne.n	8001170 <get_AHB_prescaler+0x20>
		return 1;
 800116c:	2301      	movs	r3, #1
 800116e:	e032      	b.n	80011d6 <get_AHB_prescaler+0x86>
	}

	switch (bits) {
 8001170:	797b      	ldrb	r3, [r7, #5]
 8001172:	3b08      	subs	r3, #8
 8001174:	2b07      	cmp	r3, #7
 8001176:	d82d      	bhi.n	80011d4 <get_AHB_prescaler+0x84>
 8001178:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <get_AHB_prescaler+0x30>)
 800117a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117e:	bf00      	nop
 8001180:	080011a1 	.word	0x080011a1
 8001184:	080011a7 	.word	0x080011a7
 8001188:	080011ad 	.word	0x080011ad
 800118c:	080011b3 	.word	0x080011b3
 8001190:	080011b9 	.word	0x080011b9
 8001194:	080011bf 	.word	0x080011bf
 8001198:	080011c5 	.word	0x080011c5
 800119c:	080011cd 	.word	0x080011cd
	case AHB_PRESCALER_2:
		AHB_prescaler = 2;
 80011a0:	2302      	movs	r3, #2
 80011a2:	80fb      	strh	r3, [r7, #6]
		break;
 80011a4:	e016      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_4:
		AHB_prescaler = 4;
 80011a6:	2304      	movs	r3, #4
 80011a8:	80fb      	strh	r3, [r7, #6]
		break;
 80011aa:	e013      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_8:
		AHB_prescaler = 8;
 80011ac:	2308      	movs	r3, #8
 80011ae:	80fb      	strh	r3, [r7, #6]
		break;
 80011b0:	e010      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_16:
		AHB_prescaler = 16;
 80011b2:	2310      	movs	r3, #16
 80011b4:	80fb      	strh	r3, [r7, #6]
		break;
 80011b6:	e00d      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_64:
		AHB_prescaler = 64;
 80011b8:	2340      	movs	r3, #64	; 0x40
 80011ba:	80fb      	strh	r3, [r7, #6]
		break;
 80011bc:	e00a      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_128:
		AHB_prescaler = 128;
 80011be:	2380      	movs	r3, #128	; 0x80
 80011c0:	80fb      	strh	r3, [r7, #6]
		break;
 80011c2:	e007      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_256:
		AHB_prescaler = 256;
 80011c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011c8:	80fb      	strh	r3, [r7, #6]
		break;
 80011ca:	e003      	b.n	80011d4 <get_AHB_prescaler+0x84>
	case AHB_PRESCALER_512:
		AHB_prescaler = 512;
 80011cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011d0:	80fb      	strh	r3, [r7, #6]
		break;
 80011d2:	bf00      	nop
	}

	return AHB_prescaler;
 80011d4:	88fb      	ldrh	r3, [r7, #6]
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40023800 	.word	0x40023800

080011e8 <get_PLLM>:



static uint8_t get_PLLM() {
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0

	return RCC->PLLCFGR & 63u;
 80011ec:	4b05      	ldr	r3, [pc, #20]	; (8001204 <get_PLLM+0x1c>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011f6:	b2db      	uxtb	r3, r3
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800

08001208 <get_PLLN>:

static uint16_t get_PLLN() {
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

	return (RCC->PLLCFGR & (511u << 6)) >> 6;
 800120c:	4b05      	ldr	r3, [pc, #20]	; (8001224 <get_PLLN+0x1c>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	099b      	lsrs	r3, r3, #6
 8001212:	b29b      	uxth	r3, r3
 8001214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001218:	b29b      	uxth	r3, r3
}
 800121a:	4618      	mov	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	40023800 	.word	0x40023800

08001228 <get_PLLP>:

static uint8_t get_PLLP() {
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
	uint8_t PLLP;

	switch ((RCC->PLLCFGR & (3u << 16)) >> 16) {
 800122e:	4b13      	ldr	r3, [pc, #76]	; (800127c <get_PLLP+0x54>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	0c1b      	lsrs	r3, r3, #16
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	2b03      	cmp	r3, #3
 800123a:	d817      	bhi.n	800126c <get_PLLP+0x44>
 800123c:	a201      	add	r2, pc, #4	; (adr r2, 8001244 <get_PLLP+0x1c>)
 800123e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001242:	bf00      	nop
 8001244:	08001255 	.word	0x08001255
 8001248:	0800125b 	.word	0x0800125b
 800124c:	08001261 	.word	0x08001261
 8001250:	08001267 	.word	0x08001267
	case PLLP_2:
		PLLP = 2;
 8001254:	2302      	movs	r3, #2
 8001256:	71fb      	strb	r3, [r7, #7]
		break;
 8001258:	e008      	b.n	800126c <get_PLLP+0x44>
	case PLLP_4:
		PLLP = 4;
 800125a:	2304      	movs	r3, #4
 800125c:	71fb      	strb	r3, [r7, #7]
		break;
 800125e:	e005      	b.n	800126c <get_PLLP+0x44>
	case PLLP_6:
		PLLP = 6;
 8001260:	2306      	movs	r3, #6
 8001262:	71fb      	strb	r3, [r7, #7]
		break;
 8001264:	e002      	b.n	800126c <get_PLLP+0x44>
	case PLLP_8:
		PLLP = 8;
 8001266:	2308      	movs	r3, #8
 8001268:	71fb      	strb	r3, [r7, #7]
		break;
 800126a:	bf00      	nop
	}

	return PLLP;
 800126c:	79fb      	ldrb	r3, [r7, #7]
}
 800126e:	4618      	mov	r0, r3
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800

08001280 <get_clk_value>:

static uint32_t get_clk_value(uint8_t clk_source) {
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
	uint32_t clk_value;
	if (clk_source == HSI) {
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <get_clk_value+0x16>
		clk_value = 16000000;
 8001290:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <get_clk_value+0x30>)
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	e004      	b.n	80012a0 <get_clk_value+0x20>
	} else if (clk_source == HSE) {
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d101      	bne.n	80012a0 <get_clk_value+0x20>
		clk_value = 8000000;
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <get_clk_value+0x34>)
 800129e:	60fb      	str	r3, [r7, #12]
	}

	return clk_value;
 80012a0:	68fb      	ldr	r3, [r7, #12]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	00f42400 	.word	0x00f42400
 80012b4:	007a1200 	.word	0x007a1200

080012b8 <calculate_PLL_clk>:

static uint32_t calculate_PLL_clk(uint32_t clk_value, uint8_t PLLM,
		uint16_t PLLN, uint8_t PLLP) {
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	4608      	mov	r0, r1
 80012c2:	4611      	mov	r1, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	4603      	mov	r3, r0
 80012c8:	70fb      	strb	r3, [r7, #3]
 80012ca:	460b      	mov	r3, r1
 80012cc:	803b      	strh	r3, [r7, #0]
 80012ce:	4613      	mov	r3, r2
 80012d0:	70bb      	strb	r3, [r7, #2]

	return clk_value / PLLM * PLLN / PLLP;
 80012d2:	78fb      	ldrb	r3, [r7, #3]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012da:	883a      	ldrh	r2, [r7, #0]
 80012dc:	fb02 f203 	mul.w	r2, r2, r3
 80012e0:	78bb      	ldrb	r3, [r7, #2]
 80012e2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
	...

080012f4 <get_APB1_prescaler>:
	RCC->CFGR |= AHB_prescaler << 4;
	RCC->CFGR |= APB1_prescaler << 10;
	RCC->CFGR |= APB2_prescaler << 13;
}

uint8_t get_APB1_prescaler() {
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
	uint8_t bits = ((7u << 10) & RCC->CFGR) >> 10;
 80012fa:	4b18      	ldr	r3, [pc, #96]	; (800135c <get_APB1_prescaler+0x68>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	0a9b      	lsrs	r3, r3, #10
 8001300:	b2db      	uxtb	r3, r3
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	71bb      	strb	r3, [r7, #6]
	uint8_t APB1_prescaler;

	if (!(bits & 4u)) {
 8001308:	79bb      	ldrb	r3, [r7, #6]
 800130a:	f003 0304 	and.w	r3, r3, #4
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <get_APB1_prescaler+0x22>
		return 1;
 8001312:	2301      	movs	r3, #1
 8001314:	e01b      	b.n	800134e <get_APB1_prescaler+0x5a>
	}

	switch (bits) {
 8001316:	79bb      	ldrb	r3, [r7, #6]
 8001318:	3b04      	subs	r3, #4
 800131a:	2b03      	cmp	r3, #3
 800131c:	d816      	bhi.n	800134c <get_APB1_prescaler+0x58>
 800131e:	a201      	add	r2, pc, #4	; (adr r2, 8001324 <get_APB1_prescaler+0x30>)
 8001320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001324:	08001335 	.word	0x08001335
 8001328:	0800133b 	.word	0x0800133b
 800132c:	08001341 	.word	0x08001341
 8001330:	08001347 	.word	0x08001347
	case APBx_PRESCALER_2:
		APB1_prescaler = 2;
 8001334:	2302      	movs	r3, #2
 8001336:	71fb      	strb	r3, [r7, #7]
		break;
 8001338:	e008      	b.n	800134c <get_APB1_prescaler+0x58>
	case APBx_PRESCALER_4:
		APB1_prescaler = 4;
 800133a:	2304      	movs	r3, #4
 800133c:	71fb      	strb	r3, [r7, #7]
		break;
 800133e:	e005      	b.n	800134c <get_APB1_prescaler+0x58>
	case APBx_PRESCALER_8:
		APB1_prescaler = 8;
 8001340:	2308      	movs	r3, #8
 8001342:	71fb      	strb	r3, [r7, #7]
		break;
 8001344:	e002      	b.n	800134c <get_APB1_prescaler+0x58>
	case APBx_PRESCALER_16:
		APB1_prescaler = 16;
 8001346:	2310      	movs	r3, #16
 8001348:	71fb      	strb	r3, [r7, #7]
		break;
 800134a:	bf00      	nop
	}

	return APB1_prescaler;
 800134c:	79fb      	ldrb	r3, [r7, #7]
}
 800134e:	4618      	mov	r0, r3
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40023800 	.word	0x40023800

08001360 <get_APB2_prescaler>:

uint8_t get_APB2_prescaler() {
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
	uint8_t bits = (7u << 13) & RCC->CFGR;
 8001366:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <get_APB2_prescaler+0x64>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	2300      	movs	r3, #0
 800136c:	717b      	strb	r3, [r7, #5]
	uint16_t APB2_prescaler;

	if (!(bits & 4u)) {
 800136e:	797b      	ldrb	r3, [r7, #5]
 8001370:	f003 0304 	and.w	r3, r3, #4
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <get_APB2_prescaler+0x1c>
		return 1;
 8001378:	2301      	movs	r3, #1
 800137a:	e01d      	b.n	80013b8 <get_APB2_prescaler+0x58>
	}

	switch (bits) {
 800137c:	797b      	ldrb	r3, [r7, #5]
 800137e:	3b04      	subs	r3, #4
 8001380:	2b03      	cmp	r3, #3
 8001382:	d817      	bhi.n	80013b4 <get_APB2_prescaler+0x54>
 8001384:	a201      	add	r2, pc, #4	; (adr r2, 800138c <get_APB2_prescaler+0x2c>)
 8001386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138a:	bf00      	nop
 800138c:	0800139d 	.word	0x0800139d
 8001390:	080013a3 	.word	0x080013a3
 8001394:	080013a9 	.word	0x080013a9
 8001398:	080013af 	.word	0x080013af
	case APBx_PRESCALER_2:
		APB2_prescaler = 2;
 800139c:	2302      	movs	r3, #2
 800139e:	80fb      	strh	r3, [r7, #6]
		break;
 80013a0:	e008      	b.n	80013b4 <get_APB2_prescaler+0x54>
	case APBx_PRESCALER_4:
		APB2_prescaler = 4;
 80013a2:	2304      	movs	r3, #4
 80013a4:	80fb      	strh	r3, [r7, #6]
		break;
 80013a6:	e005      	b.n	80013b4 <get_APB2_prescaler+0x54>
	case APBx_PRESCALER_8:
		APB2_prescaler = 8;
 80013a8:	2308      	movs	r3, #8
 80013aa:	80fb      	strh	r3, [r7, #6]
		break;
 80013ac:	e002      	b.n	80013b4 <get_APB2_prescaler+0x54>
	case APBx_PRESCALER_16:
		APB2_prescaler = 16;
 80013ae:	2310      	movs	r3, #16
 80013b0:	80fb      	strh	r3, [r7, #6]
		break;
 80013b2:	bf00      	nop
	}

	return APB2_prescaler;
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	b2db      	uxtb	r3, r3
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	40023800 	.word	0x40023800

080013c8 <get_SYSCLK>:

uint32_t get_SYSCLK() {
 80013c8:	b5b0      	push	{r4, r5, r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0

	uint8_t clk_source = 3u & RCC->CFGR;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <get_SYSCLK+0x70>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	70fb      	strb	r3, [r7, #3]
	uint32_t clk_speed;

	if (clk_source == HSI || clk_source == HSE) {
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <get_SYSCLK+0x1e>
 80013e0:	78fb      	ldrb	r3, [r7, #3]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d107      	bne.n	80013f6 <get_SYSCLK+0x2e>
		clk_speed = get_clk_value(clk_source);
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ff49 	bl	8001280 <get_clk_value>
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	bf00      	nop

		return calculate_PLL_clk(clk_speed, get_PLLM(), get_PLLN(), get_PLLP());

	}

	return clk_speed;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	e01b      	b.n	800142e <get_SYSCLK+0x66>
		if ((1u << 22) & RCC->PLLCFGR) {
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <get_SYSCLK+0x70>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d002      	beq.n	8001408 <get_SYSCLK+0x40>
			clk_speed = 8000000;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <get_SYSCLK+0x74>)
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	e001      	b.n	800140c <get_SYSCLK+0x44>
			clk_speed = 16000000;
 8001408:	4b0d      	ldr	r3, [pc, #52]	; (8001440 <get_SYSCLK+0x78>)
 800140a:	607b      	str	r3, [r7, #4]
		return calculate_PLL_clk(clk_speed, get_PLLM(), get_PLLN(), get_PLLP());
 800140c:	f7ff feec 	bl	80011e8 <get_PLLM>
 8001410:	4603      	mov	r3, r0
 8001412:	461c      	mov	r4, r3
 8001414:	f7ff fef8 	bl	8001208 <get_PLLN>
 8001418:	4603      	mov	r3, r0
 800141a:	461d      	mov	r5, r3
 800141c:	f7ff ff04 	bl	8001228 <get_PLLP>
 8001420:	4603      	mov	r3, r0
 8001422:	462a      	mov	r2, r5
 8001424:	4621      	mov	r1, r4
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff ff46 	bl	80012b8 <calculate_PLL_clk>
 800142c:	4603      	mov	r3, r0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bdb0      	pop	{r4, r5, r7, pc}
 8001436:	bf00      	nop
 8001438:	40023800 	.word	0x40023800
 800143c:	007a1200 	.word	0x007a1200
 8001440:	00f42400 	.word	0x00f42400

08001444 <get_AHB_clock>:

uint32_t get_AHB_clock() {
 8001444:	b598      	push	{r3, r4, r7, lr}
 8001446:	af00      	add	r7, sp, #0

	return get_SYSCLK() / get_AHB_prescaler();
 8001448:	f7ff ffbe 	bl	80013c8 <get_SYSCLK>
 800144c:	4604      	mov	r4, r0
 800144e:	f7ff fe7f 	bl	8001150 <get_AHB_prescaler>
 8001452:	4603      	mov	r3, r0
 8001454:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8001458:	4618      	mov	r0, r3
 800145a:	bd98      	pop	{r3, r4, r7, pc}

0800145c <get_APB1_clock>:

uint32_t get_APB1_clock() {
 800145c:	b598      	push	{r3, r4, r7, lr}
 800145e:	af00      	add	r7, sp, #0

	return get_AHB_clock() / get_APB1_prescaler();
 8001460:	f7ff fff0 	bl	8001444 <get_AHB_clock>
 8001464:	4604      	mov	r4, r0
 8001466:	f7ff ff45 	bl	80012f4 <get_APB1_prescaler>
 800146a:	4603      	mov	r3, r0
 800146c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8001470:	4618      	mov	r0, r3
 8001472:	bd98      	pop	{r3, r4, r7, pc}

08001474 <get_APB2_clock>:

uint32_t get_APB2_clock() {
 8001474:	b598      	push	{r3, r4, r7, lr}
 8001476:	af00      	add	r7, sp, #0

	return get_AHB_clock() / get_APB2_prescaler();
 8001478:	f7ff ffe4 	bl	8001444 <get_AHB_clock>
 800147c:	4604      	mov	r4, r0
 800147e:	f7ff ff6f 	bl	8001360 <get_APB2_prescaler>
 8001482:	4603      	mov	r3, r0
 8001484:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8001488:	4618      	mov	r0, r3
 800148a:	bd98      	pop	{r3, r4, r7, pc}

0800148c <enable_timer_clock>:
 *      Author: toni
 */
#include "delay_timer_lib.h"
#include "clocks_lib.h"

static void enable_timer_clock(TIM_TypeDef *timer) {
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	if (timer == TIM1) {
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4a2e      	ldr	r2, [pc, #184]	; (8001550 <enable_timer_clock+0xc4>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d106      	bne.n	80014aa <enable_timer_clock+0x1e>
		RCC->APB2ENR |= 1u;
 800149c:	4b2d      	ldr	r3, [pc, #180]	; (8001554 <enable_timer_clock+0xc8>)
 800149e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a0:	4a2c      	ldr	r2, [pc, #176]	; (8001554 <enable_timer_clock+0xc8>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6453      	str	r3, [r2, #68]	; 0x44
	} else if (timer == TIM10) {
		RCC->APB2ENR |= 1u << 17;
	} else if (timer == TIM11) {
		RCC->APB2ENR |= 1u << 18;
	}
}
 80014a8:	e04b      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM2) {
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014b0:	d106      	bne.n	80014c0 <enable_timer_clock+0x34>
		RCC->APB1ENR |= 1u;
 80014b2:	4b28      	ldr	r3, [pc, #160]	; (8001554 <enable_timer_clock+0xc8>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b6:	4a27      	ldr	r2, [pc, #156]	; (8001554 <enable_timer_clock+0xc8>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6413      	str	r3, [r2, #64]	; 0x40
}
 80014be:	e040      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM3) {
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a25      	ldr	r2, [pc, #148]	; (8001558 <enable_timer_clock+0xcc>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d106      	bne.n	80014d6 <enable_timer_clock+0x4a>
		RCC->APB1ENR |= 2u;
 80014c8:	4b22      	ldr	r3, [pc, #136]	; (8001554 <enable_timer_clock+0xc8>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	4a21      	ldr	r2, [pc, #132]	; (8001554 <enable_timer_clock+0xc8>)
 80014ce:	f043 0302 	orr.w	r3, r3, #2
 80014d2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80014d4:	e035      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM4) {
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a20      	ldr	r2, [pc, #128]	; (800155c <enable_timer_clock+0xd0>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d106      	bne.n	80014ec <enable_timer_clock+0x60>
		RCC->APB1ENR |= 4u;
 80014de:	4b1d      	ldr	r3, [pc, #116]	; (8001554 <enable_timer_clock+0xc8>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	4a1c      	ldr	r2, [pc, #112]	; (8001554 <enable_timer_clock+0xc8>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80014ea:	e02a      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM5) {
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a1c      	ldr	r2, [pc, #112]	; (8001560 <enable_timer_clock+0xd4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d106      	bne.n	8001502 <enable_timer_clock+0x76>
		RCC->APB1ENR |= 8u;
 80014f4:	4b17      	ldr	r3, [pc, #92]	; (8001554 <enable_timer_clock+0xc8>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f8:	4a16      	ldr	r2, [pc, #88]	; (8001554 <enable_timer_clock+0xc8>)
 80014fa:	f043 0308 	orr.w	r3, r3, #8
 80014fe:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001500:	e01f      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM9) {
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a17      	ldr	r2, [pc, #92]	; (8001564 <enable_timer_clock+0xd8>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d106      	bne.n	8001518 <enable_timer_clock+0x8c>
		RCC->APB2ENR |= 1u << 16;
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <enable_timer_clock+0xc8>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	4a11      	ldr	r2, [pc, #68]	; (8001554 <enable_timer_clock+0xc8>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001514:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001516:	e014      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM10) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a13      	ldr	r2, [pc, #76]	; (8001568 <enable_timer_clock+0xdc>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d106      	bne.n	800152e <enable_timer_clock+0xa2>
		RCC->APB2ENR |= 1u << 17;
 8001520:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <enable_timer_clock+0xc8>)
 8001522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001524:	4a0b      	ldr	r2, [pc, #44]	; (8001554 <enable_timer_clock+0xc8>)
 8001526:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800152a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800152c:	e009      	b.n	8001542 <enable_timer_clock+0xb6>
	} else if (timer == TIM11) {
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a0e      	ldr	r2, [pc, #56]	; (800156c <enable_timer_clock+0xe0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d105      	bne.n	8001542 <enable_timer_clock+0xb6>
		RCC->APB2ENR |= 1u << 18;
 8001536:	4b07      	ldr	r3, [pc, #28]	; (8001554 <enable_timer_clock+0xc8>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	4a06      	ldr	r2, [pc, #24]	; (8001554 <enable_timer_clock+0xc8>)
 800153c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001540:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40010000 	.word	0x40010000
 8001554:	40023800 	.word	0x40023800
 8001558:	40000400 	.word	0x40000400
 800155c:	40000800 	.word	0x40000800
 8001560:	40000c00 	.word	0x40000c00
 8001564:	40014000 	.word	0x40014000
 8001568:	40014400 	.word	0x40014400
 800156c:	40014800 	.word	0x40014800

08001570 <get_timer_base_clock>:

static uint32_t get_timer_base_clock(TIM_TypeDef *timer) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
	uint32_t clk_speed;
	uint8_t prescaler;

	if (timer == TIM2 || timer == TIM3 || timer == TIM4 || timer == TIM5) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800157e:	d00b      	beq.n	8001598 <get_timer_base_clock+0x28>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4a12      	ldr	r2, [pc, #72]	; (80015cc <get_timer_base_clock+0x5c>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d007      	beq.n	8001598 <get_timer_base_clock+0x28>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a11      	ldr	r2, [pc, #68]	; (80015d0 <get_timer_base_clock+0x60>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d003      	beq.n	8001598 <get_timer_base_clock+0x28>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a10      	ldr	r2, [pc, #64]	; (80015d4 <get_timer_base_clock+0x64>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d107      	bne.n	80015a8 <get_timer_base_clock+0x38>
		clk_speed = get_APB1_clock();
 8001598:	f7ff ff60 	bl	800145c <get_APB1_clock>
 800159c:	60f8      	str	r0, [r7, #12]
		prescaler = get_APB1_prescaler();
 800159e:	f7ff fea9 	bl	80012f4 <get_APB1_prescaler>
 80015a2:	4603      	mov	r3, r0
 80015a4:	72fb      	strb	r3, [r7, #11]
 80015a6:	e006      	b.n	80015b6 <get_timer_base_clock+0x46>
	} else {
		clk_speed = get_APB2_clock();
 80015a8:	f7ff ff64 	bl	8001474 <get_APB2_clock>
 80015ac:	60f8      	str	r0, [r7, #12]
		prescaler = get_APB2_prescaler();
 80015ae:	f7ff fed7 	bl	8001360 <get_APB2_prescaler>
 80015b2:	4603      	mov	r3, r0
 80015b4:	72fb      	strb	r3, [r7, #11]
	}

	if (prescaler != 1) {
 80015b6:	7afb      	ldrb	r3, [r7, #11]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d002      	beq.n	80015c2 <get_timer_base_clock+0x52>
		clk_speed *= 2;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	60fb      	str	r3, [r7, #12]
	}

	return clk_speed;
 80015c2:	68fb      	ldr	r3, [r7, #12]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40000400 	.word	0x40000400
 80015d0:	40000800 	.word	0x40000800
 80015d4:	40000c00 	.word	0x40000c00

080015d8 <get_timer_clock>:

static uint32_t get_timer_clock(TIM_TypeDef *timer) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]

	uint16_t prescaler = timer->PSC;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e4:	81fb      	strh	r3, [r7, #14]

	return get_timer_base_clock(timer) / (prescaler + 1);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff ffc2 	bl	8001570 <get_timer_base_clock>
 80015ec:	4602      	mov	r2, r0
 80015ee:	89fb      	ldrh	r3, [r7, #14]
 80015f0:	3301      	adds	r3, #1
 80015f2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <init_timer>:

void init_timer(TIM_TypeDef *timer, uint16_t prescaler) {
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	460b      	mov	r3, r1
 8001608:	807b      	strh	r3, [r7, #2]
	enable_timer_clock(timer);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff ff3e 	bl	800148c <enable_timer_clock>
	timer->PSC = prescaler - 1;
 8001610:	887b      	ldrh	r3, [r7, #2]
 8001612:	3b01      	subs	r3, #1
 8001614:	461a      	mov	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	629a      	str	r2, [r3, #40]	; 0x28

}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <delay>:

uint8_t delay(uint32_t ms, TIM_TypeDef *timer) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
	uint32_t max = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]

	if (timer == TIM2 || timer == TIM5) {
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001638:	d003      	beq.n	8001642 <delay+0x1e>
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	4a21      	ldr	r2, [pc, #132]	; (80016c4 <delay+0xa0>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d103      	bne.n	800164a <delay+0x26>
		max--;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	3b01      	subs	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e002      	b.n	8001650 <delay+0x2c>
	} else {
		max = 65535;
 800164a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800164e:	617b      	str	r3, [r7, #20]
	}

	uint32_t timer_clock = get_timer_clock(timer);
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f7ff ffc1 	bl	80015d8 <get_timer_clock>
 8001656:	6138      	str	r0, [r7, #16]
	uint8_t status = ms < (max / (timer_clock / 1000)) ? OK : OF_ERROR;
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	4a1b      	ldr	r2, [pc, #108]	; (80016c8 <delay+0xa4>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	099b      	lsrs	r3, r3, #6
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	fbb2 f3f3 	udiv	r3, r2, r3
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	429a      	cmp	r2, r3
 800166c:	bf2c      	ite	cs
 800166e:	2301      	movcs	r3, #1
 8001670:	2300      	movcc	r3, #0
 8001672:	b2db      	uxtb	r3, r3
 8001674:	73fb      	strb	r3, [r7, #15]

	if (status == OK) {
 8001676:	7bfb      	ldrb	r3, [r7, #15]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d11d      	bne.n	80016b8 <delay+0x94>
		timer->ARR = ms * (timer_clock / 1000) - 1;
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	4a12      	ldr	r2, [pc, #72]	; (80016c8 <delay+0xa4>)
 8001680:	fba2 2303 	umull	r2, r3, r2, r3
 8001684:	099b      	lsrs	r3, r3, #6
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	fb02 f303 	mul.w	r3, r2, r3
 800168c:	1e5a      	subs	r2, r3, #1
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	62da      	str	r2, [r3, #44]	; 0x2c
		timer->CR1 |= 1u;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f043 0201 	orr.w	r2, r3, #1
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	601a      	str	r2, [r3, #0]
		while (!(timer->SR & 1u));
 800169e:	bf00      	nop
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f9      	beq.n	80016a0 <delay+0x7c>
		timer->SR &= ~1u;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	f023 0201 	bic.w	r2, r3, #1
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	611a      	str	r2, [r3, #16]
	}


	return status;
 80016b8:	7bfb      	ldrb	r3, [r7, #15]

}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40000c00 	.word	0x40000c00
 80016c8:	10624dd3 	.word	0x10624dd3

080016cc <read_bit>:
uint16_t temperature_tmp;
uint16_t humidity_tmp;

uint8_t bits_read;

static void read_bit(void) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
	pin_state value = read_pin(&dht22);
 80016d2:	482b      	ldr	r0, [pc, #172]	; (8001780 <read_bit+0xb4>)
 80016d4:	f7fe ff82 	bl	80005dc <read_pin>
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]

	if (bits_read == 32) {
 80016dc:	4b29      	ldr	r3, [pc, #164]	; (8001784 <read_bit+0xb8>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b20      	cmp	r3, #32
 80016e2:	d119      	bne.n	8001718 <read_bit+0x4c>

		disable_EXTI(10);
 80016e4:	200a      	movs	r0, #10
 80016e6:	f7fe fe63 	bl	80003b0 <disable_EXTI>

		dht22_data.temperature = temperature_tmp;
 80016ea:	4b27      	ldr	r3, [pc, #156]	; (8001788 <read_bit+0xbc>)
 80016ec:	881a      	ldrh	r2, [r3, #0]
 80016ee:	4b27      	ldr	r3, [pc, #156]	; (800178c <read_bit+0xc0>)
 80016f0:	801a      	strh	r2, [r3, #0]
		dht22_data.humidity = humidity_tmp;
 80016f2:	4b27      	ldr	r3, [pc, #156]	; (8001790 <read_bit+0xc4>)
 80016f4:	881a      	ldrh	r2, [r3, #0]
 80016f6:	4b25      	ldr	r3, [pc, #148]	; (800178c <read_bit+0xc0>)
 80016f8:	805a      	strh	r2, [r3, #2]

		temperature_tmp = 0;
 80016fa:	4b23      	ldr	r3, [pc, #140]	; (8001788 <read_bit+0xbc>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	801a      	strh	r2, [r3, #0]
		humidity_tmp = 0;
 8001700:	4b23      	ldr	r3, [pc, #140]	; (8001790 <read_bit+0xc4>)
 8001702:	2200      	movs	r2, #0
 8001704:	801a      	strh	r2, [r3, #0]
		bits_read = -1;
 8001706:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <read_bit+0xb8>)
 8001708:	22ff      	movs	r2, #255	; 0xff
 800170a:	701a      	strb	r2, [r3, #0]

		dht_status = SLEEPING;
 800170c:	4b21      	ldr	r3, [pc, #132]	; (8001794 <read_bit+0xc8>)
 800170e:	2203      	movs	r2, #3
 8001710:	701a      	strb	r2, [r3, #0]
		dht22_application_callback();
 8001712:	f000 f8d7 	bl	80018c4 <dht22_application_callback>
 8001716:	e028      	b.n	800176a <read_bit+0x9e>

	} else if (bits_read < 16) {
 8001718:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <read_bit+0xb8>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b0f      	cmp	r3, #15
 800171e:	d810      	bhi.n	8001742 <read_bit+0x76>

		humidity_tmp |= (value << (15 - bits_read));
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <read_bit+0xb8>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	f1c3 030f 	rsb	r3, r3, #15
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	b21a      	sxth	r2, r3
 8001730:	4b17      	ldr	r3, [pc, #92]	; (8001790 <read_bit+0xc4>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	b21b      	sxth	r3, r3
 8001736:	4313      	orrs	r3, r2
 8001738:	b21b      	sxth	r3, r3
 800173a:	b29a      	uxth	r2, r3
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <read_bit+0xc4>)
 800173e:	801a      	strh	r2, [r3, #0]
 8001740:	e013      	b.n	800176a <read_bit+0x9e>

	} else if (bits_read < 32) {
 8001742:	4b10      	ldr	r3, [pc, #64]	; (8001784 <read_bit+0xb8>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b1f      	cmp	r3, #31
 8001748:	d80f      	bhi.n	800176a <read_bit+0x9e>

		temperature_tmp |= (value << (31 - bits_read));
 800174a:	79fa      	ldrb	r2, [r7, #7]
 800174c:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <read_bit+0xb8>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	f1c3 031f 	rsb	r3, r3, #31
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	b21a      	sxth	r2, r3
 800175a:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <read_bit+0xbc>)
 800175c:	881b      	ldrh	r3, [r3, #0]
 800175e:	b21b      	sxth	r3, r3
 8001760:	4313      	orrs	r3, r2
 8001762:	b21b      	sxth	r3, r3
 8001764:	b29a      	uxth	r2, r3
 8001766:	4b08      	ldr	r3, [pc, #32]	; (8001788 <read_bit+0xbc>)
 8001768:	801a      	strh	r2, [r3, #0]

	}

	bits_read++;
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <read_bit+0xb8>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	3301      	adds	r3, #1
 8001770:	b2da      	uxtb	r2, r3
 8001772:	4b04      	ldr	r3, [pc, #16]	; (8001784 <read_bit+0xb8>)
 8001774:	701a      	strb	r2, [r3, #0]

}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000144 	.word	0x20000144
 8001784:	2000013d 	.word	0x2000013d
 8001788:	20000140 	.word	0x20000140
 800178c:	20000138 	.word	0x20000138
 8001790:	20000130 	.word	0x20000130
 8001794:	2000013e 	.word	0x2000013e

08001798 <dht22_handle_data_pin_IT>:

void dht22_handle_data_pin_IT() {
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	IR_timer_micros(35);
 800179c:	2023      	movs	r0, #35	; 0x23
 800179e:	f000 fa49 	bl	8001c34 <IR_timer_micros>

}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <dht22_handle_delay_IT>:


void dht22_handle_delay_IT(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0

	if (dht_status == INITIALIZING) {
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <dht22_handle_delay_IT+0x50>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d10c      	bne.n	80017ce <dht22_handle_delay_IT+0x26>

		dht_status = INITIALIZING_2;
 80017b4:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <dht22_handle_delay_IT+0x50>)
 80017b6:	2202      	movs	r2, #2
 80017b8:	701a      	strb	r2, [r3, #0]

		dht22.mode = INPUT;
 80017ba:	4b10      	ldr	r3, [pc, #64]	; (80017fc <dht22_handle_delay_IT+0x54>)
 80017bc:	2200      	movs	r2, #0
 80017be:	715a      	strb	r2, [r3, #5]
		change_mode(&dht22);
 80017c0:	480e      	ldr	r0, [pc, #56]	; (80017fc <dht22_handle_delay_IT+0x54>)
 80017c2:	f7fe fea9 	bl	8000518 <change_mode>

		IR_timer_micros(185);
 80017c6:	20b9      	movs	r0, #185	; 0xb9
 80017c8:	f000 fa34 	bl	8001c34 <IR_timer_micros>

	} else if (dht_status == SENDING_DATA) {
		read_bit();
	}

}
 80017cc:	e012      	b.n	80017f4 <dht22_handle_delay_IT+0x4c>
	} else if (dht_status == INITIALIZING_2) {
 80017ce:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <dht22_handle_delay_IT+0x50>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d108      	bne.n	80017e8 <dht22_handle_delay_IT+0x40>
		dht_status = SENDING_DATA;
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <dht22_handle_delay_IT+0x50>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
		enable_EXTI_GPIO(10, EXTI_GPIOA, EXTI_RE);
 80017dc:	2200      	movs	r2, #0
 80017de:	2100      	movs	r1, #0
 80017e0:	200a      	movs	r0, #10
 80017e2:	f7fe fd69 	bl	80002b8 <enable_EXTI_GPIO>
}
 80017e6:	e005      	b.n	80017f4 <dht22_handle_delay_IT+0x4c>
	} else if (dht_status == SENDING_DATA) {
 80017e8:	4b03      	ldr	r3, [pc, #12]	; (80017f8 <dht22_handle_delay_IT+0x50>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <dht22_handle_delay_IT+0x4c>
		read_bit();
 80017f0:	f7ff ff6c 	bl	80016cc <read_bit>
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	2000013e 	.word	0x2000013e
 80017fc:	20000144 	.word	0x20000144

08001800 <init_dht22>:

void init_dht22() {
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0

	dht_status = SLEEPING;
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <init_dht22+0x2c>)
 8001806:	2203      	movs	r2, #3
 8001808:	701a      	strb	r2, [r3, #0]

	dht22.PP_OD = PP;
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <init_dht22+0x30>)
 800180c:	2200      	movs	r2, #0
 800180e:	719a      	strb	r2, [r3, #6]
	dht22.mode = INPUT;
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <init_dht22+0x30>)
 8001812:	2200      	movs	r2, #0
 8001814:	715a      	strb	r2, [r3, #5]
	dht22.push_pull = PULL_UP;
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <init_dht22+0x30>)
 8001818:	2201      	movs	r2, #1
 800181a:	71da      	strb	r2, [r3, #7]

	init_pin(&dht22);
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <init_dht22+0x30>)
 800181e:	f7fe fe4d 	bl	80004bc <init_pin>
	enable_IR(EXTI15_10_IRQn);
 8001822:	2028      	movs	r0, #40	; 0x28
 8001824:	f7ff f938 	bl	8000a98 <enable_IR>

}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}
 800182c:	2000013e 	.word	0x2000013e
 8001830:	20000144 	.word	0x20000144

08001834 <SysTick_Handler>:
#include "dht22.h"
#include "main.h"
#include "UART_lib.h"
#include "stdio.h"

void SysTick_Handler() {
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

	SysTick->CTRL = 0;
 8001838:	4b03      	ldr	r3, [pc, #12]	; (8001848 <SysTick_Handler+0x14>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
	dht22_handle_delay_IT();
 800183e:	f7ff ffb3 	bl	80017a8 <dht22_handle_delay_IT>

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	e000e010 	.word	0xe000e010

0800184c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler() {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0

	dht22_handle_data_pin_IT();
 8001850:	f7ff ffa2 	bl	8001798 <dht22_handle_data_pin_IT>
	EXTI->PR |= 1u << 10;
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <EXTI15_10_IRQHandler+0x18>)
 8001856:	695b      	ldr	r3, [r3, #20]
 8001858:	4a02      	ldr	r2, [pc, #8]	; (8001864 <EXTI15_10_IRQHandler+0x18>)
 800185a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800185e:	6153      	str	r3, [r2, #20]

}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40013c00 	.word	0x40013c00

08001868 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler() {
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	I2C_handle_EV(&I2C_handle);
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <I2C1_EV_IRQHandler+0x10>)
 800186e:	f7ff f8a5 	bl	80009bc <I2C_handle_EV>
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000150 	.word	0x20000150

0800187c <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler() {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
	uint8_t error_code = I2C_handle_ER(&I2C_handle);
 8001882:	4809      	ldr	r0, [pc, #36]	; (80018a8 <I2C1_ER_IRQHandler+0x2c>)
 8001884:	f7ff f8b1 	bl	80009ea <I2C_handle_ER>
 8001888:	4603      	mov	r3, r0
 800188a:	71fb      	strb	r3, [r7, #7]
	char number[2];
	sprintf(number, "%d", error_code);
 800188c:	79fa      	ldrb	r2, [r7, #7]
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	4906      	ldr	r1, [pc, #24]	; (80018ac <I2C1_ER_IRQHandler+0x30>)
 8001892:	4618      	mov	r0, r3
 8001894:	f000 fa52 	bl	8001d3c <siprintf>

	uart_transmit_data(USART2, (uint8_t*) number, 2);
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	2202      	movs	r2, #2
 800189c:	4619      	mov	r1, r3
 800189e:	4804      	ldr	r0, [pc, #16]	; (80018b0 <I2C1_ER_IRQHandler+0x34>)
 80018a0:	f7ff fc18 	bl	80010d4 <uart_transmit_data>

	while(1);
 80018a4:	e7fe      	b.n	80018a4 <I2C1_ER_IRQHandler+0x28>
 80018a6:	bf00      	nop
 80018a8:	20000150 	.word	0x20000150
 80018ac:	08003220 	.word	0x08003220
 80018b0:	40004400 	.word	0x40004400

080018b4 <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler() {
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0

}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
	...

080018c4 <dht22_application_callback>:
#include "string.h"
#include "RTC.h"

pin_type test_pin;

void dht22_application_callback() {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	printf("%d\n", (int) dht22_data.temperature);
 80018c8:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <dht22_application_callback+0x20>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	4619      	mov	r1, r3
 80018ce:	4806      	ldr	r0, [pc, #24]	; (80018e8 <dht22_application_callback+0x24>)
 80018d0:	f000 fa1c 	bl	8001d0c <iprintf>
	printf("%d\n", (int) dht22_data.humidity);
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <dht22_application_callback+0x20>)
 80018d6:	885b      	ldrh	r3, [r3, #2]
 80018d8:	4619      	mov	r1, r3
 80018da:	4803      	ldr	r0, [pc, #12]	; (80018e8 <dht22_application_callback+0x24>)
 80018dc:	f000 fa16 	bl	8001d0c <iprintf>

}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000138 	.word	0x20000138
 80018e8:	08003224 	.word	0x08003224

080018ec <uart_pins_init>:

void uart_pins_init() {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
	//pins PA2 and PA3
	pin_type uartTX, uartRX;
	uartTX.AF_num = 7;
 80018f2:	2307      	movs	r3, #7
 80018f4:	753b      	strb	r3, [r7, #20]
	uartTX.PP_OD = PP;
 80018f6:	2300      	movs	r3, #0
 80018f8:	74bb      	strb	r3, [r7, #18]
	uartTX.gpio = GPIOA;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <uart_pins_init+0x48>)
 80018fc:	60fb      	str	r3, [r7, #12]
	uartTX.mode = ALTERNATE_FUNCTION;
 80018fe:	2302      	movs	r3, #2
 8001900:	747b      	strb	r3, [r7, #17]
	uartTX.pin_num = 2;
 8001902:	2302      	movs	r3, #2
 8001904:	743b      	strb	r3, [r7, #16]
	uartTX.push_pull = NO_PULL;
 8001906:	2300      	movs	r3, #0
 8001908:	74fb      	strb	r3, [r7, #19]

	uartRX = uartTX;
 800190a:	463b      	mov	r3, r7
 800190c:	f107 020c 	add.w	r2, r7, #12
 8001910:	ca07      	ldmia	r2, {r0, r1, r2}
 8001912:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uartRX.pin_num = 3;
 8001916:	2303      	movs	r3, #3
 8001918:	713b      	strb	r3, [r7, #4]

	init_pin(&uartTX);
 800191a:	f107 030c 	add.w	r3, r7, #12
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fdcc 	bl	80004bc <init_pin>
	init_pin(&uartRX);
 8001924:	463b      	mov	r3, r7
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fdc8 	bl	80004bc <init_pin>

}
 800192c:	bf00      	nop
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40020000 	.word	0x40020000

08001938 <I2C_pins_init>:

void I2C_pins_init() {
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
	pin_type SCL, SDA;
	SCL.AF_num = 4;
 800193e:	2304      	movs	r3, #4
 8001940:	753b      	strb	r3, [r7, #20]
	SCL.PP_OD = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	74bb      	strb	r3, [r7, #18]
	SCL.push_pull = PULL_UP;
 8001946:	2301      	movs	r3, #1
 8001948:	74fb      	strb	r3, [r7, #19]
	SCL.gpio = GPIOB;
 800194a:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <I2C_pins_init+0x48>)
 800194c:	60fb      	str	r3, [r7, #12]
	SCL.mode = ALTERNATE_FUNCTION;
 800194e:	2302      	movs	r3, #2
 8001950:	747b      	strb	r3, [r7, #17]
	SCL.pin_num = 6;
 8001952:	2306      	movs	r3, #6
 8001954:	743b      	strb	r3, [r7, #16]

	SDA = SCL;
 8001956:	463b      	mov	r3, r7
 8001958:	f107 020c 	add.w	r2, r7, #12
 800195c:	ca07      	ldmia	r2, {r0, r1, r2}
 800195e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	SDA.pin_num = 7;
 8001962:	2307      	movs	r3, #7
 8001964:	713b      	strb	r3, [r7, #4]

	init_pin(&SCL);
 8001966:	f107 030c 	add.w	r3, r7, #12
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fda6 	bl	80004bc <init_pin>
	init_pin(&SDA);
 8001970:	463b      	mov	r3, r7
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fda2 	bl	80004bc <init_pin>

}
 8001978:	bf00      	nop
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40020400 	.word	0x40020400

08001984 <format_date_time>:

void format_date_time(char *buffer, date_time_type *date_time) {
 8001984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001986:	b091      	sub	sp, #68	; 0x44
 8001988:	af04      	add	r7, sp, #16
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
	char format[] = "%02d:%02d:%02d  %02d/%02d/20%02d\n\r";
 800198e:	4b17      	ldr	r3, [pc, #92]	; (80019ec <format_date_time+0x68>)
 8001990:	f107 040c 	add.w	r4, r7, #12
 8001994:	461d      	mov	r5, r3
 8001996:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001998:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800199a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800199c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800199e:	682b      	ldr	r3, [r5, #0]
 80019a0:	461a      	mov	r2, r3
 80019a2:	8022      	strh	r2, [r4, #0]
 80019a4:	3402      	adds	r4, #2
 80019a6:	0c1b      	lsrs	r3, r3, #16
 80019a8:	7023      	strb	r3, [r4, #0]
	sprintf(buffer, format, (int) date_time->hours, (int) date_time->minutes,
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	789b      	ldrb	r3, [r3, #2]
 80019ae:	461d      	mov	r5, r3
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	785b      	ldrb	r3, [r3, #1]
 80019b4:	461e      	mov	r6, r3
			(int) date_time->seconds, (int) date_time->date,
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	781b      	ldrb	r3, [r3, #0]
	sprintf(buffer, format, (int) date_time->hours, (int) date_time->minutes,
 80019ba:	461a      	mov	r2, r3
			(int) date_time->seconds, (int) date_time->date,
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	78db      	ldrb	r3, [r3, #3]
	sprintf(buffer, format, (int) date_time->hours, (int) date_time->minutes,
 80019c0:	4618      	mov	r0, r3
			(int) date_time->month, (int) date_time->year);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	795b      	ldrb	r3, [r3, #5]
	sprintf(buffer, format, (int) date_time->hours, (int) date_time->minutes,
 80019c6:	461c      	mov	r4, r3
			(int) date_time->month, (int) date_time->year);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	799b      	ldrb	r3, [r3, #6]
	sprintf(buffer, format, (int) date_time->hours, (int) date_time->minutes,
 80019cc:	f107 010c 	add.w	r1, r7, #12
 80019d0:	9303      	str	r3, [sp, #12]
 80019d2:	9402      	str	r4, [sp, #8]
 80019d4:	9001      	str	r0, [sp, #4]
 80019d6:	9200      	str	r2, [sp, #0]
 80019d8:	4633      	mov	r3, r6
 80019da:	462a      	mov	r2, r5
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f9ad 	bl	8001d3c <siprintf>
}
 80019e2:	bf00      	nop
 80019e4:	3734      	adds	r7, #52	; 0x34
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ea:	bf00      	nop
 80019ec:	08003228 	.word	0x08003228

080019f0 <main>:

int main(void) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b092      	sub	sp, #72	; 0x48
 80019f4:	af00      	add	r7, sp, #0

	init_systick();
 80019f6:	f000 f8fb 	bl	8001bf0 <init_systick>
	init_timer(TIM2, 1);
 80019fa:	2101      	movs	r1, #1
 80019fc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a00:	f7ff fdfd 	bl	80015fe <init_timer>
	init_dht22();
 8001a04:	f7ff fefc 	bl	8001800 <init_dht22>


	uart_init(USART2, UART_8BIT, UART_1_STOP_BITS, 115200);
 8001a08:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2100      	movs	r1, #0
 8001a10:	483d      	ldr	r0, [pc, #244]	; (8001b08 <main+0x118>)
 8001a12:	f7ff fb2f 	bl	8001074 <uart_init>
	uint8_t data[2] = {0x1, 0xFF};
 8001a16:	f64f 7301 	movw	r3, #65281	; 0xff01
 8001a1a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44


	memset(&I2C_handle, 0, sizeof(I2C_handle));
 8001a1e:	2214      	movs	r2, #20
 8001a20:	2100      	movs	r1, #0
 8001a22:	483a      	ldr	r0, [pc, #232]	; (8001b0c <main+0x11c>)
 8001a24:	f000 f96a 	bl	8001cfc <memset>
	I2C_handle.addressing_mode = I2C_7_BIT_ADDRESSING;
 8001a28:	4b38      	ldr	r3, [pc, #224]	; (8001b0c <main+0x11c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	711a      	strb	r2, [r3, #4]
	I2C_handle.peripheral = I2C1;
 8001a2e:	4b37      	ldr	r3, [pc, #220]	; (8001b0c <main+0x11c>)
 8001a30:	4a37      	ldr	r2, [pc, #220]	; (8001b10 <main+0x120>)
 8001a32:	601a      	str	r2, [r3, #0]
	I2C_handle.slave_address = 0x27;
 8001a34:	4b35      	ldr	r3, [pc, #212]	; (8001b0c <main+0x11c>)
 8001a36:	2227      	movs	r2, #39	; 0x27
 8001a38:	80da      	strh	r2, [r3, #6]
	I2C_handle.data = data;
 8001a3a:	4a34      	ldr	r2, [pc, #208]	; (8001b0c <main+0x11c>)
 8001a3c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a40:	6093      	str	r3, [r2, #8]
	I2C_handle.data_len = 2;
 8001a42:	4b32      	ldr	r3, [pc, #200]	; (8001b0c <main+0x11c>)
 8001a44:	2202      	movs	r2, #2
 8001a46:	60da      	str	r2, [r3, #12]

	date_time_type date_time;
	date_time.date = 29;
 8001a48:	231d      	movs	r3, #29
 8001a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	date_time.day = wednesday;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	date_time.hours = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	date_time.minutes = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	date_time.month = 12;
 8001a60:	230c      	movs	r3, #12
 8001a62:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	date_time.seconds = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	date_time.time_format = format_24;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	date_time.year = 21;
 8001a72:	2315      	movs	r3, #21
 8001a74:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	RTC_init(&date_time);
 8001a78:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff f8c9 	bl	8000c14 <RTC_init>

	date_time.seconds = 5;
 8001a82:	2305      	movs	r3, #5
 8001a84:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	alarm_mask_type mask;
	memset(&mask, 0, sizeof(mask));
 8001a88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a8c:	2205      	movs	r2, #5
 8001a8e:	2100      	movs	r1, #0
 8001a90:	4618      	mov	r0, r3
 8001a92:	f000 f933 	bl	8001cfc <memset>
	mask.seconds = mask_enable;
 8001a96:	2301      	movs	r3, #1
 8001a98:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

	set_alarm(&date_time, &mask, alarm_A);
 8001a9c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001aa0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff f9d4 	bl	8000e54 <set_alarm>

	I2C_init(&I2C_handle);
 8001aac:	4817      	ldr	r0, [pc, #92]	; (8001b0c <main+0x11c>)
 8001aae:	f7fe fe17 	bl	80006e0 <I2C_init>
	char time[22];

	//I2C_transmit_data_and_wait(&I2C_handle);

	uint8_t data2 = 0x1u;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	75fb      	strb	r3, [r7, #23]
	I2C_handle.data = &data2;
 8001ab6:	4a15      	ldr	r2, [pc, #84]	; (8001b0c <main+0x11c>)
 8001ab8:	f107 0317 	add.w	r3, r7, #23
 8001abc:	6093      	str	r3, [r2, #8]
	I2C_handle.data_len = 1;
 8001abe:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <main+0x11c>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	60da      	str	r2, [r3, #12]

	//I2C_transmit_data(&I2C_handle);

	while (1) {
		date_time = get_date_time();
 8001ac4:	463b      	mov	r3, r7
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f954 	bl	8000d74 <get_date_time>
 8001acc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ad0:	463a      	mov	r2, r7
 8001ad2:	6810      	ldr	r0, [r2, #0]
 8001ad4:	6851      	ldr	r1, [r2, #4]
 8001ad6:	c303      	stmia	r3!, {r0, r1}
 8001ad8:	7a12      	ldrb	r2, [r2, #8]
 8001ada:	701a      	strb	r2, [r3, #0]
		format_date_time(time, &date_time);
 8001adc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001ae0:	f107 0318 	add.w	r3, r7, #24
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff4c 	bl	8001984 <format_date_time>
		uart_transmit_data(USART2, (uint8_t*) time, sizeof(time) / sizeof(time[0]));
 8001aec:	f107 0318 	add.w	r3, r7, #24
 8001af0:	2216      	movs	r2, #22
 8001af2:	4619      	mov	r1, r3
 8001af4:	4804      	ldr	r0, [pc, #16]	; (8001b08 <main+0x118>)
 8001af6:	f7ff faed 	bl	80010d4 <uart_transmit_data>
		//dht22_get_data();
		//toggle_pin(&test_pin);
		delay(2000, TIM2);
 8001afa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001afe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b02:	f7ff fd8f 	bl	8001624 <delay>
		date_time = get_date_time();
 8001b06:	e7dd      	b.n	8001ac4 <main+0xd4>
 8001b08:	40004400 	.word	0x40004400
 8001b0c:	20000150 	.word	0x20000150
 8001b10:	40005400 	.word	0x40005400

08001b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b1c:	4a14      	ldr	r2, [pc, #80]	; (8001b70 <_sbrk+0x5c>)
 8001b1e:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <_sbrk+0x60>)
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b28:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <_sbrk+0x64>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	; (8001b7c <_sbrk+0x68>)
 8001b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <_sbrk+0x64>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d207      	bcs.n	8001b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b44:	f000 f8b0 	bl	8001ca8 <__errno>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	220c      	movs	r2, #12
 8001b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b52:	e009      	b.n	8001b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b54:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <_sbrk+0x64>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b5a:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <_sbrk+0x64>)
 8001b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b66:	68fb      	ldr	r3, [r7, #12]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20018000 	.word	0x20018000
 8001b74:	00000400 	.word	0x00000400
 8001b78:	20000084 	.word	0x20000084
 8001b7c:	20000180 	.word	0x20000180

08001b80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <SystemInit+0x20>)
 8001b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b8a:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <SystemInit+0x20>)
 8001b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <timer>:
#include <systick_IR_timer_lib.h>
#include "clocks_lib.h"
#include "stm32f4xx.h"

static void timer(uint32_t s, uint32_t unit) {
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]

	SysTick->CTRL = 0;
 8001bae:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <timer+0x48>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 8001bb4:	4b0d      	ldr	r3, [pc, #52]	; (8001bec <timer+0x48>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8001bba:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <timer+0x48>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]

	SysTick->LOAD |= s * unit - 1;
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <timer+0x48>)
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6839      	ldr	r1, [r7, #0]
 8001bc8:	fb01 f303 	mul.w	r3, r1, r3
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	4907      	ldr	r1, [pc, #28]	; (8001bec <timer+0x48>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	604b      	str	r3, [r1, #4]
	SysTick->CTRL |= 7u;
 8001bd4:	4b05      	ldr	r3, [pc, #20]	; (8001bec <timer+0x48>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a04      	ldr	r2, [pc, #16]	; (8001bec <timer+0x48>)
 8001bda:	f043 0307 	orr.w	r3, r3, #7
 8001bde:	6013      	str	r3, [r2, #0]

}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	e000e010 	.word	0xe000e010

08001bf0 <init_systick>:

void init_systick() {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0

	uint32_t processor_clock = get_AHB_clock();
 8001bf6:	f7ff fc25 	bl	8001444 <get_AHB_clock>
 8001bfa:	6078      	str	r0, [r7, #4]
	MILLIS = processor_clock / 1000;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a09      	ldr	r2, [pc, #36]	; (8001c24 <init_systick+0x34>)
 8001c00:	fba2 2303 	umull	r2, r3, r2, r3
 8001c04:	099b      	lsrs	r3, r3, #6
 8001c06:	4a08      	ldr	r2, [pc, #32]	; (8001c28 <init_systick+0x38>)
 8001c08:	6013      	str	r3, [r2, #0]
	MICROS = processor_clock / 1000000;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a07      	ldr	r2, [pc, #28]	; (8001c2c <init_systick+0x3c>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	0c9b      	lsrs	r3, r3, #18
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <init_systick+0x40>)
 8001c18:	701a      	strb	r2, [r3, #0]
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	10624dd3 	.word	0x10624dd3
 8001c28:	20000134 	.word	0x20000134
 8001c2c:	431bde83 	.word	0x431bde83
 8001c30:	2000013c 	.word	0x2000013c

08001c34 <IR_timer_micros>:

	timer(ms, MILLIS);

}

void IR_timer_micros(uint32_t micros) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

	timer(micros, MICROS);
 8001c3c:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <IR_timer_micros+0x1c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f7ff ffae 	bl	8001ba4 <timer>

}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	2000013c 	.word	0x2000013c

08001c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c58:	480d      	ldr	r0, [pc, #52]	; (8001c90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c5a:	490e      	ldr	r1, [pc, #56]	; (8001c94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c5c:	4a0e      	ldr	r2, [pc, #56]	; (8001c98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c60:	e002      	b.n	8001c68 <LoopCopyDataInit>

08001c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c66:	3304      	adds	r3, #4

08001c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c6c:	d3f9      	bcc.n	8001c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c6e:	4a0b      	ldr	r2, [pc, #44]	; (8001c9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c70:	4c0b      	ldr	r4, [pc, #44]	; (8001ca0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c74:	e001      	b.n	8001c7a <LoopFillZerobss>

08001c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c78:	3204      	adds	r2, #4

08001c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c7c:	d3fb      	bcc.n	8001c76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c7e:	f7ff ff7f 	bl	8001b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c82:	f000 f817 	bl	8001cb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c86:	f7ff feb3 	bl	80019f0 <main>
  bx  lr    
 8001c8a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c8c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c94:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001c98:	080032ec 	.word	0x080032ec
  ldr r2, =_sbss
 8001c9c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ca0:	20000180 	.word	0x20000180

08001ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ca4:	e7fe      	b.n	8001ca4 <ADC_IRQHandler>
	...

08001ca8 <__errno>:
 8001ca8:	4b01      	ldr	r3, [pc, #4]	; (8001cb0 <__errno+0x8>)
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <__libc_init_array>:
 8001cb4:	b570      	push	{r4, r5, r6, lr}
 8001cb6:	4d0d      	ldr	r5, [pc, #52]	; (8001cec <__libc_init_array+0x38>)
 8001cb8:	4c0d      	ldr	r4, [pc, #52]	; (8001cf0 <__libc_init_array+0x3c>)
 8001cba:	1b64      	subs	r4, r4, r5
 8001cbc:	10a4      	asrs	r4, r4, #2
 8001cbe:	2600      	movs	r6, #0
 8001cc0:	42a6      	cmp	r6, r4
 8001cc2:	d109      	bne.n	8001cd8 <__libc_init_array+0x24>
 8001cc4:	4d0b      	ldr	r5, [pc, #44]	; (8001cf4 <__libc_init_array+0x40>)
 8001cc6:	4c0c      	ldr	r4, [pc, #48]	; (8001cf8 <__libc_init_array+0x44>)
 8001cc8:	f001 fa9e 	bl	8003208 <_init>
 8001ccc:	1b64      	subs	r4, r4, r5
 8001cce:	10a4      	asrs	r4, r4, #2
 8001cd0:	2600      	movs	r6, #0
 8001cd2:	42a6      	cmp	r6, r4
 8001cd4:	d105      	bne.n	8001ce2 <__libc_init_array+0x2e>
 8001cd6:	bd70      	pop	{r4, r5, r6, pc}
 8001cd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cdc:	4798      	blx	r3
 8001cde:	3601      	adds	r6, #1
 8001ce0:	e7ee      	b.n	8001cc0 <__libc_init_array+0xc>
 8001ce2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ce6:	4798      	blx	r3
 8001ce8:	3601      	adds	r6, #1
 8001cea:	e7f2      	b.n	8001cd2 <__libc_init_array+0x1e>
 8001cec:	080032e4 	.word	0x080032e4
 8001cf0:	080032e4 	.word	0x080032e4
 8001cf4:	080032e4 	.word	0x080032e4
 8001cf8:	080032e8 	.word	0x080032e8

08001cfc <memset>:
 8001cfc:	4402      	add	r2, r0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d100      	bne.n	8001d06 <memset+0xa>
 8001d04:	4770      	bx	lr
 8001d06:	f803 1b01 	strb.w	r1, [r3], #1
 8001d0a:	e7f9      	b.n	8001d00 <memset+0x4>

08001d0c <iprintf>:
 8001d0c:	b40f      	push	{r0, r1, r2, r3}
 8001d0e:	4b0a      	ldr	r3, [pc, #40]	; (8001d38 <iprintf+0x2c>)
 8001d10:	b513      	push	{r0, r1, r4, lr}
 8001d12:	681c      	ldr	r4, [r3, #0]
 8001d14:	b124      	cbz	r4, 8001d20 <iprintf+0x14>
 8001d16:	69a3      	ldr	r3, [r4, #24]
 8001d18:	b913      	cbnz	r3, 8001d20 <iprintf+0x14>
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	f000 f886 	bl	8001e2c <__sinit>
 8001d20:	ab05      	add	r3, sp, #20
 8001d22:	9a04      	ldr	r2, [sp, #16]
 8001d24:	68a1      	ldr	r1, [r4, #8]
 8001d26:	9301      	str	r3, [sp, #4]
 8001d28:	4620      	mov	r0, r4
 8001d2a:	f000 faff 	bl	800232c <_vfiprintf_r>
 8001d2e:	b002      	add	sp, #8
 8001d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d34:	b004      	add	sp, #16
 8001d36:	4770      	bx	lr
 8001d38:	20000000 	.word	0x20000000

08001d3c <siprintf>:
 8001d3c:	b40e      	push	{r1, r2, r3}
 8001d3e:	b500      	push	{lr}
 8001d40:	b09c      	sub	sp, #112	; 0x70
 8001d42:	ab1d      	add	r3, sp, #116	; 0x74
 8001d44:	9002      	str	r0, [sp, #8]
 8001d46:	9006      	str	r0, [sp, #24]
 8001d48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001d4c:	4809      	ldr	r0, [pc, #36]	; (8001d74 <siprintf+0x38>)
 8001d4e:	9107      	str	r1, [sp, #28]
 8001d50:	9104      	str	r1, [sp, #16]
 8001d52:	4909      	ldr	r1, [pc, #36]	; (8001d78 <siprintf+0x3c>)
 8001d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8001d58:	9105      	str	r1, [sp, #20]
 8001d5a:	6800      	ldr	r0, [r0, #0]
 8001d5c:	9301      	str	r3, [sp, #4]
 8001d5e:	a902      	add	r1, sp, #8
 8001d60:	f000 f9ba 	bl	80020d8 <_svfiprintf_r>
 8001d64:	9b02      	ldr	r3, [sp, #8]
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
 8001d6a:	b01c      	add	sp, #112	; 0x70
 8001d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001d70:	b003      	add	sp, #12
 8001d72:	4770      	bx	lr
 8001d74:	20000000 	.word	0x20000000
 8001d78:	ffff0208 	.word	0xffff0208

08001d7c <std>:
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	b510      	push	{r4, lr}
 8001d80:	4604      	mov	r4, r0
 8001d82:	e9c0 3300 	strd	r3, r3, [r0]
 8001d86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001d8a:	6083      	str	r3, [r0, #8]
 8001d8c:	8181      	strh	r1, [r0, #12]
 8001d8e:	6643      	str	r3, [r0, #100]	; 0x64
 8001d90:	81c2      	strh	r2, [r0, #14]
 8001d92:	6183      	str	r3, [r0, #24]
 8001d94:	4619      	mov	r1, r3
 8001d96:	2208      	movs	r2, #8
 8001d98:	305c      	adds	r0, #92	; 0x5c
 8001d9a:	f7ff ffaf 	bl	8001cfc <memset>
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <std+0x38>)
 8001da0:	6263      	str	r3, [r4, #36]	; 0x24
 8001da2:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <std+0x3c>)
 8001da4:	62a3      	str	r3, [r4, #40]	; 0x28
 8001da6:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <std+0x40>)
 8001da8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001daa:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <std+0x44>)
 8001dac:	6224      	str	r4, [r4, #32]
 8001dae:	6323      	str	r3, [r4, #48]	; 0x30
 8001db0:	bd10      	pop	{r4, pc}
 8001db2:	bf00      	nop
 8001db4:	080028d5 	.word	0x080028d5
 8001db8:	080028f7 	.word	0x080028f7
 8001dbc:	0800292f 	.word	0x0800292f
 8001dc0:	08002953 	.word	0x08002953

08001dc4 <_cleanup_r>:
 8001dc4:	4901      	ldr	r1, [pc, #4]	; (8001dcc <_cleanup_r+0x8>)
 8001dc6:	f000 b8af 	b.w	8001f28 <_fwalk_reent>
 8001dca:	bf00      	nop
 8001dcc:	08002c2d 	.word	0x08002c2d

08001dd0 <__sfmoreglue>:
 8001dd0:	b570      	push	{r4, r5, r6, lr}
 8001dd2:	1e4a      	subs	r2, r1, #1
 8001dd4:	2568      	movs	r5, #104	; 0x68
 8001dd6:	4355      	muls	r5, r2
 8001dd8:	460e      	mov	r6, r1
 8001dda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001dde:	f000 f8c5 	bl	8001f6c <_malloc_r>
 8001de2:	4604      	mov	r4, r0
 8001de4:	b140      	cbz	r0, 8001df8 <__sfmoreglue+0x28>
 8001de6:	2100      	movs	r1, #0
 8001de8:	e9c0 1600 	strd	r1, r6, [r0]
 8001dec:	300c      	adds	r0, #12
 8001dee:	60a0      	str	r0, [r4, #8]
 8001df0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001df4:	f7ff ff82 	bl	8001cfc <memset>
 8001df8:	4620      	mov	r0, r4
 8001dfa:	bd70      	pop	{r4, r5, r6, pc}

08001dfc <__sfp_lock_acquire>:
 8001dfc:	4801      	ldr	r0, [pc, #4]	; (8001e04 <__sfp_lock_acquire+0x8>)
 8001dfe:	f000 b8b3 	b.w	8001f68 <__retarget_lock_acquire_recursive>
 8001e02:	bf00      	nop
 8001e04:	20000178 	.word	0x20000178

08001e08 <__sfp_lock_release>:
 8001e08:	4801      	ldr	r0, [pc, #4]	; (8001e10 <__sfp_lock_release+0x8>)
 8001e0a:	f000 b8ae 	b.w	8001f6a <__retarget_lock_release_recursive>
 8001e0e:	bf00      	nop
 8001e10:	20000178 	.word	0x20000178

08001e14 <__sinit_lock_acquire>:
 8001e14:	4801      	ldr	r0, [pc, #4]	; (8001e1c <__sinit_lock_acquire+0x8>)
 8001e16:	f000 b8a7 	b.w	8001f68 <__retarget_lock_acquire_recursive>
 8001e1a:	bf00      	nop
 8001e1c:	20000173 	.word	0x20000173

08001e20 <__sinit_lock_release>:
 8001e20:	4801      	ldr	r0, [pc, #4]	; (8001e28 <__sinit_lock_release+0x8>)
 8001e22:	f000 b8a2 	b.w	8001f6a <__retarget_lock_release_recursive>
 8001e26:	bf00      	nop
 8001e28:	20000173 	.word	0x20000173

08001e2c <__sinit>:
 8001e2c:	b510      	push	{r4, lr}
 8001e2e:	4604      	mov	r4, r0
 8001e30:	f7ff fff0 	bl	8001e14 <__sinit_lock_acquire>
 8001e34:	69a3      	ldr	r3, [r4, #24]
 8001e36:	b11b      	cbz	r3, 8001e40 <__sinit+0x14>
 8001e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e3c:	f7ff bff0 	b.w	8001e20 <__sinit_lock_release>
 8001e40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001e44:	6523      	str	r3, [r4, #80]	; 0x50
 8001e46:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <__sinit+0x68>)
 8001e48:	4a13      	ldr	r2, [pc, #76]	; (8001e98 <__sinit+0x6c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8001e4e:	42a3      	cmp	r3, r4
 8001e50:	bf04      	itt	eq
 8001e52:	2301      	moveq	r3, #1
 8001e54:	61a3      	streq	r3, [r4, #24]
 8001e56:	4620      	mov	r0, r4
 8001e58:	f000 f820 	bl	8001e9c <__sfp>
 8001e5c:	6060      	str	r0, [r4, #4]
 8001e5e:	4620      	mov	r0, r4
 8001e60:	f000 f81c 	bl	8001e9c <__sfp>
 8001e64:	60a0      	str	r0, [r4, #8]
 8001e66:	4620      	mov	r0, r4
 8001e68:	f000 f818 	bl	8001e9c <__sfp>
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	60e0      	str	r0, [r4, #12]
 8001e70:	2104      	movs	r1, #4
 8001e72:	6860      	ldr	r0, [r4, #4]
 8001e74:	f7ff ff82 	bl	8001d7c <std>
 8001e78:	68a0      	ldr	r0, [r4, #8]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	2109      	movs	r1, #9
 8001e7e:	f7ff ff7d 	bl	8001d7c <std>
 8001e82:	68e0      	ldr	r0, [r4, #12]
 8001e84:	2202      	movs	r2, #2
 8001e86:	2112      	movs	r1, #18
 8001e88:	f7ff ff78 	bl	8001d7c <std>
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	61a3      	str	r3, [r4, #24]
 8001e90:	e7d2      	b.n	8001e38 <__sinit+0xc>
 8001e92:	bf00      	nop
 8001e94:	0800324c 	.word	0x0800324c
 8001e98:	08001dc5 	.word	0x08001dc5

08001e9c <__sfp>:
 8001e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e9e:	4607      	mov	r7, r0
 8001ea0:	f7ff ffac 	bl	8001dfc <__sfp_lock_acquire>
 8001ea4:	4b1e      	ldr	r3, [pc, #120]	; (8001f20 <__sfp+0x84>)
 8001ea6:	681e      	ldr	r6, [r3, #0]
 8001ea8:	69b3      	ldr	r3, [r6, #24]
 8001eaa:	b913      	cbnz	r3, 8001eb2 <__sfp+0x16>
 8001eac:	4630      	mov	r0, r6
 8001eae:	f7ff ffbd 	bl	8001e2c <__sinit>
 8001eb2:	3648      	adds	r6, #72	; 0x48
 8001eb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	d503      	bpl.n	8001ec4 <__sfp+0x28>
 8001ebc:	6833      	ldr	r3, [r6, #0]
 8001ebe:	b30b      	cbz	r3, 8001f04 <__sfp+0x68>
 8001ec0:	6836      	ldr	r6, [r6, #0]
 8001ec2:	e7f7      	b.n	8001eb4 <__sfp+0x18>
 8001ec4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001ec8:	b9d5      	cbnz	r5, 8001f00 <__sfp+0x64>
 8001eca:	4b16      	ldr	r3, [pc, #88]	; (8001f24 <__sfp+0x88>)
 8001ecc:	60e3      	str	r3, [r4, #12]
 8001ece:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001ed2:	6665      	str	r5, [r4, #100]	; 0x64
 8001ed4:	f000 f847 	bl	8001f66 <__retarget_lock_init_recursive>
 8001ed8:	f7ff ff96 	bl	8001e08 <__sfp_lock_release>
 8001edc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001ee0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001ee4:	6025      	str	r5, [r4, #0]
 8001ee6:	61a5      	str	r5, [r4, #24]
 8001ee8:	2208      	movs	r2, #8
 8001eea:	4629      	mov	r1, r5
 8001eec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001ef0:	f7ff ff04 	bl	8001cfc <memset>
 8001ef4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001ef8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001efc:	4620      	mov	r0, r4
 8001efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f00:	3468      	adds	r4, #104	; 0x68
 8001f02:	e7d9      	b.n	8001eb8 <__sfp+0x1c>
 8001f04:	2104      	movs	r1, #4
 8001f06:	4638      	mov	r0, r7
 8001f08:	f7ff ff62 	bl	8001dd0 <__sfmoreglue>
 8001f0c:	4604      	mov	r4, r0
 8001f0e:	6030      	str	r0, [r6, #0]
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d1d5      	bne.n	8001ec0 <__sfp+0x24>
 8001f14:	f7ff ff78 	bl	8001e08 <__sfp_lock_release>
 8001f18:	230c      	movs	r3, #12
 8001f1a:	603b      	str	r3, [r7, #0]
 8001f1c:	e7ee      	b.n	8001efc <__sfp+0x60>
 8001f1e:	bf00      	nop
 8001f20:	0800324c 	.word	0x0800324c
 8001f24:	ffff0001 	.word	0xffff0001

08001f28 <_fwalk_reent>:
 8001f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f2c:	4606      	mov	r6, r0
 8001f2e:	4688      	mov	r8, r1
 8001f30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001f34:	2700      	movs	r7, #0
 8001f36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001f3a:	f1b9 0901 	subs.w	r9, r9, #1
 8001f3e:	d505      	bpl.n	8001f4c <_fwalk_reent+0x24>
 8001f40:	6824      	ldr	r4, [r4, #0]
 8001f42:	2c00      	cmp	r4, #0
 8001f44:	d1f7      	bne.n	8001f36 <_fwalk_reent+0xe>
 8001f46:	4638      	mov	r0, r7
 8001f48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f4c:	89ab      	ldrh	r3, [r5, #12]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d907      	bls.n	8001f62 <_fwalk_reent+0x3a>
 8001f52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001f56:	3301      	adds	r3, #1
 8001f58:	d003      	beq.n	8001f62 <_fwalk_reent+0x3a>
 8001f5a:	4629      	mov	r1, r5
 8001f5c:	4630      	mov	r0, r6
 8001f5e:	47c0      	blx	r8
 8001f60:	4307      	orrs	r7, r0
 8001f62:	3568      	adds	r5, #104	; 0x68
 8001f64:	e7e9      	b.n	8001f3a <_fwalk_reent+0x12>

08001f66 <__retarget_lock_init_recursive>:
 8001f66:	4770      	bx	lr

08001f68 <__retarget_lock_acquire_recursive>:
 8001f68:	4770      	bx	lr

08001f6a <__retarget_lock_release_recursive>:
 8001f6a:	4770      	bx	lr

08001f6c <_malloc_r>:
 8001f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f6e:	1ccd      	adds	r5, r1, #3
 8001f70:	f025 0503 	bic.w	r5, r5, #3
 8001f74:	3508      	adds	r5, #8
 8001f76:	2d0c      	cmp	r5, #12
 8001f78:	bf38      	it	cc
 8001f7a:	250c      	movcc	r5, #12
 8001f7c:	2d00      	cmp	r5, #0
 8001f7e:	4606      	mov	r6, r0
 8001f80:	db01      	blt.n	8001f86 <_malloc_r+0x1a>
 8001f82:	42a9      	cmp	r1, r5
 8001f84:	d903      	bls.n	8001f8e <_malloc_r+0x22>
 8001f86:	230c      	movs	r3, #12
 8001f88:	6033      	str	r3, [r6, #0]
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f8e:	f000 ff27 	bl	8002de0 <__malloc_lock>
 8001f92:	4921      	ldr	r1, [pc, #132]	; (8002018 <_malloc_r+0xac>)
 8001f94:	680a      	ldr	r2, [r1, #0]
 8001f96:	4614      	mov	r4, r2
 8001f98:	b99c      	cbnz	r4, 8001fc2 <_malloc_r+0x56>
 8001f9a:	4f20      	ldr	r7, [pc, #128]	; (800201c <_malloc_r+0xb0>)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	b923      	cbnz	r3, 8001faa <_malloc_r+0x3e>
 8001fa0:	4621      	mov	r1, r4
 8001fa2:	4630      	mov	r0, r6
 8001fa4:	f000 fc86 	bl	80028b4 <_sbrk_r>
 8001fa8:	6038      	str	r0, [r7, #0]
 8001faa:	4629      	mov	r1, r5
 8001fac:	4630      	mov	r0, r6
 8001fae:	f000 fc81 	bl	80028b4 <_sbrk_r>
 8001fb2:	1c43      	adds	r3, r0, #1
 8001fb4:	d123      	bne.n	8001ffe <_malloc_r+0x92>
 8001fb6:	230c      	movs	r3, #12
 8001fb8:	6033      	str	r3, [r6, #0]
 8001fba:	4630      	mov	r0, r6
 8001fbc:	f000 ff16 	bl	8002dec <__malloc_unlock>
 8001fc0:	e7e3      	b.n	8001f8a <_malloc_r+0x1e>
 8001fc2:	6823      	ldr	r3, [r4, #0]
 8001fc4:	1b5b      	subs	r3, r3, r5
 8001fc6:	d417      	bmi.n	8001ff8 <_malloc_r+0x8c>
 8001fc8:	2b0b      	cmp	r3, #11
 8001fca:	d903      	bls.n	8001fd4 <_malloc_r+0x68>
 8001fcc:	6023      	str	r3, [r4, #0]
 8001fce:	441c      	add	r4, r3
 8001fd0:	6025      	str	r5, [r4, #0]
 8001fd2:	e004      	b.n	8001fde <_malloc_r+0x72>
 8001fd4:	6863      	ldr	r3, [r4, #4]
 8001fd6:	42a2      	cmp	r2, r4
 8001fd8:	bf0c      	ite	eq
 8001fda:	600b      	streq	r3, [r1, #0]
 8001fdc:	6053      	strne	r3, [r2, #4]
 8001fde:	4630      	mov	r0, r6
 8001fe0:	f000 ff04 	bl	8002dec <__malloc_unlock>
 8001fe4:	f104 000b 	add.w	r0, r4, #11
 8001fe8:	1d23      	adds	r3, r4, #4
 8001fea:	f020 0007 	bic.w	r0, r0, #7
 8001fee:	1ac2      	subs	r2, r0, r3
 8001ff0:	d0cc      	beq.n	8001f8c <_malloc_r+0x20>
 8001ff2:	1a1b      	subs	r3, r3, r0
 8001ff4:	50a3      	str	r3, [r4, r2]
 8001ff6:	e7c9      	b.n	8001f8c <_malloc_r+0x20>
 8001ff8:	4622      	mov	r2, r4
 8001ffa:	6864      	ldr	r4, [r4, #4]
 8001ffc:	e7cc      	b.n	8001f98 <_malloc_r+0x2c>
 8001ffe:	1cc4      	adds	r4, r0, #3
 8002000:	f024 0403 	bic.w	r4, r4, #3
 8002004:	42a0      	cmp	r0, r4
 8002006:	d0e3      	beq.n	8001fd0 <_malloc_r+0x64>
 8002008:	1a21      	subs	r1, r4, r0
 800200a:	4630      	mov	r0, r6
 800200c:	f000 fc52 	bl	80028b4 <_sbrk_r>
 8002010:	3001      	adds	r0, #1
 8002012:	d1dd      	bne.n	8001fd0 <_malloc_r+0x64>
 8002014:	e7cf      	b.n	8001fb6 <_malloc_r+0x4a>
 8002016:	bf00      	nop
 8002018:	20000088 	.word	0x20000088
 800201c:	2000008c 	.word	0x2000008c

08002020 <__ssputs_r>:
 8002020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002024:	688e      	ldr	r6, [r1, #8]
 8002026:	429e      	cmp	r6, r3
 8002028:	4682      	mov	sl, r0
 800202a:	460c      	mov	r4, r1
 800202c:	4690      	mov	r8, r2
 800202e:	461f      	mov	r7, r3
 8002030:	d838      	bhi.n	80020a4 <__ssputs_r+0x84>
 8002032:	898a      	ldrh	r2, [r1, #12]
 8002034:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002038:	d032      	beq.n	80020a0 <__ssputs_r+0x80>
 800203a:	6825      	ldr	r5, [r4, #0]
 800203c:	6909      	ldr	r1, [r1, #16]
 800203e:	eba5 0901 	sub.w	r9, r5, r1
 8002042:	6965      	ldr	r5, [r4, #20]
 8002044:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002048:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800204c:	3301      	adds	r3, #1
 800204e:	444b      	add	r3, r9
 8002050:	106d      	asrs	r5, r5, #1
 8002052:	429d      	cmp	r5, r3
 8002054:	bf38      	it	cc
 8002056:	461d      	movcc	r5, r3
 8002058:	0553      	lsls	r3, r2, #21
 800205a:	d531      	bpl.n	80020c0 <__ssputs_r+0xa0>
 800205c:	4629      	mov	r1, r5
 800205e:	f7ff ff85 	bl	8001f6c <_malloc_r>
 8002062:	4606      	mov	r6, r0
 8002064:	b950      	cbnz	r0, 800207c <__ssputs_r+0x5c>
 8002066:	230c      	movs	r3, #12
 8002068:	f8ca 3000 	str.w	r3, [sl]
 800206c:	89a3      	ldrh	r3, [r4, #12]
 800206e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002072:	81a3      	strh	r3, [r4, #12]
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800207c:	6921      	ldr	r1, [r4, #16]
 800207e:	464a      	mov	r2, r9
 8002080:	f000 fe86 	bl	8002d90 <memcpy>
 8002084:	89a3      	ldrh	r3, [r4, #12]
 8002086:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800208a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800208e:	81a3      	strh	r3, [r4, #12]
 8002090:	6126      	str	r6, [r4, #16]
 8002092:	6165      	str	r5, [r4, #20]
 8002094:	444e      	add	r6, r9
 8002096:	eba5 0509 	sub.w	r5, r5, r9
 800209a:	6026      	str	r6, [r4, #0]
 800209c:	60a5      	str	r5, [r4, #8]
 800209e:	463e      	mov	r6, r7
 80020a0:	42be      	cmp	r6, r7
 80020a2:	d900      	bls.n	80020a6 <__ssputs_r+0x86>
 80020a4:	463e      	mov	r6, r7
 80020a6:	4632      	mov	r2, r6
 80020a8:	6820      	ldr	r0, [r4, #0]
 80020aa:	4641      	mov	r1, r8
 80020ac:	f000 fe7e 	bl	8002dac <memmove>
 80020b0:	68a3      	ldr	r3, [r4, #8]
 80020b2:	6822      	ldr	r2, [r4, #0]
 80020b4:	1b9b      	subs	r3, r3, r6
 80020b6:	4432      	add	r2, r6
 80020b8:	60a3      	str	r3, [r4, #8]
 80020ba:	6022      	str	r2, [r4, #0]
 80020bc:	2000      	movs	r0, #0
 80020be:	e7db      	b.n	8002078 <__ssputs_r+0x58>
 80020c0:	462a      	mov	r2, r5
 80020c2:	f000 fee9 	bl	8002e98 <_realloc_r>
 80020c6:	4606      	mov	r6, r0
 80020c8:	2800      	cmp	r0, #0
 80020ca:	d1e1      	bne.n	8002090 <__ssputs_r+0x70>
 80020cc:	6921      	ldr	r1, [r4, #16]
 80020ce:	4650      	mov	r0, sl
 80020d0:	f000 fe92 	bl	8002df8 <_free_r>
 80020d4:	e7c7      	b.n	8002066 <__ssputs_r+0x46>
	...

080020d8 <_svfiprintf_r>:
 80020d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020dc:	4698      	mov	r8, r3
 80020de:	898b      	ldrh	r3, [r1, #12]
 80020e0:	061b      	lsls	r3, r3, #24
 80020e2:	b09d      	sub	sp, #116	; 0x74
 80020e4:	4607      	mov	r7, r0
 80020e6:	460d      	mov	r5, r1
 80020e8:	4614      	mov	r4, r2
 80020ea:	d50e      	bpl.n	800210a <_svfiprintf_r+0x32>
 80020ec:	690b      	ldr	r3, [r1, #16]
 80020ee:	b963      	cbnz	r3, 800210a <_svfiprintf_r+0x32>
 80020f0:	2140      	movs	r1, #64	; 0x40
 80020f2:	f7ff ff3b 	bl	8001f6c <_malloc_r>
 80020f6:	6028      	str	r0, [r5, #0]
 80020f8:	6128      	str	r0, [r5, #16]
 80020fa:	b920      	cbnz	r0, 8002106 <_svfiprintf_r+0x2e>
 80020fc:	230c      	movs	r3, #12
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	e0d1      	b.n	80022aa <_svfiprintf_r+0x1d2>
 8002106:	2340      	movs	r3, #64	; 0x40
 8002108:	616b      	str	r3, [r5, #20]
 800210a:	2300      	movs	r3, #0
 800210c:	9309      	str	r3, [sp, #36]	; 0x24
 800210e:	2320      	movs	r3, #32
 8002110:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002114:	f8cd 800c 	str.w	r8, [sp, #12]
 8002118:	2330      	movs	r3, #48	; 0x30
 800211a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80022c4 <_svfiprintf_r+0x1ec>
 800211e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002122:	f04f 0901 	mov.w	r9, #1
 8002126:	4623      	mov	r3, r4
 8002128:	469a      	mov	sl, r3
 800212a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800212e:	b10a      	cbz	r2, 8002134 <_svfiprintf_r+0x5c>
 8002130:	2a25      	cmp	r2, #37	; 0x25
 8002132:	d1f9      	bne.n	8002128 <_svfiprintf_r+0x50>
 8002134:	ebba 0b04 	subs.w	fp, sl, r4
 8002138:	d00b      	beq.n	8002152 <_svfiprintf_r+0x7a>
 800213a:	465b      	mov	r3, fp
 800213c:	4622      	mov	r2, r4
 800213e:	4629      	mov	r1, r5
 8002140:	4638      	mov	r0, r7
 8002142:	f7ff ff6d 	bl	8002020 <__ssputs_r>
 8002146:	3001      	adds	r0, #1
 8002148:	f000 80aa 	beq.w	80022a0 <_svfiprintf_r+0x1c8>
 800214c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800214e:	445a      	add	r2, fp
 8002150:	9209      	str	r2, [sp, #36]	; 0x24
 8002152:	f89a 3000 	ldrb.w	r3, [sl]
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80a2 	beq.w	80022a0 <_svfiprintf_r+0x1c8>
 800215c:	2300      	movs	r3, #0
 800215e:	f04f 32ff 	mov.w	r2, #4294967295
 8002162:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002166:	f10a 0a01 	add.w	sl, sl, #1
 800216a:	9304      	str	r3, [sp, #16]
 800216c:	9307      	str	r3, [sp, #28]
 800216e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002172:	931a      	str	r3, [sp, #104]	; 0x68
 8002174:	4654      	mov	r4, sl
 8002176:	2205      	movs	r2, #5
 8002178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800217c:	4851      	ldr	r0, [pc, #324]	; (80022c4 <_svfiprintf_r+0x1ec>)
 800217e:	f7fe f82f 	bl	80001e0 <memchr>
 8002182:	9a04      	ldr	r2, [sp, #16]
 8002184:	b9d8      	cbnz	r0, 80021be <_svfiprintf_r+0xe6>
 8002186:	06d0      	lsls	r0, r2, #27
 8002188:	bf44      	itt	mi
 800218a:	2320      	movmi	r3, #32
 800218c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002190:	0711      	lsls	r1, r2, #28
 8002192:	bf44      	itt	mi
 8002194:	232b      	movmi	r3, #43	; 0x2b
 8002196:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800219a:	f89a 3000 	ldrb.w	r3, [sl]
 800219e:	2b2a      	cmp	r3, #42	; 0x2a
 80021a0:	d015      	beq.n	80021ce <_svfiprintf_r+0xf6>
 80021a2:	9a07      	ldr	r2, [sp, #28]
 80021a4:	4654      	mov	r4, sl
 80021a6:	2000      	movs	r0, #0
 80021a8:	f04f 0c0a 	mov.w	ip, #10
 80021ac:	4621      	mov	r1, r4
 80021ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80021b2:	3b30      	subs	r3, #48	; 0x30
 80021b4:	2b09      	cmp	r3, #9
 80021b6:	d94e      	bls.n	8002256 <_svfiprintf_r+0x17e>
 80021b8:	b1b0      	cbz	r0, 80021e8 <_svfiprintf_r+0x110>
 80021ba:	9207      	str	r2, [sp, #28]
 80021bc:	e014      	b.n	80021e8 <_svfiprintf_r+0x110>
 80021be:	eba0 0308 	sub.w	r3, r0, r8
 80021c2:	fa09 f303 	lsl.w	r3, r9, r3
 80021c6:	4313      	orrs	r3, r2
 80021c8:	9304      	str	r3, [sp, #16]
 80021ca:	46a2      	mov	sl, r4
 80021cc:	e7d2      	b.n	8002174 <_svfiprintf_r+0x9c>
 80021ce:	9b03      	ldr	r3, [sp, #12]
 80021d0:	1d19      	adds	r1, r3, #4
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	9103      	str	r1, [sp, #12]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	bfbb      	ittet	lt
 80021da:	425b      	neglt	r3, r3
 80021dc:	f042 0202 	orrlt.w	r2, r2, #2
 80021e0:	9307      	strge	r3, [sp, #28]
 80021e2:	9307      	strlt	r3, [sp, #28]
 80021e4:	bfb8      	it	lt
 80021e6:	9204      	strlt	r2, [sp, #16]
 80021e8:	7823      	ldrb	r3, [r4, #0]
 80021ea:	2b2e      	cmp	r3, #46	; 0x2e
 80021ec:	d10c      	bne.n	8002208 <_svfiprintf_r+0x130>
 80021ee:	7863      	ldrb	r3, [r4, #1]
 80021f0:	2b2a      	cmp	r3, #42	; 0x2a
 80021f2:	d135      	bne.n	8002260 <_svfiprintf_r+0x188>
 80021f4:	9b03      	ldr	r3, [sp, #12]
 80021f6:	1d1a      	adds	r2, r3, #4
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	9203      	str	r2, [sp, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bfb8      	it	lt
 8002200:	f04f 33ff 	movlt.w	r3, #4294967295
 8002204:	3402      	adds	r4, #2
 8002206:	9305      	str	r3, [sp, #20]
 8002208:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80022d4 <_svfiprintf_r+0x1fc>
 800220c:	7821      	ldrb	r1, [r4, #0]
 800220e:	2203      	movs	r2, #3
 8002210:	4650      	mov	r0, sl
 8002212:	f7fd ffe5 	bl	80001e0 <memchr>
 8002216:	b140      	cbz	r0, 800222a <_svfiprintf_r+0x152>
 8002218:	2340      	movs	r3, #64	; 0x40
 800221a:	eba0 000a 	sub.w	r0, r0, sl
 800221e:	fa03 f000 	lsl.w	r0, r3, r0
 8002222:	9b04      	ldr	r3, [sp, #16]
 8002224:	4303      	orrs	r3, r0
 8002226:	3401      	adds	r4, #1
 8002228:	9304      	str	r3, [sp, #16]
 800222a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800222e:	4826      	ldr	r0, [pc, #152]	; (80022c8 <_svfiprintf_r+0x1f0>)
 8002230:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002234:	2206      	movs	r2, #6
 8002236:	f7fd ffd3 	bl	80001e0 <memchr>
 800223a:	2800      	cmp	r0, #0
 800223c:	d038      	beq.n	80022b0 <_svfiprintf_r+0x1d8>
 800223e:	4b23      	ldr	r3, [pc, #140]	; (80022cc <_svfiprintf_r+0x1f4>)
 8002240:	bb1b      	cbnz	r3, 800228a <_svfiprintf_r+0x1b2>
 8002242:	9b03      	ldr	r3, [sp, #12]
 8002244:	3307      	adds	r3, #7
 8002246:	f023 0307 	bic.w	r3, r3, #7
 800224a:	3308      	adds	r3, #8
 800224c:	9303      	str	r3, [sp, #12]
 800224e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002250:	4433      	add	r3, r6
 8002252:	9309      	str	r3, [sp, #36]	; 0x24
 8002254:	e767      	b.n	8002126 <_svfiprintf_r+0x4e>
 8002256:	fb0c 3202 	mla	r2, ip, r2, r3
 800225a:	460c      	mov	r4, r1
 800225c:	2001      	movs	r0, #1
 800225e:	e7a5      	b.n	80021ac <_svfiprintf_r+0xd4>
 8002260:	2300      	movs	r3, #0
 8002262:	3401      	adds	r4, #1
 8002264:	9305      	str	r3, [sp, #20]
 8002266:	4619      	mov	r1, r3
 8002268:	f04f 0c0a 	mov.w	ip, #10
 800226c:	4620      	mov	r0, r4
 800226e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002272:	3a30      	subs	r2, #48	; 0x30
 8002274:	2a09      	cmp	r2, #9
 8002276:	d903      	bls.n	8002280 <_svfiprintf_r+0x1a8>
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0c5      	beq.n	8002208 <_svfiprintf_r+0x130>
 800227c:	9105      	str	r1, [sp, #20]
 800227e:	e7c3      	b.n	8002208 <_svfiprintf_r+0x130>
 8002280:	fb0c 2101 	mla	r1, ip, r1, r2
 8002284:	4604      	mov	r4, r0
 8002286:	2301      	movs	r3, #1
 8002288:	e7f0      	b.n	800226c <_svfiprintf_r+0x194>
 800228a:	ab03      	add	r3, sp, #12
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	462a      	mov	r2, r5
 8002290:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <_svfiprintf_r+0x1f8>)
 8002292:	a904      	add	r1, sp, #16
 8002294:	4638      	mov	r0, r7
 8002296:	f3af 8000 	nop.w
 800229a:	1c42      	adds	r2, r0, #1
 800229c:	4606      	mov	r6, r0
 800229e:	d1d6      	bne.n	800224e <_svfiprintf_r+0x176>
 80022a0:	89ab      	ldrh	r3, [r5, #12]
 80022a2:	065b      	lsls	r3, r3, #25
 80022a4:	f53f af2c 	bmi.w	8002100 <_svfiprintf_r+0x28>
 80022a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80022aa:	b01d      	add	sp, #116	; 0x74
 80022ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022b0:	ab03      	add	r3, sp, #12
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	462a      	mov	r2, r5
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <_svfiprintf_r+0x1f8>)
 80022b8:	a904      	add	r1, sp, #16
 80022ba:	4638      	mov	r0, r7
 80022bc:	f000 f9d4 	bl	8002668 <_printf_i>
 80022c0:	e7eb      	b.n	800229a <_svfiprintf_r+0x1c2>
 80022c2:	bf00      	nop
 80022c4:	080032b0 	.word	0x080032b0
 80022c8:	080032ba 	.word	0x080032ba
 80022cc:	00000000 	.word	0x00000000
 80022d0:	08002021 	.word	0x08002021
 80022d4:	080032b6 	.word	0x080032b6

080022d8 <__sfputc_r>:
 80022d8:	6893      	ldr	r3, [r2, #8]
 80022da:	3b01      	subs	r3, #1
 80022dc:	2b00      	cmp	r3, #0
 80022de:	b410      	push	{r4}
 80022e0:	6093      	str	r3, [r2, #8]
 80022e2:	da08      	bge.n	80022f6 <__sfputc_r+0x1e>
 80022e4:	6994      	ldr	r4, [r2, #24]
 80022e6:	42a3      	cmp	r3, r4
 80022e8:	db01      	blt.n	80022ee <__sfputc_r+0x16>
 80022ea:	290a      	cmp	r1, #10
 80022ec:	d103      	bne.n	80022f6 <__sfputc_r+0x1e>
 80022ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022f2:	f000 bb33 	b.w	800295c <__swbuf_r>
 80022f6:	6813      	ldr	r3, [r2, #0]
 80022f8:	1c58      	adds	r0, r3, #1
 80022fa:	6010      	str	r0, [r2, #0]
 80022fc:	7019      	strb	r1, [r3, #0]
 80022fe:	4608      	mov	r0, r1
 8002300:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002304:	4770      	bx	lr

08002306 <__sfputs_r>:
 8002306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002308:	4606      	mov	r6, r0
 800230a:	460f      	mov	r7, r1
 800230c:	4614      	mov	r4, r2
 800230e:	18d5      	adds	r5, r2, r3
 8002310:	42ac      	cmp	r4, r5
 8002312:	d101      	bne.n	8002318 <__sfputs_r+0x12>
 8002314:	2000      	movs	r0, #0
 8002316:	e007      	b.n	8002328 <__sfputs_r+0x22>
 8002318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800231c:	463a      	mov	r2, r7
 800231e:	4630      	mov	r0, r6
 8002320:	f7ff ffda 	bl	80022d8 <__sfputc_r>
 8002324:	1c43      	adds	r3, r0, #1
 8002326:	d1f3      	bne.n	8002310 <__sfputs_r+0xa>
 8002328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800232c <_vfiprintf_r>:
 800232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002330:	460d      	mov	r5, r1
 8002332:	b09d      	sub	sp, #116	; 0x74
 8002334:	4614      	mov	r4, r2
 8002336:	4698      	mov	r8, r3
 8002338:	4606      	mov	r6, r0
 800233a:	b118      	cbz	r0, 8002344 <_vfiprintf_r+0x18>
 800233c:	6983      	ldr	r3, [r0, #24]
 800233e:	b90b      	cbnz	r3, 8002344 <_vfiprintf_r+0x18>
 8002340:	f7ff fd74 	bl	8001e2c <__sinit>
 8002344:	4b89      	ldr	r3, [pc, #548]	; (800256c <_vfiprintf_r+0x240>)
 8002346:	429d      	cmp	r5, r3
 8002348:	d11b      	bne.n	8002382 <_vfiprintf_r+0x56>
 800234a:	6875      	ldr	r5, [r6, #4]
 800234c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800234e:	07d9      	lsls	r1, r3, #31
 8002350:	d405      	bmi.n	800235e <_vfiprintf_r+0x32>
 8002352:	89ab      	ldrh	r3, [r5, #12]
 8002354:	059a      	lsls	r2, r3, #22
 8002356:	d402      	bmi.n	800235e <_vfiprintf_r+0x32>
 8002358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800235a:	f7ff fe05 	bl	8001f68 <__retarget_lock_acquire_recursive>
 800235e:	89ab      	ldrh	r3, [r5, #12]
 8002360:	071b      	lsls	r3, r3, #28
 8002362:	d501      	bpl.n	8002368 <_vfiprintf_r+0x3c>
 8002364:	692b      	ldr	r3, [r5, #16]
 8002366:	b9eb      	cbnz	r3, 80023a4 <_vfiprintf_r+0x78>
 8002368:	4629      	mov	r1, r5
 800236a:	4630      	mov	r0, r6
 800236c:	f000 fb5a 	bl	8002a24 <__swsetup_r>
 8002370:	b1c0      	cbz	r0, 80023a4 <_vfiprintf_r+0x78>
 8002372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002374:	07dc      	lsls	r4, r3, #31
 8002376:	d50e      	bpl.n	8002396 <_vfiprintf_r+0x6a>
 8002378:	f04f 30ff 	mov.w	r0, #4294967295
 800237c:	b01d      	add	sp, #116	; 0x74
 800237e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002382:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <_vfiprintf_r+0x244>)
 8002384:	429d      	cmp	r5, r3
 8002386:	d101      	bne.n	800238c <_vfiprintf_r+0x60>
 8002388:	68b5      	ldr	r5, [r6, #8]
 800238a:	e7df      	b.n	800234c <_vfiprintf_r+0x20>
 800238c:	4b79      	ldr	r3, [pc, #484]	; (8002574 <_vfiprintf_r+0x248>)
 800238e:	429d      	cmp	r5, r3
 8002390:	bf08      	it	eq
 8002392:	68f5      	ldreq	r5, [r6, #12]
 8002394:	e7da      	b.n	800234c <_vfiprintf_r+0x20>
 8002396:	89ab      	ldrh	r3, [r5, #12]
 8002398:	0598      	lsls	r0, r3, #22
 800239a:	d4ed      	bmi.n	8002378 <_vfiprintf_r+0x4c>
 800239c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800239e:	f7ff fde4 	bl	8001f6a <__retarget_lock_release_recursive>
 80023a2:	e7e9      	b.n	8002378 <_vfiprintf_r+0x4c>
 80023a4:	2300      	movs	r3, #0
 80023a6:	9309      	str	r3, [sp, #36]	; 0x24
 80023a8:	2320      	movs	r3, #32
 80023aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80023ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80023b2:	2330      	movs	r3, #48	; 0x30
 80023b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002578 <_vfiprintf_r+0x24c>
 80023b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80023bc:	f04f 0901 	mov.w	r9, #1
 80023c0:	4623      	mov	r3, r4
 80023c2:	469a      	mov	sl, r3
 80023c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80023c8:	b10a      	cbz	r2, 80023ce <_vfiprintf_r+0xa2>
 80023ca:	2a25      	cmp	r2, #37	; 0x25
 80023cc:	d1f9      	bne.n	80023c2 <_vfiprintf_r+0x96>
 80023ce:	ebba 0b04 	subs.w	fp, sl, r4
 80023d2:	d00b      	beq.n	80023ec <_vfiprintf_r+0xc0>
 80023d4:	465b      	mov	r3, fp
 80023d6:	4622      	mov	r2, r4
 80023d8:	4629      	mov	r1, r5
 80023da:	4630      	mov	r0, r6
 80023dc:	f7ff ff93 	bl	8002306 <__sfputs_r>
 80023e0:	3001      	adds	r0, #1
 80023e2:	f000 80aa 	beq.w	800253a <_vfiprintf_r+0x20e>
 80023e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023e8:	445a      	add	r2, fp
 80023ea:	9209      	str	r2, [sp, #36]	; 0x24
 80023ec:	f89a 3000 	ldrb.w	r3, [sl]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 80a2 	beq.w	800253a <_vfiprintf_r+0x20e>
 80023f6:	2300      	movs	r3, #0
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002400:	f10a 0a01 	add.w	sl, sl, #1
 8002404:	9304      	str	r3, [sp, #16]
 8002406:	9307      	str	r3, [sp, #28]
 8002408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800240c:	931a      	str	r3, [sp, #104]	; 0x68
 800240e:	4654      	mov	r4, sl
 8002410:	2205      	movs	r2, #5
 8002412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002416:	4858      	ldr	r0, [pc, #352]	; (8002578 <_vfiprintf_r+0x24c>)
 8002418:	f7fd fee2 	bl	80001e0 <memchr>
 800241c:	9a04      	ldr	r2, [sp, #16]
 800241e:	b9d8      	cbnz	r0, 8002458 <_vfiprintf_r+0x12c>
 8002420:	06d1      	lsls	r1, r2, #27
 8002422:	bf44      	itt	mi
 8002424:	2320      	movmi	r3, #32
 8002426:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800242a:	0713      	lsls	r3, r2, #28
 800242c:	bf44      	itt	mi
 800242e:	232b      	movmi	r3, #43	; 0x2b
 8002430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002434:	f89a 3000 	ldrb.w	r3, [sl]
 8002438:	2b2a      	cmp	r3, #42	; 0x2a
 800243a:	d015      	beq.n	8002468 <_vfiprintf_r+0x13c>
 800243c:	9a07      	ldr	r2, [sp, #28]
 800243e:	4654      	mov	r4, sl
 8002440:	2000      	movs	r0, #0
 8002442:	f04f 0c0a 	mov.w	ip, #10
 8002446:	4621      	mov	r1, r4
 8002448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800244c:	3b30      	subs	r3, #48	; 0x30
 800244e:	2b09      	cmp	r3, #9
 8002450:	d94e      	bls.n	80024f0 <_vfiprintf_r+0x1c4>
 8002452:	b1b0      	cbz	r0, 8002482 <_vfiprintf_r+0x156>
 8002454:	9207      	str	r2, [sp, #28]
 8002456:	e014      	b.n	8002482 <_vfiprintf_r+0x156>
 8002458:	eba0 0308 	sub.w	r3, r0, r8
 800245c:	fa09 f303 	lsl.w	r3, r9, r3
 8002460:	4313      	orrs	r3, r2
 8002462:	9304      	str	r3, [sp, #16]
 8002464:	46a2      	mov	sl, r4
 8002466:	e7d2      	b.n	800240e <_vfiprintf_r+0xe2>
 8002468:	9b03      	ldr	r3, [sp, #12]
 800246a:	1d19      	adds	r1, r3, #4
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	9103      	str	r1, [sp, #12]
 8002470:	2b00      	cmp	r3, #0
 8002472:	bfbb      	ittet	lt
 8002474:	425b      	neglt	r3, r3
 8002476:	f042 0202 	orrlt.w	r2, r2, #2
 800247a:	9307      	strge	r3, [sp, #28]
 800247c:	9307      	strlt	r3, [sp, #28]
 800247e:	bfb8      	it	lt
 8002480:	9204      	strlt	r2, [sp, #16]
 8002482:	7823      	ldrb	r3, [r4, #0]
 8002484:	2b2e      	cmp	r3, #46	; 0x2e
 8002486:	d10c      	bne.n	80024a2 <_vfiprintf_r+0x176>
 8002488:	7863      	ldrb	r3, [r4, #1]
 800248a:	2b2a      	cmp	r3, #42	; 0x2a
 800248c:	d135      	bne.n	80024fa <_vfiprintf_r+0x1ce>
 800248e:	9b03      	ldr	r3, [sp, #12]
 8002490:	1d1a      	adds	r2, r3, #4
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	9203      	str	r2, [sp, #12]
 8002496:	2b00      	cmp	r3, #0
 8002498:	bfb8      	it	lt
 800249a:	f04f 33ff 	movlt.w	r3, #4294967295
 800249e:	3402      	adds	r4, #2
 80024a0:	9305      	str	r3, [sp, #20]
 80024a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002588 <_vfiprintf_r+0x25c>
 80024a6:	7821      	ldrb	r1, [r4, #0]
 80024a8:	2203      	movs	r2, #3
 80024aa:	4650      	mov	r0, sl
 80024ac:	f7fd fe98 	bl	80001e0 <memchr>
 80024b0:	b140      	cbz	r0, 80024c4 <_vfiprintf_r+0x198>
 80024b2:	2340      	movs	r3, #64	; 0x40
 80024b4:	eba0 000a 	sub.w	r0, r0, sl
 80024b8:	fa03 f000 	lsl.w	r0, r3, r0
 80024bc:	9b04      	ldr	r3, [sp, #16]
 80024be:	4303      	orrs	r3, r0
 80024c0:	3401      	adds	r4, #1
 80024c2:	9304      	str	r3, [sp, #16]
 80024c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024c8:	482c      	ldr	r0, [pc, #176]	; (800257c <_vfiprintf_r+0x250>)
 80024ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80024ce:	2206      	movs	r2, #6
 80024d0:	f7fd fe86 	bl	80001e0 <memchr>
 80024d4:	2800      	cmp	r0, #0
 80024d6:	d03f      	beq.n	8002558 <_vfiprintf_r+0x22c>
 80024d8:	4b29      	ldr	r3, [pc, #164]	; (8002580 <_vfiprintf_r+0x254>)
 80024da:	bb1b      	cbnz	r3, 8002524 <_vfiprintf_r+0x1f8>
 80024dc:	9b03      	ldr	r3, [sp, #12]
 80024de:	3307      	adds	r3, #7
 80024e0:	f023 0307 	bic.w	r3, r3, #7
 80024e4:	3308      	adds	r3, #8
 80024e6:	9303      	str	r3, [sp, #12]
 80024e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024ea:	443b      	add	r3, r7
 80024ec:	9309      	str	r3, [sp, #36]	; 0x24
 80024ee:	e767      	b.n	80023c0 <_vfiprintf_r+0x94>
 80024f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80024f4:	460c      	mov	r4, r1
 80024f6:	2001      	movs	r0, #1
 80024f8:	e7a5      	b.n	8002446 <_vfiprintf_r+0x11a>
 80024fa:	2300      	movs	r3, #0
 80024fc:	3401      	adds	r4, #1
 80024fe:	9305      	str	r3, [sp, #20]
 8002500:	4619      	mov	r1, r3
 8002502:	f04f 0c0a 	mov.w	ip, #10
 8002506:	4620      	mov	r0, r4
 8002508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800250c:	3a30      	subs	r2, #48	; 0x30
 800250e:	2a09      	cmp	r2, #9
 8002510:	d903      	bls.n	800251a <_vfiprintf_r+0x1ee>
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0c5      	beq.n	80024a2 <_vfiprintf_r+0x176>
 8002516:	9105      	str	r1, [sp, #20]
 8002518:	e7c3      	b.n	80024a2 <_vfiprintf_r+0x176>
 800251a:	fb0c 2101 	mla	r1, ip, r1, r2
 800251e:	4604      	mov	r4, r0
 8002520:	2301      	movs	r3, #1
 8002522:	e7f0      	b.n	8002506 <_vfiprintf_r+0x1da>
 8002524:	ab03      	add	r3, sp, #12
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	462a      	mov	r2, r5
 800252a:	4b16      	ldr	r3, [pc, #88]	; (8002584 <_vfiprintf_r+0x258>)
 800252c:	a904      	add	r1, sp, #16
 800252e:	4630      	mov	r0, r6
 8002530:	f3af 8000 	nop.w
 8002534:	4607      	mov	r7, r0
 8002536:	1c78      	adds	r0, r7, #1
 8002538:	d1d6      	bne.n	80024e8 <_vfiprintf_r+0x1bc>
 800253a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800253c:	07d9      	lsls	r1, r3, #31
 800253e:	d405      	bmi.n	800254c <_vfiprintf_r+0x220>
 8002540:	89ab      	ldrh	r3, [r5, #12]
 8002542:	059a      	lsls	r2, r3, #22
 8002544:	d402      	bmi.n	800254c <_vfiprintf_r+0x220>
 8002546:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002548:	f7ff fd0f 	bl	8001f6a <__retarget_lock_release_recursive>
 800254c:	89ab      	ldrh	r3, [r5, #12]
 800254e:	065b      	lsls	r3, r3, #25
 8002550:	f53f af12 	bmi.w	8002378 <_vfiprintf_r+0x4c>
 8002554:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002556:	e711      	b.n	800237c <_vfiprintf_r+0x50>
 8002558:	ab03      	add	r3, sp, #12
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	462a      	mov	r2, r5
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <_vfiprintf_r+0x258>)
 8002560:	a904      	add	r1, sp, #16
 8002562:	4630      	mov	r0, r6
 8002564:	f000 f880 	bl	8002668 <_printf_i>
 8002568:	e7e4      	b.n	8002534 <_vfiprintf_r+0x208>
 800256a:	bf00      	nop
 800256c:	08003270 	.word	0x08003270
 8002570:	08003290 	.word	0x08003290
 8002574:	08003250 	.word	0x08003250
 8002578:	080032b0 	.word	0x080032b0
 800257c:	080032ba 	.word	0x080032ba
 8002580:	00000000 	.word	0x00000000
 8002584:	08002307 	.word	0x08002307
 8002588:	080032b6 	.word	0x080032b6

0800258c <_printf_common>:
 800258c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002590:	4616      	mov	r6, r2
 8002592:	4699      	mov	r9, r3
 8002594:	688a      	ldr	r2, [r1, #8]
 8002596:	690b      	ldr	r3, [r1, #16]
 8002598:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800259c:	4293      	cmp	r3, r2
 800259e:	bfb8      	it	lt
 80025a0:	4613      	movlt	r3, r2
 80025a2:	6033      	str	r3, [r6, #0]
 80025a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80025a8:	4607      	mov	r7, r0
 80025aa:	460c      	mov	r4, r1
 80025ac:	b10a      	cbz	r2, 80025b2 <_printf_common+0x26>
 80025ae:	3301      	adds	r3, #1
 80025b0:	6033      	str	r3, [r6, #0]
 80025b2:	6823      	ldr	r3, [r4, #0]
 80025b4:	0699      	lsls	r1, r3, #26
 80025b6:	bf42      	ittt	mi
 80025b8:	6833      	ldrmi	r3, [r6, #0]
 80025ba:	3302      	addmi	r3, #2
 80025bc:	6033      	strmi	r3, [r6, #0]
 80025be:	6825      	ldr	r5, [r4, #0]
 80025c0:	f015 0506 	ands.w	r5, r5, #6
 80025c4:	d106      	bne.n	80025d4 <_printf_common+0x48>
 80025c6:	f104 0a19 	add.w	sl, r4, #25
 80025ca:	68e3      	ldr	r3, [r4, #12]
 80025cc:	6832      	ldr	r2, [r6, #0]
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	42ab      	cmp	r3, r5
 80025d2:	dc26      	bgt.n	8002622 <_printf_common+0x96>
 80025d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80025d8:	1e13      	subs	r3, r2, #0
 80025da:	6822      	ldr	r2, [r4, #0]
 80025dc:	bf18      	it	ne
 80025de:	2301      	movne	r3, #1
 80025e0:	0692      	lsls	r2, r2, #26
 80025e2:	d42b      	bmi.n	800263c <_printf_common+0xb0>
 80025e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80025e8:	4649      	mov	r1, r9
 80025ea:	4638      	mov	r0, r7
 80025ec:	47c0      	blx	r8
 80025ee:	3001      	adds	r0, #1
 80025f0:	d01e      	beq.n	8002630 <_printf_common+0xa4>
 80025f2:	6823      	ldr	r3, [r4, #0]
 80025f4:	68e5      	ldr	r5, [r4, #12]
 80025f6:	6832      	ldr	r2, [r6, #0]
 80025f8:	f003 0306 	and.w	r3, r3, #6
 80025fc:	2b04      	cmp	r3, #4
 80025fe:	bf08      	it	eq
 8002600:	1aad      	subeq	r5, r5, r2
 8002602:	68a3      	ldr	r3, [r4, #8]
 8002604:	6922      	ldr	r2, [r4, #16]
 8002606:	bf0c      	ite	eq
 8002608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800260c:	2500      	movne	r5, #0
 800260e:	4293      	cmp	r3, r2
 8002610:	bfc4      	itt	gt
 8002612:	1a9b      	subgt	r3, r3, r2
 8002614:	18ed      	addgt	r5, r5, r3
 8002616:	2600      	movs	r6, #0
 8002618:	341a      	adds	r4, #26
 800261a:	42b5      	cmp	r5, r6
 800261c:	d11a      	bne.n	8002654 <_printf_common+0xc8>
 800261e:	2000      	movs	r0, #0
 8002620:	e008      	b.n	8002634 <_printf_common+0xa8>
 8002622:	2301      	movs	r3, #1
 8002624:	4652      	mov	r2, sl
 8002626:	4649      	mov	r1, r9
 8002628:	4638      	mov	r0, r7
 800262a:	47c0      	blx	r8
 800262c:	3001      	adds	r0, #1
 800262e:	d103      	bne.n	8002638 <_printf_common+0xac>
 8002630:	f04f 30ff 	mov.w	r0, #4294967295
 8002634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002638:	3501      	adds	r5, #1
 800263a:	e7c6      	b.n	80025ca <_printf_common+0x3e>
 800263c:	18e1      	adds	r1, r4, r3
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	2030      	movs	r0, #48	; 0x30
 8002642:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002646:	4422      	add	r2, r4
 8002648:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800264c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002650:	3302      	adds	r3, #2
 8002652:	e7c7      	b.n	80025e4 <_printf_common+0x58>
 8002654:	2301      	movs	r3, #1
 8002656:	4622      	mov	r2, r4
 8002658:	4649      	mov	r1, r9
 800265a:	4638      	mov	r0, r7
 800265c:	47c0      	blx	r8
 800265e:	3001      	adds	r0, #1
 8002660:	d0e6      	beq.n	8002630 <_printf_common+0xa4>
 8002662:	3601      	adds	r6, #1
 8002664:	e7d9      	b.n	800261a <_printf_common+0x8e>
	...

08002668 <_printf_i>:
 8002668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800266c:	460c      	mov	r4, r1
 800266e:	4691      	mov	r9, r2
 8002670:	7e27      	ldrb	r7, [r4, #24]
 8002672:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002674:	2f78      	cmp	r7, #120	; 0x78
 8002676:	4680      	mov	r8, r0
 8002678:	469a      	mov	sl, r3
 800267a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800267e:	d807      	bhi.n	8002690 <_printf_i+0x28>
 8002680:	2f62      	cmp	r7, #98	; 0x62
 8002682:	d80a      	bhi.n	800269a <_printf_i+0x32>
 8002684:	2f00      	cmp	r7, #0
 8002686:	f000 80d8 	beq.w	800283a <_printf_i+0x1d2>
 800268a:	2f58      	cmp	r7, #88	; 0x58
 800268c:	f000 80a3 	beq.w	80027d6 <_printf_i+0x16e>
 8002690:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002694:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002698:	e03a      	b.n	8002710 <_printf_i+0xa8>
 800269a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800269e:	2b15      	cmp	r3, #21
 80026a0:	d8f6      	bhi.n	8002690 <_printf_i+0x28>
 80026a2:	a001      	add	r0, pc, #4	; (adr r0, 80026a8 <_printf_i+0x40>)
 80026a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80026a8:	08002701 	.word	0x08002701
 80026ac:	08002715 	.word	0x08002715
 80026b0:	08002691 	.word	0x08002691
 80026b4:	08002691 	.word	0x08002691
 80026b8:	08002691 	.word	0x08002691
 80026bc:	08002691 	.word	0x08002691
 80026c0:	08002715 	.word	0x08002715
 80026c4:	08002691 	.word	0x08002691
 80026c8:	08002691 	.word	0x08002691
 80026cc:	08002691 	.word	0x08002691
 80026d0:	08002691 	.word	0x08002691
 80026d4:	08002821 	.word	0x08002821
 80026d8:	08002745 	.word	0x08002745
 80026dc:	08002803 	.word	0x08002803
 80026e0:	08002691 	.word	0x08002691
 80026e4:	08002691 	.word	0x08002691
 80026e8:	08002843 	.word	0x08002843
 80026ec:	08002691 	.word	0x08002691
 80026f0:	08002745 	.word	0x08002745
 80026f4:	08002691 	.word	0x08002691
 80026f8:	08002691 	.word	0x08002691
 80026fc:	0800280b 	.word	0x0800280b
 8002700:	680b      	ldr	r3, [r1, #0]
 8002702:	1d1a      	adds	r2, r3, #4
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	600a      	str	r2, [r1, #0]
 8002708:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800270c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002710:	2301      	movs	r3, #1
 8002712:	e0a3      	b.n	800285c <_printf_i+0x1f4>
 8002714:	6825      	ldr	r5, [r4, #0]
 8002716:	6808      	ldr	r0, [r1, #0]
 8002718:	062e      	lsls	r6, r5, #24
 800271a:	f100 0304 	add.w	r3, r0, #4
 800271e:	d50a      	bpl.n	8002736 <_printf_i+0xce>
 8002720:	6805      	ldr	r5, [r0, #0]
 8002722:	600b      	str	r3, [r1, #0]
 8002724:	2d00      	cmp	r5, #0
 8002726:	da03      	bge.n	8002730 <_printf_i+0xc8>
 8002728:	232d      	movs	r3, #45	; 0x2d
 800272a:	426d      	negs	r5, r5
 800272c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002730:	485e      	ldr	r0, [pc, #376]	; (80028ac <_printf_i+0x244>)
 8002732:	230a      	movs	r3, #10
 8002734:	e019      	b.n	800276a <_printf_i+0x102>
 8002736:	f015 0f40 	tst.w	r5, #64	; 0x40
 800273a:	6805      	ldr	r5, [r0, #0]
 800273c:	600b      	str	r3, [r1, #0]
 800273e:	bf18      	it	ne
 8002740:	b22d      	sxthne	r5, r5
 8002742:	e7ef      	b.n	8002724 <_printf_i+0xbc>
 8002744:	680b      	ldr	r3, [r1, #0]
 8002746:	6825      	ldr	r5, [r4, #0]
 8002748:	1d18      	adds	r0, r3, #4
 800274a:	6008      	str	r0, [r1, #0]
 800274c:	0628      	lsls	r0, r5, #24
 800274e:	d501      	bpl.n	8002754 <_printf_i+0xec>
 8002750:	681d      	ldr	r5, [r3, #0]
 8002752:	e002      	b.n	800275a <_printf_i+0xf2>
 8002754:	0669      	lsls	r1, r5, #25
 8002756:	d5fb      	bpl.n	8002750 <_printf_i+0xe8>
 8002758:	881d      	ldrh	r5, [r3, #0]
 800275a:	4854      	ldr	r0, [pc, #336]	; (80028ac <_printf_i+0x244>)
 800275c:	2f6f      	cmp	r7, #111	; 0x6f
 800275e:	bf0c      	ite	eq
 8002760:	2308      	moveq	r3, #8
 8002762:	230a      	movne	r3, #10
 8002764:	2100      	movs	r1, #0
 8002766:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800276a:	6866      	ldr	r6, [r4, #4]
 800276c:	60a6      	str	r6, [r4, #8]
 800276e:	2e00      	cmp	r6, #0
 8002770:	bfa2      	ittt	ge
 8002772:	6821      	ldrge	r1, [r4, #0]
 8002774:	f021 0104 	bicge.w	r1, r1, #4
 8002778:	6021      	strge	r1, [r4, #0]
 800277a:	b90d      	cbnz	r5, 8002780 <_printf_i+0x118>
 800277c:	2e00      	cmp	r6, #0
 800277e:	d04d      	beq.n	800281c <_printf_i+0x1b4>
 8002780:	4616      	mov	r6, r2
 8002782:	fbb5 f1f3 	udiv	r1, r5, r3
 8002786:	fb03 5711 	mls	r7, r3, r1, r5
 800278a:	5dc7      	ldrb	r7, [r0, r7]
 800278c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002790:	462f      	mov	r7, r5
 8002792:	42bb      	cmp	r3, r7
 8002794:	460d      	mov	r5, r1
 8002796:	d9f4      	bls.n	8002782 <_printf_i+0x11a>
 8002798:	2b08      	cmp	r3, #8
 800279a:	d10b      	bne.n	80027b4 <_printf_i+0x14c>
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	07df      	lsls	r7, r3, #31
 80027a0:	d508      	bpl.n	80027b4 <_printf_i+0x14c>
 80027a2:	6923      	ldr	r3, [r4, #16]
 80027a4:	6861      	ldr	r1, [r4, #4]
 80027a6:	4299      	cmp	r1, r3
 80027a8:	bfde      	ittt	le
 80027aa:	2330      	movle	r3, #48	; 0x30
 80027ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80027b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80027b4:	1b92      	subs	r2, r2, r6
 80027b6:	6122      	str	r2, [r4, #16]
 80027b8:	f8cd a000 	str.w	sl, [sp]
 80027bc:	464b      	mov	r3, r9
 80027be:	aa03      	add	r2, sp, #12
 80027c0:	4621      	mov	r1, r4
 80027c2:	4640      	mov	r0, r8
 80027c4:	f7ff fee2 	bl	800258c <_printf_common>
 80027c8:	3001      	adds	r0, #1
 80027ca:	d14c      	bne.n	8002866 <_printf_i+0x1fe>
 80027cc:	f04f 30ff 	mov.w	r0, #4294967295
 80027d0:	b004      	add	sp, #16
 80027d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027d6:	4835      	ldr	r0, [pc, #212]	; (80028ac <_printf_i+0x244>)
 80027d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80027dc:	6823      	ldr	r3, [r4, #0]
 80027de:	680e      	ldr	r6, [r1, #0]
 80027e0:	061f      	lsls	r7, r3, #24
 80027e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80027e6:	600e      	str	r6, [r1, #0]
 80027e8:	d514      	bpl.n	8002814 <_printf_i+0x1ac>
 80027ea:	07d9      	lsls	r1, r3, #31
 80027ec:	bf44      	itt	mi
 80027ee:	f043 0320 	orrmi.w	r3, r3, #32
 80027f2:	6023      	strmi	r3, [r4, #0]
 80027f4:	b91d      	cbnz	r5, 80027fe <_printf_i+0x196>
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	f023 0320 	bic.w	r3, r3, #32
 80027fc:	6023      	str	r3, [r4, #0]
 80027fe:	2310      	movs	r3, #16
 8002800:	e7b0      	b.n	8002764 <_printf_i+0xfc>
 8002802:	6823      	ldr	r3, [r4, #0]
 8002804:	f043 0320 	orr.w	r3, r3, #32
 8002808:	6023      	str	r3, [r4, #0]
 800280a:	2378      	movs	r3, #120	; 0x78
 800280c:	4828      	ldr	r0, [pc, #160]	; (80028b0 <_printf_i+0x248>)
 800280e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002812:	e7e3      	b.n	80027dc <_printf_i+0x174>
 8002814:	065e      	lsls	r6, r3, #25
 8002816:	bf48      	it	mi
 8002818:	b2ad      	uxthmi	r5, r5
 800281a:	e7e6      	b.n	80027ea <_printf_i+0x182>
 800281c:	4616      	mov	r6, r2
 800281e:	e7bb      	b.n	8002798 <_printf_i+0x130>
 8002820:	680b      	ldr	r3, [r1, #0]
 8002822:	6826      	ldr	r6, [r4, #0]
 8002824:	6960      	ldr	r0, [r4, #20]
 8002826:	1d1d      	adds	r5, r3, #4
 8002828:	600d      	str	r5, [r1, #0]
 800282a:	0635      	lsls	r5, r6, #24
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	d501      	bpl.n	8002834 <_printf_i+0x1cc>
 8002830:	6018      	str	r0, [r3, #0]
 8002832:	e002      	b.n	800283a <_printf_i+0x1d2>
 8002834:	0671      	lsls	r1, r6, #25
 8002836:	d5fb      	bpl.n	8002830 <_printf_i+0x1c8>
 8002838:	8018      	strh	r0, [r3, #0]
 800283a:	2300      	movs	r3, #0
 800283c:	6123      	str	r3, [r4, #16]
 800283e:	4616      	mov	r6, r2
 8002840:	e7ba      	b.n	80027b8 <_printf_i+0x150>
 8002842:	680b      	ldr	r3, [r1, #0]
 8002844:	1d1a      	adds	r2, r3, #4
 8002846:	600a      	str	r2, [r1, #0]
 8002848:	681e      	ldr	r6, [r3, #0]
 800284a:	6862      	ldr	r2, [r4, #4]
 800284c:	2100      	movs	r1, #0
 800284e:	4630      	mov	r0, r6
 8002850:	f7fd fcc6 	bl	80001e0 <memchr>
 8002854:	b108      	cbz	r0, 800285a <_printf_i+0x1f2>
 8002856:	1b80      	subs	r0, r0, r6
 8002858:	6060      	str	r0, [r4, #4]
 800285a:	6863      	ldr	r3, [r4, #4]
 800285c:	6123      	str	r3, [r4, #16]
 800285e:	2300      	movs	r3, #0
 8002860:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002864:	e7a8      	b.n	80027b8 <_printf_i+0x150>
 8002866:	6923      	ldr	r3, [r4, #16]
 8002868:	4632      	mov	r2, r6
 800286a:	4649      	mov	r1, r9
 800286c:	4640      	mov	r0, r8
 800286e:	47d0      	blx	sl
 8002870:	3001      	adds	r0, #1
 8002872:	d0ab      	beq.n	80027cc <_printf_i+0x164>
 8002874:	6823      	ldr	r3, [r4, #0]
 8002876:	079b      	lsls	r3, r3, #30
 8002878:	d413      	bmi.n	80028a2 <_printf_i+0x23a>
 800287a:	68e0      	ldr	r0, [r4, #12]
 800287c:	9b03      	ldr	r3, [sp, #12]
 800287e:	4298      	cmp	r0, r3
 8002880:	bfb8      	it	lt
 8002882:	4618      	movlt	r0, r3
 8002884:	e7a4      	b.n	80027d0 <_printf_i+0x168>
 8002886:	2301      	movs	r3, #1
 8002888:	4632      	mov	r2, r6
 800288a:	4649      	mov	r1, r9
 800288c:	4640      	mov	r0, r8
 800288e:	47d0      	blx	sl
 8002890:	3001      	adds	r0, #1
 8002892:	d09b      	beq.n	80027cc <_printf_i+0x164>
 8002894:	3501      	adds	r5, #1
 8002896:	68e3      	ldr	r3, [r4, #12]
 8002898:	9903      	ldr	r1, [sp, #12]
 800289a:	1a5b      	subs	r3, r3, r1
 800289c:	42ab      	cmp	r3, r5
 800289e:	dcf2      	bgt.n	8002886 <_printf_i+0x21e>
 80028a0:	e7eb      	b.n	800287a <_printf_i+0x212>
 80028a2:	2500      	movs	r5, #0
 80028a4:	f104 0619 	add.w	r6, r4, #25
 80028a8:	e7f5      	b.n	8002896 <_printf_i+0x22e>
 80028aa:	bf00      	nop
 80028ac:	080032c1 	.word	0x080032c1
 80028b0:	080032d2 	.word	0x080032d2

080028b4 <_sbrk_r>:
 80028b4:	b538      	push	{r3, r4, r5, lr}
 80028b6:	4d06      	ldr	r5, [pc, #24]	; (80028d0 <_sbrk_r+0x1c>)
 80028b8:	2300      	movs	r3, #0
 80028ba:	4604      	mov	r4, r0
 80028bc:	4608      	mov	r0, r1
 80028be:	602b      	str	r3, [r5, #0]
 80028c0:	f7ff f928 	bl	8001b14 <_sbrk>
 80028c4:	1c43      	adds	r3, r0, #1
 80028c6:	d102      	bne.n	80028ce <_sbrk_r+0x1a>
 80028c8:	682b      	ldr	r3, [r5, #0]
 80028ca:	b103      	cbz	r3, 80028ce <_sbrk_r+0x1a>
 80028cc:	6023      	str	r3, [r4, #0]
 80028ce:	bd38      	pop	{r3, r4, r5, pc}
 80028d0:	2000017c 	.word	0x2000017c

080028d4 <__sread>:
 80028d4:	b510      	push	{r4, lr}
 80028d6:	460c      	mov	r4, r1
 80028d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028dc:	f000 fb02 	bl	8002ee4 <_read_r>
 80028e0:	2800      	cmp	r0, #0
 80028e2:	bfab      	itete	ge
 80028e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80028e6:	89a3      	ldrhlt	r3, [r4, #12]
 80028e8:	181b      	addge	r3, r3, r0
 80028ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80028ee:	bfac      	ite	ge
 80028f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80028f2:	81a3      	strhlt	r3, [r4, #12]
 80028f4:	bd10      	pop	{r4, pc}

080028f6 <__swrite>:
 80028f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028fa:	461f      	mov	r7, r3
 80028fc:	898b      	ldrh	r3, [r1, #12]
 80028fe:	05db      	lsls	r3, r3, #23
 8002900:	4605      	mov	r5, r0
 8002902:	460c      	mov	r4, r1
 8002904:	4616      	mov	r6, r2
 8002906:	d505      	bpl.n	8002914 <__swrite+0x1e>
 8002908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800290c:	2302      	movs	r3, #2
 800290e:	2200      	movs	r2, #0
 8002910:	f000 f9c8 	bl	8002ca4 <_lseek_r>
 8002914:	89a3      	ldrh	r3, [r4, #12]
 8002916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800291a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800291e:	81a3      	strh	r3, [r4, #12]
 8002920:	4632      	mov	r2, r6
 8002922:	463b      	mov	r3, r7
 8002924:	4628      	mov	r0, r5
 8002926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800292a:	f000 b869 	b.w	8002a00 <_write_r>

0800292e <__sseek>:
 800292e:	b510      	push	{r4, lr}
 8002930:	460c      	mov	r4, r1
 8002932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002936:	f000 f9b5 	bl	8002ca4 <_lseek_r>
 800293a:	1c43      	adds	r3, r0, #1
 800293c:	89a3      	ldrh	r3, [r4, #12]
 800293e:	bf15      	itete	ne
 8002940:	6560      	strne	r0, [r4, #84]	; 0x54
 8002942:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002946:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800294a:	81a3      	strheq	r3, [r4, #12]
 800294c:	bf18      	it	ne
 800294e:	81a3      	strhne	r3, [r4, #12]
 8002950:	bd10      	pop	{r4, pc}

08002952 <__sclose>:
 8002952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002956:	f000 b8d3 	b.w	8002b00 <_close_r>
	...

0800295c <__swbuf_r>:
 800295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800295e:	460e      	mov	r6, r1
 8002960:	4614      	mov	r4, r2
 8002962:	4605      	mov	r5, r0
 8002964:	b118      	cbz	r0, 800296e <__swbuf_r+0x12>
 8002966:	6983      	ldr	r3, [r0, #24]
 8002968:	b90b      	cbnz	r3, 800296e <__swbuf_r+0x12>
 800296a:	f7ff fa5f 	bl	8001e2c <__sinit>
 800296e:	4b21      	ldr	r3, [pc, #132]	; (80029f4 <__swbuf_r+0x98>)
 8002970:	429c      	cmp	r4, r3
 8002972:	d12b      	bne.n	80029cc <__swbuf_r+0x70>
 8002974:	686c      	ldr	r4, [r5, #4]
 8002976:	69a3      	ldr	r3, [r4, #24]
 8002978:	60a3      	str	r3, [r4, #8]
 800297a:	89a3      	ldrh	r3, [r4, #12]
 800297c:	071a      	lsls	r2, r3, #28
 800297e:	d52f      	bpl.n	80029e0 <__swbuf_r+0x84>
 8002980:	6923      	ldr	r3, [r4, #16]
 8002982:	b36b      	cbz	r3, 80029e0 <__swbuf_r+0x84>
 8002984:	6923      	ldr	r3, [r4, #16]
 8002986:	6820      	ldr	r0, [r4, #0]
 8002988:	1ac0      	subs	r0, r0, r3
 800298a:	6963      	ldr	r3, [r4, #20]
 800298c:	b2f6      	uxtb	r6, r6
 800298e:	4283      	cmp	r3, r0
 8002990:	4637      	mov	r7, r6
 8002992:	dc04      	bgt.n	800299e <__swbuf_r+0x42>
 8002994:	4621      	mov	r1, r4
 8002996:	4628      	mov	r0, r5
 8002998:	f000 f948 	bl	8002c2c <_fflush_r>
 800299c:	bb30      	cbnz	r0, 80029ec <__swbuf_r+0x90>
 800299e:	68a3      	ldr	r3, [r4, #8]
 80029a0:	3b01      	subs	r3, #1
 80029a2:	60a3      	str	r3, [r4, #8]
 80029a4:	6823      	ldr	r3, [r4, #0]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	6022      	str	r2, [r4, #0]
 80029aa:	701e      	strb	r6, [r3, #0]
 80029ac:	6963      	ldr	r3, [r4, #20]
 80029ae:	3001      	adds	r0, #1
 80029b0:	4283      	cmp	r3, r0
 80029b2:	d004      	beq.n	80029be <__swbuf_r+0x62>
 80029b4:	89a3      	ldrh	r3, [r4, #12]
 80029b6:	07db      	lsls	r3, r3, #31
 80029b8:	d506      	bpl.n	80029c8 <__swbuf_r+0x6c>
 80029ba:	2e0a      	cmp	r6, #10
 80029bc:	d104      	bne.n	80029c8 <__swbuf_r+0x6c>
 80029be:	4621      	mov	r1, r4
 80029c0:	4628      	mov	r0, r5
 80029c2:	f000 f933 	bl	8002c2c <_fflush_r>
 80029c6:	b988      	cbnz	r0, 80029ec <__swbuf_r+0x90>
 80029c8:	4638      	mov	r0, r7
 80029ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <__swbuf_r+0x9c>)
 80029ce:	429c      	cmp	r4, r3
 80029d0:	d101      	bne.n	80029d6 <__swbuf_r+0x7a>
 80029d2:	68ac      	ldr	r4, [r5, #8]
 80029d4:	e7cf      	b.n	8002976 <__swbuf_r+0x1a>
 80029d6:	4b09      	ldr	r3, [pc, #36]	; (80029fc <__swbuf_r+0xa0>)
 80029d8:	429c      	cmp	r4, r3
 80029da:	bf08      	it	eq
 80029dc:	68ec      	ldreq	r4, [r5, #12]
 80029de:	e7ca      	b.n	8002976 <__swbuf_r+0x1a>
 80029e0:	4621      	mov	r1, r4
 80029e2:	4628      	mov	r0, r5
 80029e4:	f000 f81e 	bl	8002a24 <__swsetup_r>
 80029e8:	2800      	cmp	r0, #0
 80029ea:	d0cb      	beq.n	8002984 <__swbuf_r+0x28>
 80029ec:	f04f 37ff 	mov.w	r7, #4294967295
 80029f0:	e7ea      	b.n	80029c8 <__swbuf_r+0x6c>
 80029f2:	bf00      	nop
 80029f4:	08003270 	.word	0x08003270
 80029f8:	08003290 	.word	0x08003290
 80029fc:	08003250 	.word	0x08003250

08002a00 <_write_r>:
 8002a00:	b538      	push	{r3, r4, r5, lr}
 8002a02:	4d07      	ldr	r5, [pc, #28]	; (8002a20 <_write_r+0x20>)
 8002a04:	4604      	mov	r4, r0
 8002a06:	4608      	mov	r0, r1
 8002a08:	4611      	mov	r1, r2
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	602a      	str	r2, [r5, #0]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	f000 fb56 	bl	80030c0 <_write>
 8002a14:	1c43      	adds	r3, r0, #1
 8002a16:	d102      	bne.n	8002a1e <_write_r+0x1e>
 8002a18:	682b      	ldr	r3, [r5, #0]
 8002a1a:	b103      	cbz	r3, 8002a1e <_write_r+0x1e>
 8002a1c:	6023      	str	r3, [r4, #0]
 8002a1e:	bd38      	pop	{r3, r4, r5, pc}
 8002a20:	2000017c 	.word	0x2000017c

08002a24 <__swsetup_r>:
 8002a24:	4b32      	ldr	r3, [pc, #200]	; (8002af0 <__swsetup_r+0xcc>)
 8002a26:	b570      	push	{r4, r5, r6, lr}
 8002a28:	681d      	ldr	r5, [r3, #0]
 8002a2a:	4606      	mov	r6, r0
 8002a2c:	460c      	mov	r4, r1
 8002a2e:	b125      	cbz	r5, 8002a3a <__swsetup_r+0x16>
 8002a30:	69ab      	ldr	r3, [r5, #24]
 8002a32:	b913      	cbnz	r3, 8002a3a <__swsetup_r+0x16>
 8002a34:	4628      	mov	r0, r5
 8002a36:	f7ff f9f9 	bl	8001e2c <__sinit>
 8002a3a:	4b2e      	ldr	r3, [pc, #184]	; (8002af4 <__swsetup_r+0xd0>)
 8002a3c:	429c      	cmp	r4, r3
 8002a3e:	d10f      	bne.n	8002a60 <__swsetup_r+0x3c>
 8002a40:	686c      	ldr	r4, [r5, #4]
 8002a42:	89a3      	ldrh	r3, [r4, #12]
 8002a44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002a48:	0719      	lsls	r1, r3, #28
 8002a4a:	d42c      	bmi.n	8002aa6 <__swsetup_r+0x82>
 8002a4c:	06dd      	lsls	r5, r3, #27
 8002a4e:	d411      	bmi.n	8002a74 <__swsetup_r+0x50>
 8002a50:	2309      	movs	r3, #9
 8002a52:	6033      	str	r3, [r6, #0]
 8002a54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002a58:	81a3      	strh	r3, [r4, #12]
 8002a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a5e:	e03e      	b.n	8002ade <__swsetup_r+0xba>
 8002a60:	4b25      	ldr	r3, [pc, #148]	; (8002af8 <__swsetup_r+0xd4>)
 8002a62:	429c      	cmp	r4, r3
 8002a64:	d101      	bne.n	8002a6a <__swsetup_r+0x46>
 8002a66:	68ac      	ldr	r4, [r5, #8]
 8002a68:	e7eb      	b.n	8002a42 <__swsetup_r+0x1e>
 8002a6a:	4b24      	ldr	r3, [pc, #144]	; (8002afc <__swsetup_r+0xd8>)
 8002a6c:	429c      	cmp	r4, r3
 8002a6e:	bf08      	it	eq
 8002a70:	68ec      	ldreq	r4, [r5, #12]
 8002a72:	e7e6      	b.n	8002a42 <__swsetup_r+0x1e>
 8002a74:	0758      	lsls	r0, r3, #29
 8002a76:	d512      	bpl.n	8002a9e <__swsetup_r+0x7a>
 8002a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a7a:	b141      	cbz	r1, 8002a8e <__swsetup_r+0x6a>
 8002a7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a80:	4299      	cmp	r1, r3
 8002a82:	d002      	beq.n	8002a8a <__swsetup_r+0x66>
 8002a84:	4630      	mov	r0, r6
 8002a86:	f000 f9b7 	bl	8002df8 <_free_r>
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	6363      	str	r3, [r4, #52]	; 0x34
 8002a8e:	89a3      	ldrh	r3, [r4, #12]
 8002a90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002a94:	81a3      	strh	r3, [r4, #12]
 8002a96:	2300      	movs	r3, #0
 8002a98:	6063      	str	r3, [r4, #4]
 8002a9a:	6923      	ldr	r3, [r4, #16]
 8002a9c:	6023      	str	r3, [r4, #0]
 8002a9e:	89a3      	ldrh	r3, [r4, #12]
 8002aa0:	f043 0308 	orr.w	r3, r3, #8
 8002aa4:	81a3      	strh	r3, [r4, #12]
 8002aa6:	6923      	ldr	r3, [r4, #16]
 8002aa8:	b94b      	cbnz	r3, 8002abe <__swsetup_r+0x9a>
 8002aaa:	89a3      	ldrh	r3, [r4, #12]
 8002aac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ab0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ab4:	d003      	beq.n	8002abe <__swsetup_r+0x9a>
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	4630      	mov	r0, r6
 8002aba:	f000 f929 	bl	8002d10 <__smakebuf_r>
 8002abe:	89a0      	ldrh	r0, [r4, #12]
 8002ac0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ac4:	f010 0301 	ands.w	r3, r0, #1
 8002ac8:	d00a      	beq.n	8002ae0 <__swsetup_r+0xbc>
 8002aca:	2300      	movs	r3, #0
 8002acc:	60a3      	str	r3, [r4, #8]
 8002ace:	6963      	ldr	r3, [r4, #20]
 8002ad0:	425b      	negs	r3, r3
 8002ad2:	61a3      	str	r3, [r4, #24]
 8002ad4:	6923      	ldr	r3, [r4, #16]
 8002ad6:	b943      	cbnz	r3, 8002aea <__swsetup_r+0xc6>
 8002ad8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002adc:	d1ba      	bne.n	8002a54 <__swsetup_r+0x30>
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	0781      	lsls	r1, r0, #30
 8002ae2:	bf58      	it	pl
 8002ae4:	6963      	ldrpl	r3, [r4, #20]
 8002ae6:	60a3      	str	r3, [r4, #8]
 8002ae8:	e7f4      	b.n	8002ad4 <__swsetup_r+0xb0>
 8002aea:	2000      	movs	r0, #0
 8002aec:	e7f7      	b.n	8002ade <__swsetup_r+0xba>
 8002aee:	bf00      	nop
 8002af0:	20000000 	.word	0x20000000
 8002af4:	08003270 	.word	0x08003270
 8002af8:	08003290 	.word	0x08003290
 8002afc:	08003250 	.word	0x08003250

08002b00 <_close_r>:
 8002b00:	b538      	push	{r3, r4, r5, lr}
 8002b02:	4d06      	ldr	r5, [pc, #24]	; (8002b1c <_close_r+0x1c>)
 8002b04:	2300      	movs	r3, #0
 8002b06:	4604      	mov	r4, r0
 8002b08:	4608      	mov	r0, r1
 8002b0a:	602b      	str	r3, [r5, #0]
 8002b0c:	f000 fb0a 	bl	8003124 <_close>
 8002b10:	1c43      	adds	r3, r0, #1
 8002b12:	d102      	bne.n	8002b1a <_close_r+0x1a>
 8002b14:	682b      	ldr	r3, [r5, #0]
 8002b16:	b103      	cbz	r3, 8002b1a <_close_r+0x1a>
 8002b18:	6023      	str	r3, [r4, #0]
 8002b1a:	bd38      	pop	{r3, r4, r5, pc}
 8002b1c:	2000017c 	.word	0x2000017c

08002b20 <__sflush_r>:
 8002b20:	898a      	ldrh	r2, [r1, #12]
 8002b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b26:	4605      	mov	r5, r0
 8002b28:	0710      	lsls	r0, r2, #28
 8002b2a:	460c      	mov	r4, r1
 8002b2c:	d458      	bmi.n	8002be0 <__sflush_r+0xc0>
 8002b2e:	684b      	ldr	r3, [r1, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	dc05      	bgt.n	8002b40 <__sflush_r+0x20>
 8002b34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	dc02      	bgt.n	8002b40 <__sflush_r+0x20>
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b42:	2e00      	cmp	r6, #0
 8002b44:	d0f9      	beq.n	8002b3a <__sflush_r+0x1a>
 8002b46:	2300      	movs	r3, #0
 8002b48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002b4c:	682f      	ldr	r7, [r5, #0]
 8002b4e:	602b      	str	r3, [r5, #0]
 8002b50:	d032      	beq.n	8002bb8 <__sflush_r+0x98>
 8002b52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b54:	89a3      	ldrh	r3, [r4, #12]
 8002b56:	075a      	lsls	r2, r3, #29
 8002b58:	d505      	bpl.n	8002b66 <__sflush_r+0x46>
 8002b5a:	6863      	ldr	r3, [r4, #4]
 8002b5c:	1ac0      	subs	r0, r0, r3
 8002b5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002b60:	b10b      	cbz	r3, 8002b66 <__sflush_r+0x46>
 8002b62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b64:	1ac0      	subs	r0, r0, r3
 8002b66:	2300      	movs	r3, #0
 8002b68:	4602      	mov	r2, r0
 8002b6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b6c:	6a21      	ldr	r1, [r4, #32]
 8002b6e:	4628      	mov	r0, r5
 8002b70:	47b0      	blx	r6
 8002b72:	1c43      	adds	r3, r0, #1
 8002b74:	89a3      	ldrh	r3, [r4, #12]
 8002b76:	d106      	bne.n	8002b86 <__sflush_r+0x66>
 8002b78:	6829      	ldr	r1, [r5, #0]
 8002b7a:	291d      	cmp	r1, #29
 8002b7c:	d82c      	bhi.n	8002bd8 <__sflush_r+0xb8>
 8002b7e:	4a2a      	ldr	r2, [pc, #168]	; (8002c28 <__sflush_r+0x108>)
 8002b80:	40ca      	lsrs	r2, r1
 8002b82:	07d6      	lsls	r6, r2, #31
 8002b84:	d528      	bpl.n	8002bd8 <__sflush_r+0xb8>
 8002b86:	2200      	movs	r2, #0
 8002b88:	6062      	str	r2, [r4, #4]
 8002b8a:	04d9      	lsls	r1, r3, #19
 8002b8c:	6922      	ldr	r2, [r4, #16]
 8002b8e:	6022      	str	r2, [r4, #0]
 8002b90:	d504      	bpl.n	8002b9c <__sflush_r+0x7c>
 8002b92:	1c42      	adds	r2, r0, #1
 8002b94:	d101      	bne.n	8002b9a <__sflush_r+0x7a>
 8002b96:	682b      	ldr	r3, [r5, #0]
 8002b98:	b903      	cbnz	r3, 8002b9c <__sflush_r+0x7c>
 8002b9a:	6560      	str	r0, [r4, #84]	; 0x54
 8002b9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b9e:	602f      	str	r7, [r5, #0]
 8002ba0:	2900      	cmp	r1, #0
 8002ba2:	d0ca      	beq.n	8002b3a <__sflush_r+0x1a>
 8002ba4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ba8:	4299      	cmp	r1, r3
 8002baa:	d002      	beq.n	8002bb2 <__sflush_r+0x92>
 8002bac:	4628      	mov	r0, r5
 8002bae:	f000 f923 	bl	8002df8 <_free_r>
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	6360      	str	r0, [r4, #52]	; 0x34
 8002bb6:	e7c1      	b.n	8002b3c <__sflush_r+0x1c>
 8002bb8:	6a21      	ldr	r1, [r4, #32]
 8002bba:	2301      	movs	r3, #1
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	47b0      	blx	r6
 8002bc0:	1c41      	adds	r1, r0, #1
 8002bc2:	d1c7      	bne.n	8002b54 <__sflush_r+0x34>
 8002bc4:	682b      	ldr	r3, [r5, #0]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d0c4      	beq.n	8002b54 <__sflush_r+0x34>
 8002bca:	2b1d      	cmp	r3, #29
 8002bcc:	d001      	beq.n	8002bd2 <__sflush_r+0xb2>
 8002bce:	2b16      	cmp	r3, #22
 8002bd0:	d101      	bne.n	8002bd6 <__sflush_r+0xb6>
 8002bd2:	602f      	str	r7, [r5, #0]
 8002bd4:	e7b1      	b.n	8002b3a <__sflush_r+0x1a>
 8002bd6:	89a3      	ldrh	r3, [r4, #12]
 8002bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bdc:	81a3      	strh	r3, [r4, #12]
 8002bde:	e7ad      	b.n	8002b3c <__sflush_r+0x1c>
 8002be0:	690f      	ldr	r7, [r1, #16]
 8002be2:	2f00      	cmp	r7, #0
 8002be4:	d0a9      	beq.n	8002b3a <__sflush_r+0x1a>
 8002be6:	0793      	lsls	r3, r2, #30
 8002be8:	680e      	ldr	r6, [r1, #0]
 8002bea:	bf08      	it	eq
 8002bec:	694b      	ldreq	r3, [r1, #20]
 8002bee:	600f      	str	r7, [r1, #0]
 8002bf0:	bf18      	it	ne
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	eba6 0807 	sub.w	r8, r6, r7
 8002bf8:	608b      	str	r3, [r1, #8]
 8002bfa:	f1b8 0f00 	cmp.w	r8, #0
 8002bfe:	dd9c      	ble.n	8002b3a <__sflush_r+0x1a>
 8002c00:	6a21      	ldr	r1, [r4, #32]
 8002c02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002c04:	4643      	mov	r3, r8
 8002c06:	463a      	mov	r2, r7
 8002c08:	4628      	mov	r0, r5
 8002c0a:	47b0      	blx	r6
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	dc06      	bgt.n	8002c1e <__sflush_r+0xfe>
 8002c10:	89a3      	ldrh	r3, [r4, #12]
 8002c12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c16:	81a3      	strh	r3, [r4, #12]
 8002c18:	f04f 30ff 	mov.w	r0, #4294967295
 8002c1c:	e78e      	b.n	8002b3c <__sflush_r+0x1c>
 8002c1e:	4407      	add	r7, r0
 8002c20:	eba8 0800 	sub.w	r8, r8, r0
 8002c24:	e7e9      	b.n	8002bfa <__sflush_r+0xda>
 8002c26:	bf00      	nop
 8002c28:	20400001 	.word	0x20400001

08002c2c <_fflush_r>:
 8002c2c:	b538      	push	{r3, r4, r5, lr}
 8002c2e:	690b      	ldr	r3, [r1, #16]
 8002c30:	4605      	mov	r5, r0
 8002c32:	460c      	mov	r4, r1
 8002c34:	b913      	cbnz	r3, 8002c3c <_fflush_r+0x10>
 8002c36:	2500      	movs	r5, #0
 8002c38:	4628      	mov	r0, r5
 8002c3a:	bd38      	pop	{r3, r4, r5, pc}
 8002c3c:	b118      	cbz	r0, 8002c46 <_fflush_r+0x1a>
 8002c3e:	6983      	ldr	r3, [r0, #24]
 8002c40:	b90b      	cbnz	r3, 8002c46 <_fflush_r+0x1a>
 8002c42:	f7ff f8f3 	bl	8001e2c <__sinit>
 8002c46:	4b14      	ldr	r3, [pc, #80]	; (8002c98 <_fflush_r+0x6c>)
 8002c48:	429c      	cmp	r4, r3
 8002c4a:	d11b      	bne.n	8002c84 <_fflush_r+0x58>
 8002c4c:	686c      	ldr	r4, [r5, #4]
 8002c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0ef      	beq.n	8002c36 <_fflush_r+0xa>
 8002c56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002c58:	07d0      	lsls	r0, r2, #31
 8002c5a:	d404      	bmi.n	8002c66 <_fflush_r+0x3a>
 8002c5c:	0599      	lsls	r1, r3, #22
 8002c5e:	d402      	bmi.n	8002c66 <_fflush_r+0x3a>
 8002c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c62:	f7ff f981 	bl	8001f68 <__retarget_lock_acquire_recursive>
 8002c66:	4628      	mov	r0, r5
 8002c68:	4621      	mov	r1, r4
 8002c6a:	f7ff ff59 	bl	8002b20 <__sflush_r>
 8002c6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c70:	07da      	lsls	r2, r3, #31
 8002c72:	4605      	mov	r5, r0
 8002c74:	d4e0      	bmi.n	8002c38 <_fflush_r+0xc>
 8002c76:	89a3      	ldrh	r3, [r4, #12]
 8002c78:	059b      	lsls	r3, r3, #22
 8002c7a:	d4dd      	bmi.n	8002c38 <_fflush_r+0xc>
 8002c7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c7e:	f7ff f974 	bl	8001f6a <__retarget_lock_release_recursive>
 8002c82:	e7d9      	b.n	8002c38 <_fflush_r+0xc>
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <_fflush_r+0x70>)
 8002c86:	429c      	cmp	r4, r3
 8002c88:	d101      	bne.n	8002c8e <_fflush_r+0x62>
 8002c8a:	68ac      	ldr	r4, [r5, #8]
 8002c8c:	e7df      	b.n	8002c4e <_fflush_r+0x22>
 8002c8e:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <_fflush_r+0x74>)
 8002c90:	429c      	cmp	r4, r3
 8002c92:	bf08      	it	eq
 8002c94:	68ec      	ldreq	r4, [r5, #12]
 8002c96:	e7da      	b.n	8002c4e <_fflush_r+0x22>
 8002c98:	08003270 	.word	0x08003270
 8002c9c:	08003290 	.word	0x08003290
 8002ca0:	08003250 	.word	0x08003250

08002ca4 <_lseek_r>:
 8002ca4:	b538      	push	{r3, r4, r5, lr}
 8002ca6:	4d07      	ldr	r5, [pc, #28]	; (8002cc4 <_lseek_r+0x20>)
 8002ca8:	4604      	mov	r4, r0
 8002caa:	4608      	mov	r0, r1
 8002cac:	4611      	mov	r1, r2
 8002cae:	2200      	movs	r2, #0
 8002cb0:	602a      	str	r2, [r5, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f000 f9f2 	bl	800309c <_lseek>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_lseek_r+0x1e>
 8002cbc:	682b      	ldr	r3, [r5, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_lseek_r+0x1e>
 8002cc0:	6023      	str	r3, [r4, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	2000017c 	.word	0x2000017c

08002cc8 <__swhatbuf_r>:
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	460e      	mov	r6, r1
 8002ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cd0:	2900      	cmp	r1, #0
 8002cd2:	b096      	sub	sp, #88	; 0x58
 8002cd4:	4614      	mov	r4, r2
 8002cd6:	461d      	mov	r5, r3
 8002cd8:	da07      	bge.n	8002cea <__swhatbuf_r+0x22>
 8002cda:	2300      	movs	r3, #0
 8002cdc:	602b      	str	r3, [r5, #0]
 8002cde:	89b3      	ldrh	r3, [r6, #12]
 8002ce0:	061a      	lsls	r2, r3, #24
 8002ce2:	d410      	bmi.n	8002d06 <__swhatbuf_r+0x3e>
 8002ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ce8:	e00e      	b.n	8002d08 <__swhatbuf_r+0x40>
 8002cea:	466a      	mov	r2, sp
 8002cec:	f000 f90c 	bl	8002f08 <_fstat_r>
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	dbf2      	blt.n	8002cda <__swhatbuf_r+0x12>
 8002cf4:	9a01      	ldr	r2, [sp, #4]
 8002cf6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002cfa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002cfe:	425a      	negs	r2, r3
 8002d00:	415a      	adcs	r2, r3
 8002d02:	602a      	str	r2, [r5, #0]
 8002d04:	e7ee      	b.n	8002ce4 <__swhatbuf_r+0x1c>
 8002d06:	2340      	movs	r3, #64	; 0x40
 8002d08:	2000      	movs	r0, #0
 8002d0a:	6023      	str	r3, [r4, #0]
 8002d0c:	b016      	add	sp, #88	; 0x58
 8002d0e:	bd70      	pop	{r4, r5, r6, pc}

08002d10 <__smakebuf_r>:
 8002d10:	898b      	ldrh	r3, [r1, #12]
 8002d12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002d14:	079d      	lsls	r5, r3, #30
 8002d16:	4606      	mov	r6, r0
 8002d18:	460c      	mov	r4, r1
 8002d1a:	d507      	bpl.n	8002d2c <__smakebuf_r+0x1c>
 8002d1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002d20:	6023      	str	r3, [r4, #0]
 8002d22:	6123      	str	r3, [r4, #16]
 8002d24:	2301      	movs	r3, #1
 8002d26:	6163      	str	r3, [r4, #20]
 8002d28:	b002      	add	sp, #8
 8002d2a:	bd70      	pop	{r4, r5, r6, pc}
 8002d2c:	ab01      	add	r3, sp, #4
 8002d2e:	466a      	mov	r2, sp
 8002d30:	f7ff ffca 	bl	8002cc8 <__swhatbuf_r>
 8002d34:	9900      	ldr	r1, [sp, #0]
 8002d36:	4605      	mov	r5, r0
 8002d38:	4630      	mov	r0, r6
 8002d3a:	f7ff f917 	bl	8001f6c <_malloc_r>
 8002d3e:	b948      	cbnz	r0, 8002d54 <__smakebuf_r+0x44>
 8002d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d44:	059a      	lsls	r2, r3, #22
 8002d46:	d4ef      	bmi.n	8002d28 <__smakebuf_r+0x18>
 8002d48:	f023 0303 	bic.w	r3, r3, #3
 8002d4c:	f043 0302 	orr.w	r3, r3, #2
 8002d50:	81a3      	strh	r3, [r4, #12]
 8002d52:	e7e3      	b.n	8002d1c <__smakebuf_r+0xc>
 8002d54:	4b0d      	ldr	r3, [pc, #52]	; (8002d8c <__smakebuf_r+0x7c>)
 8002d56:	62b3      	str	r3, [r6, #40]	; 0x28
 8002d58:	89a3      	ldrh	r3, [r4, #12]
 8002d5a:	6020      	str	r0, [r4, #0]
 8002d5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d60:	81a3      	strh	r3, [r4, #12]
 8002d62:	9b00      	ldr	r3, [sp, #0]
 8002d64:	6163      	str	r3, [r4, #20]
 8002d66:	9b01      	ldr	r3, [sp, #4]
 8002d68:	6120      	str	r0, [r4, #16]
 8002d6a:	b15b      	cbz	r3, 8002d84 <__smakebuf_r+0x74>
 8002d6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d70:	4630      	mov	r0, r6
 8002d72:	f000 f8db 	bl	8002f2c <_isatty_r>
 8002d76:	b128      	cbz	r0, 8002d84 <__smakebuf_r+0x74>
 8002d78:	89a3      	ldrh	r3, [r4, #12]
 8002d7a:	f023 0303 	bic.w	r3, r3, #3
 8002d7e:	f043 0301 	orr.w	r3, r3, #1
 8002d82:	81a3      	strh	r3, [r4, #12]
 8002d84:	89a0      	ldrh	r0, [r4, #12]
 8002d86:	4305      	orrs	r5, r0
 8002d88:	81a5      	strh	r5, [r4, #12]
 8002d8a:	e7cd      	b.n	8002d28 <__smakebuf_r+0x18>
 8002d8c:	08001dc5 	.word	0x08001dc5

08002d90 <memcpy>:
 8002d90:	440a      	add	r2, r1
 8002d92:	4291      	cmp	r1, r2
 8002d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d98:	d100      	bne.n	8002d9c <memcpy+0xc>
 8002d9a:	4770      	bx	lr
 8002d9c:	b510      	push	{r4, lr}
 8002d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002da2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002da6:	4291      	cmp	r1, r2
 8002da8:	d1f9      	bne.n	8002d9e <memcpy+0xe>
 8002daa:	bd10      	pop	{r4, pc}

08002dac <memmove>:
 8002dac:	4288      	cmp	r0, r1
 8002dae:	b510      	push	{r4, lr}
 8002db0:	eb01 0402 	add.w	r4, r1, r2
 8002db4:	d902      	bls.n	8002dbc <memmove+0x10>
 8002db6:	4284      	cmp	r4, r0
 8002db8:	4623      	mov	r3, r4
 8002dba:	d807      	bhi.n	8002dcc <memmove+0x20>
 8002dbc:	1e43      	subs	r3, r0, #1
 8002dbe:	42a1      	cmp	r1, r4
 8002dc0:	d008      	beq.n	8002dd4 <memmove+0x28>
 8002dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002dca:	e7f8      	b.n	8002dbe <memmove+0x12>
 8002dcc:	4402      	add	r2, r0
 8002dce:	4601      	mov	r1, r0
 8002dd0:	428a      	cmp	r2, r1
 8002dd2:	d100      	bne.n	8002dd6 <memmove+0x2a>
 8002dd4:	bd10      	pop	{r4, pc}
 8002dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002dde:	e7f7      	b.n	8002dd0 <memmove+0x24>

08002de0 <__malloc_lock>:
 8002de0:	4801      	ldr	r0, [pc, #4]	; (8002de8 <__malloc_lock+0x8>)
 8002de2:	f7ff b8c1 	b.w	8001f68 <__retarget_lock_acquire_recursive>
 8002de6:	bf00      	nop
 8002de8:	20000174 	.word	0x20000174

08002dec <__malloc_unlock>:
 8002dec:	4801      	ldr	r0, [pc, #4]	; (8002df4 <__malloc_unlock+0x8>)
 8002dee:	f7ff b8bc 	b.w	8001f6a <__retarget_lock_release_recursive>
 8002df2:	bf00      	nop
 8002df4:	20000174 	.word	0x20000174

08002df8 <_free_r>:
 8002df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002dfa:	2900      	cmp	r1, #0
 8002dfc:	d048      	beq.n	8002e90 <_free_r+0x98>
 8002dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e02:	9001      	str	r0, [sp, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f1a1 0404 	sub.w	r4, r1, #4
 8002e0a:	bfb8      	it	lt
 8002e0c:	18e4      	addlt	r4, r4, r3
 8002e0e:	f7ff ffe7 	bl	8002de0 <__malloc_lock>
 8002e12:	4a20      	ldr	r2, [pc, #128]	; (8002e94 <_free_r+0x9c>)
 8002e14:	9801      	ldr	r0, [sp, #4]
 8002e16:	6813      	ldr	r3, [r2, #0]
 8002e18:	4615      	mov	r5, r2
 8002e1a:	b933      	cbnz	r3, 8002e2a <_free_r+0x32>
 8002e1c:	6063      	str	r3, [r4, #4]
 8002e1e:	6014      	str	r4, [r2, #0]
 8002e20:	b003      	add	sp, #12
 8002e22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002e26:	f7ff bfe1 	b.w	8002dec <__malloc_unlock>
 8002e2a:	42a3      	cmp	r3, r4
 8002e2c:	d90b      	bls.n	8002e46 <_free_r+0x4e>
 8002e2e:	6821      	ldr	r1, [r4, #0]
 8002e30:	1862      	adds	r2, r4, r1
 8002e32:	4293      	cmp	r3, r2
 8002e34:	bf04      	itt	eq
 8002e36:	681a      	ldreq	r2, [r3, #0]
 8002e38:	685b      	ldreq	r3, [r3, #4]
 8002e3a:	6063      	str	r3, [r4, #4]
 8002e3c:	bf04      	itt	eq
 8002e3e:	1852      	addeq	r2, r2, r1
 8002e40:	6022      	streq	r2, [r4, #0]
 8002e42:	602c      	str	r4, [r5, #0]
 8002e44:	e7ec      	b.n	8002e20 <_free_r+0x28>
 8002e46:	461a      	mov	r2, r3
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	b10b      	cbz	r3, 8002e50 <_free_r+0x58>
 8002e4c:	42a3      	cmp	r3, r4
 8002e4e:	d9fa      	bls.n	8002e46 <_free_r+0x4e>
 8002e50:	6811      	ldr	r1, [r2, #0]
 8002e52:	1855      	adds	r5, r2, r1
 8002e54:	42a5      	cmp	r5, r4
 8002e56:	d10b      	bne.n	8002e70 <_free_r+0x78>
 8002e58:	6824      	ldr	r4, [r4, #0]
 8002e5a:	4421      	add	r1, r4
 8002e5c:	1854      	adds	r4, r2, r1
 8002e5e:	42a3      	cmp	r3, r4
 8002e60:	6011      	str	r1, [r2, #0]
 8002e62:	d1dd      	bne.n	8002e20 <_free_r+0x28>
 8002e64:	681c      	ldr	r4, [r3, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	6053      	str	r3, [r2, #4]
 8002e6a:	4421      	add	r1, r4
 8002e6c:	6011      	str	r1, [r2, #0]
 8002e6e:	e7d7      	b.n	8002e20 <_free_r+0x28>
 8002e70:	d902      	bls.n	8002e78 <_free_r+0x80>
 8002e72:	230c      	movs	r3, #12
 8002e74:	6003      	str	r3, [r0, #0]
 8002e76:	e7d3      	b.n	8002e20 <_free_r+0x28>
 8002e78:	6825      	ldr	r5, [r4, #0]
 8002e7a:	1961      	adds	r1, r4, r5
 8002e7c:	428b      	cmp	r3, r1
 8002e7e:	bf04      	itt	eq
 8002e80:	6819      	ldreq	r1, [r3, #0]
 8002e82:	685b      	ldreq	r3, [r3, #4]
 8002e84:	6063      	str	r3, [r4, #4]
 8002e86:	bf04      	itt	eq
 8002e88:	1949      	addeq	r1, r1, r5
 8002e8a:	6021      	streq	r1, [r4, #0]
 8002e8c:	6054      	str	r4, [r2, #4]
 8002e8e:	e7c7      	b.n	8002e20 <_free_r+0x28>
 8002e90:	b003      	add	sp, #12
 8002e92:	bd30      	pop	{r4, r5, pc}
 8002e94:	20000088 	.word	0x20000088

08002e98 <_realloc_r>:
 8002e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e9a:	4607      	mov	r7, r0
 8002e9c:	4614      	mov	r4, r2
 8002e9e:	460e      	mov	r6, r1
 8002ea0:	b921      	cbnz	r1, 8002eac <_realloc_r+0x14>
 8002ea2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	f7ff b860 	b.w	8001f6c <_malloc_r>
 8002eac:	b922      	cbnz	r2, 8002eb8 <_realloc_r+0x20>
 8002eae:	f7ff ffa3 	bl	8002df8 <_free_r>
 8002eb2:	4625      	mov	r5, r4
 8002eb4:	4628      	mov	r0, r5
 8002eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002eb8:	f000 f848 	bl	8002f4c <_malloc_usable_size_r>
 8002ebc:	42a0      	cmp	r0, r4
 8002ebe:	d20f      	bcs.n	8002ee0 <_realloc_r+0x48>
 8002ec0:	4621      	mov	r1, r4
 8002ec2:	4638      	mov	r0, r7
 8002ec4:	f7ff f852 	bl	8001f6c <_malloc_r>
 8002ec8:	4605      	mov	r5, r0
 8002eca:	2800      	cmp	r0, #0
 8002ecc:	d0f2      	beq.n	8002eb4 <_realloc_r+0x1c>
 8002ece:	4631      	mov	r1, r6
 8002ed0:	4622      	mov	r2, r4
 8002ed2:	f7ff ff5d 	bl	8002d90 <memcpy>
 8002ed6:	4631      	mov	r1, r6
 8002ed8:	4638      	mov	r0, r7
 8002eda:	f7ff ff8d 	bl	8002df8 <_free_r>
 8002ede:	e7e9      	b.n	8002eb4 <_realloc_r+0x1c>
 8002ee0:	4635      	mov	r5, r6
 8002ee2:	e7e7      	b.n	8002eb4 <_realloc_r+0x1c>

08002ee4 <_read_r>:
 8002ee4:	b538      	push	{r3, r4, r5, lr}
 8002ee6:	4d07      	ldr	r5, [pc, #28]	; (8002f04 <_read_r+0x20>)
 8002ee8:	4604      	mov	r4, r0
 8002eea:	4608      	mov	r0, r1
 8002eec:	4611      	mov	r1, r2
 8002eee:	2200      	movs	r2, #0
 8002ef0:	602a      	str	r2, [r5, #0]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	f000 f87a 	bl	8002fec <_read>
 8002ef8:	1c43      	adds	r3, r0, #1
 8002efa:	d102      	bne.n	8002f02 <_read_r+0x1e>
 8002efc:	682b      	ldr	r3, [r5, #0]
 8002efe:	b103      	cbz	r3, 8002f02 <_read_r+0x1e>
 8002f00:	6023      	str	r3, [r4, #0]
 8002f02:	bd38      	pop	{r3, r4, r5, pc}
 8002f04:	2000017c 	.word	0x2000017c

08002f08 <_fstat_r>:
 8002f08:	b538      	push	{r3, r4, r5, lr}
 8002f0a:	4d07      	ldr	r5, [pc, #28]	; (8002f28 <_fstat_r+0x20>)
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	4604      	mov	r4, r0
 8002f10:	4608      	mov	r0, r1
 8002f12:	4611      	mov	r1, r2
 8002f14:	602b      	str	r3, [r5, #0]
 8002f16:	f000 f94c 	bl	80031b2 <_fstat>
 8002f1a:	1c43      	adds	r3, r0, #1
 8002f1c:	d102      	bne.n	8002f24 <_fstat_r+0x1c>
 8002f1e:	682b      	ldr	r3, [r5, #0]
 8002f20:	b103      	cbz	r3, 8002f24 <_fstat_r+0x1c>
 8002f22:	6023      	str	r3, [r4, #0]
 8002f24:	bd38      	pop	{r3, r4, r5, pc}
 8002f26:	bf00      	nop
 8002f28:	2000017c 	.word	0x2000017c

08002f2c <_isatty_r>:
 8002f2c:	b538      	push	{r3, r4, r5, lr}
 8002f2e:	4d06      	ldr	r5, [pc, #24]	; (8002f48 <_isatty_r+0x1c>)
 8002f30:	2300      	movs	r3, #0
 8002f32:	4604      	mov	r4, r0
 8002f34:	4608      	mov	r0, r1
 8002f36:	602b      	str	r3, [r5, #0]
 8002f38:	f000 f949 	bl	80031ce <_isatty>
 8002f3c:	1c43      	adds	r3, r0, #1
 8002f3e:	d102      	bne.n	8002f46 <_isatty_r+0x1a>
 8002f40:	682b      	ldr	r3, [r5, #0]
 8002f42:	b103      	cbz	r3, 8002f46 <_isatty_r+0x1a>
 8002f44:	6023      	str	r3, [r4, #0]
 8002f46:	bd38      	pop	{r3, r4, r5, pc}
 8002f48:	2000017c 	.word	0x2000017c

08002f4c <_malloc_usable_size_r>:
 8002f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f50:	1f18      	subs	r0, r3, #4
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	bfbc      	itt	lt
 8002f56:	580b      	ldrlt	r3, [r1, r0]
 8002f58:	18c0      	addlt	r0, r0, r3
 8002f5a:	4770      	bx	lr

08002f5c <findslot>:
 8002f5c:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <findslot+0x2c>)
 8002f5e:	b510      	push	{r4, lr}
 8002f60:	4604      	mov	r4, r0
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	b118      	cbz	r0, 8002f6e <findslot+0x12>
 8002f66:	6983      	ldr	r3, [r0, #24]
 8002f68:	b90b      	cbnz	r3, 8002f6e <findslot+0x12>
 8002f6a:	f7fe ff5f 	bl	8001e2c <__sinit>
 8002f6e:	2c13      	cmp	r4, #19
 8002f70:	d807      	bhi.n	8002f82 <findslot+0x26>
 8002f72:	4806      	ldr	r0, [pc, #24]	; (8002f8c <findslot+0x30>)
 8002f74:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8002f78:	3201      	adds	r2, #1
 8002f7a:	d002      	beq.n	8002f82 <findslot+0x26>
 8002f7c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8002f80:	bd10      	pop	{r4, pc}
 8002f82:	2000      	movs	r0, #0
 8002f84:	e7fc      	b.n	8002f80 <findslot+0x24>
 8002f86:	bf00      	nop
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	20000090 	.word	0x20000090

08002f90 <checkerror>:
 8002f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f92:	1c43      	adds	r3, r0, #1
 8002f94:	4604      	mov	r4, r0
 8002f96:	d109      	bne.n	8002fac <checkerror+0x1c>
 8002f98:	f7fe fe86 	bl	8001ca8 <__errno>
 8002f9c:	2613      	movs	r6, #19
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	2700      	movs	r7, #0
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	4639      	mov	r1, r7
 8002fa6:	beab      	bkpt	0x00ab
 8002fa8:	4606      	mov	r6, r0
 8002faa:	602e      	str	r6, [r5, #0]
 8002fac:	4620      	mov	r0, r4
 8002fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002fb0 <error>:
 8002fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	f7fe fe78 	bl	8001ca8 <__errno>
 8002fb8:	2613      	movs	r6, #19
 8002fba:	4605      	mov	r5, r0
 8002fbc:	2700      	movs	r7, #0
 8002fbe:	4630      	mov	r0, r6
 8002fc0:	4639      	mov	r1, r7
 8002fc2:	beab      	bkpt	0x00ab
 8002fc4:	4606      	mov	r6, r0
 8002fc6:	602e      	str	r6, [r5, #0]
 8002fc8:	4620      	mov	r0, r4
 8002fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002fcc <_swiread>:
 8002fcc:	b530      	push	{r4, r5, lr}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002fd4:	9203      	str	r2, [sp, #12]
 8002fd6:	2406      	movs	r4, #6
 8002fd8:	ad01      	add	r5, sp, #4
 8002fda:	4620      	mov	r0, r4
 8002fdc:	4629      	mov	r1, r5
 8002fde:	beab      	bkpt	0x00ab
 8002fe0:	4604      	mov	r4, r0
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f7ff ffd4 	bl	8002f90 <checkerror>
 8002fe8:	b005      	add	sp, #20
 8002fea:	bd30      	pop	{r4, r5, pc}

08002fec <_read>:
 8002fec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002fee:	4615      	mov	r5, r2
 8002ff0:	9101      	str	r1, [sp, #4]
 8002ff2:	f7ff ffb3 	bl	8002f5c <findslot>
 8002ff6:	9901      	ldr	r1, [sp, #4]
 8002ff8:	4604      	mov	r4, r0
 8002ffa:	b938      	cbnz	r0, 800300c <_read+0x20>
 8002ffc:	f7fe fe54 	bl	8001ca8 <__errno>
 8003000:	2309      	movs	r3, #9
 8003002:	6003      	str	r3, [r0, #0]
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	b003      	add	sp, #12
 800300a:	bd30      	pop	{r4, r5, pc}
 800300c:	6800      	ldr	r0, [r0, #0]
 800300e:	462a      	mov	r2, r5
 8003010:	f7ff ffdc 	bl	8002fcc <_swiread>
 8003014:	1c43      	adds	r3, r0, #1
 8003016:	d0f7      	beq.n	8003008 <_read+0x1c>
 8003018:	6863      	ldr	r3, [r4, #4]
 800301a:	1a2a      	subs	r2, r5, r0
 800301c:	4413      	add	r3, r2
 800301e:	6063      	str	r3, [r4, #4]
 8003020:	4610      	mov	r0, r2
 8003022:	e7f1      	b.n	8003008 <_read+0x1c>

08003024 <_swilseek>:
 8003024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003026:	460c      	mov	r4, r1
 8003028:	4616      	mov	r6, r2
 800302a:	f7ff ff97 	bl	8002f5c <findslot>
 800302e:	4605      	mov	r5, r0
 8003030:	b940      	cbnz	r0, 8003044 <_swilseek+0x20>
 8003032:	f7fe fe39 	bl	8001ca8 <__errno>
 8003036:	2309      	movs	r3, #9
 8003038:	6003      	str	r3, [r0, #0]
 800303a:	f04f 34ff 	mov.w	r4, #4294967295
 800303e:	4620      	mov	r0, r4
 8003040:	b003      	add	sp, #12
 8003042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003044:	2e02      	cmp	r6, #2
 8003046:	d903      	bls.n	8003050 <_swilseek+0x2c>
 8003048:	f7fe fe2e 	bl	8001ca8 <__errno>
 800304c:	2316      	movs	r3, #22
 800304e:	e7f3      	b.n	8003038 <_swilseek+0x14>
 8003050:	2e01      	cmp	r6, #1
 8003052:	d112      	bne.n	800307a <_swilseek+0x56>
 8003054:	6843      	ldr	r3, [r0, #4]
 8003056:	18e4      	adds	r4, r4, r3
 8003058:	d4f6      	bmi.n	8003048 <_swilseek+0x24>
 800305a:	682b      	ldr	r3, [r5, #0]
 800305c:	260a      	movs	r6, #10
 800305e:	e9cd 3400 	strd	r3, r4, [sp]
 8003062:	466f      	mov	r7, sp
 8003064:	4630      	mov	r0, r6
 8003066:	4639      	mov	r1, r7
 8003068:	beab      	bkpt	0x00ab
 800306a:	4606      	mov	r6, r0
 800306c:	4630      	mov	r0, r6
 800306e:	f7ff ff8f 	bl	8002f90 <checkerror>
 8003072:	2800      	cmp	r0, #0
 8003074:	dbe1      	blt.n	800303a <_swilseek+0x16>
 8003076:	606c      	str	r4, [r5, #4]
 8003078:	e7e1      	b.n	800303e <_swilseek+0x1a>
 800307a:	2e02      	cmp	r6, #2
 800307c:	d1ed      	bne.n	800305a <_swilseek+0x36>
 800307e:	6803      	ldr	r3, [r0, #0]
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	260c      	movs	r6, #12
 8003084:	466f      	mov	r7, sp
 8003086:	4630      	mov	r0, r6
 8003088:	4639      	mov	r1, r7
 800308a:	beab      	bkpt	0x00ab
 800308c:	4606      	mov	r6, r0
 800308e:	4630      	mov	r0, r6
 8003090:	f7ff ff7e 	bl	8002f90 <checkerror>
 8003094:	1c43      	adds	r3, r0, #1
 8003096:	d0d0      	beq.n	800303a <_swilseek+0x16>
 8003098:	4404      	add	r4, r0
 800309a:	e7de      	b.n	800305a <_swilseek+0x36>

0800309c <_lseek>:
 800309c:	f7ff bfc2 	b.w	8003024 <_swilseek>

080030a0 <_swiwrite>:
 80030a0:	b530      	push	{r4, r5, lr}
 80030a2:	b085      	sub	sp, #20
 80030a4:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80030a8:	9203      	str	r2, [sp, #12]
 80030aa:	2405      	movs	r4, #5
 80030ac:	ad01      	add	r5, sp, #4
 80030ae:	4620      	mov	r0, r4
 80030b0:	4629      	mov	r1, r5
 80030b2:	beab      	bkpt	0x00ab
 80030b4:	4604      	mov	r4, r0
 80030b6:	4620      	mov	r0, r4
 80030b8:	f7ff ff6a 	bl	8002f90 <checkerror>
 80030bc:	b005      	add	sp, #20
 80030be:	bd30      	pop	{r4, r5, pc}

080030c0 <_write>:
 80030c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80030c2:	4615      	mov	r5, r2
 80030c4:	9101      	str	r1, [sp, #4]
 80030c6:	f7ff ff49 	bl	8002f5c <findslot>
 80030ca:	9901      	ldr	r1, [sp, #4]
 80030cc:	4604      	mov	r4, r0
 80030ce:	b930      	cbnz	r0, 80030de <_write+0x1e>
 80030d0:	f7fe fdea 	bl	8001ca8 <__errno>
 80030d4:	2309      	movs	r3, #9
 80030d6:	6003      	str	r3, [r0, #0]
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	e012      	b.n	8003104 <_write+0x44>
 80030de:	6800      	ldr	r0, [r0, #0]
 80030e0:	462a      	mov	r2, r5
 80030e2:	f7ff ffdd 	bl	80030a0 <_swiwrite>
 80030e6:	2800      	cmp	r0, #0
 80030e8:	dbf6      	blt.n	80030d8 <_write+0x18>
 80030ea:	6862      	ldr	r2, [r4, #4]
 80030ec:	1a2b      	subs	r3, r5, r0
 80030ee:	441a      	add	r2, r3
 80030f0:	42a8      	cmp	r0, r5
 80030f2:	6062      	str	r2, [r4, #4]
 80030f4:	d105      	bne.n	8003102 <_write+0x42>
 80030f6:	2000      	movs	r0, #0
 80030f8:	b003      	add	sp, #12
 80030fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80030fe:	f7ff bf57 	b.w	8002fb0 <error>
 8003102:	4618      	mov	r0, r3
 8003104:	b003      	add	sp, #12
 8003106:	bd30      	pop	{r4, r5, pc}

08003108 <_swiclose>:
 8003108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800310a:	2402      	movs	r4, #2
 800310c:	9001      	str	r0, [sp, #4]
 800310e:	ad01      	add	r5, sp, #4
 8003110:	4620      	mov	r0, r4
 8003112:	4629      	mov	r1, r5
 8003114:	beab      	bkpt	0x00ab
 8003116:	4604      	mov	r4, r0
 8003118:	4620      	mov	r0, r4
 800311a:	f7ff ff39 	bl	8002f90 <checkerror>
 800311e:	b003      	add	sp, #12
 8003120:	bd30      	pop	{r4, r5, pc}
	...

08003124 <_close>:
 8003124:	b538      	push	{r3, r4, r5, lr}
 8003126:	4605      	mov	r5, r0
 8003128:	f7ff ff18 	bl	8002f5c <findslot>
 800312c:	4604      	mov	r4, r0
 800312e:	b930      	cbnz	r0, 800313e <_close+0x1a>
 8003130:	f7fe fdba 	bl	8001ca8 <__errno>
 8003134:	2309      	movs	r3, #9
 8003136:	6003      	str	r3, [r0, #0]
 8003138:	f04f 30ff 	mov.w	r0, #4294967295
 800313c:	bd38      	pop	{r3, r4, r5, pc}
 800313e:	3d01      	subs	r5, #1
 8003140:	2d01      	cmp	r5, #1
 8003142:	d809      	bhi.n	8003158 <_close+0x34>
 8003144:	4b09      	ldr	r3, [pc, #36]	; (800316c <_close+0x48>)
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	429a      	cmp	r2, r3
 800314c:	d104      	bne.n	8003158 <_close+0x34>
 800314e:	f04f 33ff 	mov.w	r3, #4294967295
 8003152:	6003      	str	r3, [r0, #0]
 8003154:	2000      	movs	r0, #0
 8003156:	e7f1      	b.n	800313c <_close+0x18>
 8003158:	6820      	ldr	r0, [r4, #0]
 800315a:	f7ff ffd5 	bl	8003108 <_swiclose>
 800315e:	2800      	cmp	r0, #0
 8003160:	d1ec      	bne.n	800313c <_close+0x18>
 8003162:	f04f 33ff 	mov.w	r3, #4294967295
 8003166:	6023      	str	r3, [r4, #0]
 8003168:	e7e8      	b.n	800313c <_close+0x18>
 800316a:	bf00      	nop
 800316c:	20000090 	.word	0x20000090

08003170 <_swistat>:
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	460c      	mov	r4, r1
 8003174:	f7ff fef2 	bl	8002f5c <findslot>
 8003178:	4605      	mov	r5, r0
 800317a:	b930      	cbnz	r0, 800318a <_swistat+0x1a>
 800317c:	f7fe fd94 	bl	8001ca8 <__errno>
 8003180:	2309      	movs	r3, #9
 8003182:	6003      	str	r3, [r0, #0]
 8003184:	f04f 30ff 	mov.w	r0, #4294967295
 8003188:	bd70      	pop	{r4, r5, r6, pc}
 800318a:	6863      	ldr	r3, [r4, #4]
 800318c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003190:	6063      	str	r3, [r4, #4]
 8003192:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003196:	64a3      	str	r3, [r4, #72]	; 0x48
 8003198:	260c      	movs	r6, #12
 800319a:	4630      	mov	r0, r6
 800319c:	4629      	mov	r1, r5
 800319e:	beab      	bkpt	0x00ab
 80031a0:	4605      	mov	r5, r0
 80031a2:	4628      	mov	r0, r5
 80031a4:	f7ff fef4 	bl	8002f90 <checkerror>
 80031a8:	1c43      	adds	r3, r0, #1
 80031aa:	bf1c      	itt	ne
 80031ac:	6120      	strne	r0, [r4, #16]
 80031ae:	2000      	movne	r0, #0
 80031b0:	e7ea      	b.n	8003188 <_swistat+0x18>

080031b2 <_fstat>:
 80031b2:	460b      	mov	r3, r1
 80031b4:	b510      	push	{r4, lr}
 80031b6:	2100      	movs	r1, #0
 80031b8:	4604      	mov	r4, r0
 80031ba:	2258      	movs	r2, #88	; 0x58
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fe fd9d 	bl	8001cfc <memset>
 80031c2:	4601      	mov	r1, r0
 80031c4:	4620      	mov	r0, r4
 80031c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ca:	f7ff bfd1 	b.w	8003170 <_swistat>

080031ce <_isatty>:
 80031ce:	b570      	push	{r4, r5, r6, lr}
 80031d0:	f7ff fec4 	bl	8002f5c <findslot>
 80031d4:	2509      	movs	r5, #9
 80031d6:	4604      	mov	r4, r0
 80031d8:	b920      	cbnz	r0, 80031e4 <_isatty+0x16>
 80031da:	f7fe fd65 	bl	8001ca8 <__errno>
 80031de:	6005      	str	r5, [r0, #0]
 80031e0:	4620      	mov	r0, r4
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	4628      	mov	r0, r5
 80031e6:	4621      	mov	r1, r4
 80031e8:	beab      	bkpt	0x00ab
 80031ea:	4604      	mov	r4, r0
 80031ec:	2c01      	cmp	r4, #1
 80031ee:	d0f7      	beq.n	80031e0 <_isatty+0x12>
 80031f0:	f7fe fd5a 	bl	8001ca8 <__errno>
 80031f4:	2400      	movs	r4, #0
 80031f6:	4605      	mov	r5, r0
 80031f8:	2613      	movs	r6, #19
 80031fa:	4630      	mov	r0, r6
 80031fc:	4621      	mov	r1, r4
 80031fe:	beab      	bkpt	0x00ab
 8003200:	4606      	mov	r6, r0
 8003202:	602e      	str	r6, [r5, #0]
 8003204:	e7ec      	b.n	80031e0 <_isatty+0x12>
	...

08003208 <_init>:
 8003208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320a:	bf00      	nop
 800320c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800320e:	bc08      	pop	{r3}
 8003210:	469e      	mov	lr, r3
 8003212:	4770      	bx	lr

08003214 <_fini>:
 8003214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003216:	bf00      	nop
 8003218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321a:	bc08      	pop	{r3}
 800321c:	469e      	mov	lr, r3
 800321e:	4770      	bx	lr
