// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Implementation of DPI export functions.
//
// Verilator compiles this file in when DPI functions are used.
// If you have multiple Verilated designs with the same DPI exported
// function names, you will get multiple definition link errors from here.
// This is an unfortunate result of the DPI specification.
// To solve this, either
//    1. Call VsvsimTestbench::{export_function} instead,
//       and do not even bother to compile this file
// or 2. Compile all __Dpi.cpp files in the same compiler run,
//       and #ifdefs already inserted here will sort everything out.

#include "VsvsimTestbench__Dpi.h"
#include "VsvsimTestbench.h"

#ifndef VL_DPIDECL_getBitWidthImpl_clock_
#define VL_DPIDECL_getBitWidthImpl_clock_
void getBitWidthImpl_clock(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:73:17
    return VsvsimTestbench::getBitWidthImpl_clock(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_B_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_B_
void getBitWidthImpl_io_VGA_B(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:448:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_B(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_G_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_G_
void getBitWidthImpl_io_VGA_G(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:465:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_G(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_R_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_R_
void getBitWidthImpl_io_VGA_R(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:482:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_R(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_RGB_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_RGB_
void getBitWidthImpl_io_VGA_RGB(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:533:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_RGB(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_hSync_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_hSync_
void getBitWidthImpl_io_VGA_hSync(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:516:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_hSync(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_horCntr_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_horCntr_
void getBitWidthImpl_io_VGA_horCntr(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:431:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_horCntr(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_vSync_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_vSync_
void getBitWidthImpl_io_VGA_vSync(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:499:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_vSync(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_VGA_verCntr_
#define VL_DPIDECL_getBitWidthImpl_io_VGA_verCntr_
void getBitWidthImpl_io_VGA_verCntr(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:414:17
    return VsvsimTestbench::getBitWidthImpl_io_VGA_verCntr(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_request_
#define VL_DPIDECL_getBitWidthImpl_io_request_
void getBitWidthImpl_io_request(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:397:17
    return VsvsimTestbench::getBitWidthImpl_io_request(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_address_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_address_
void getBitWidthImpl_io_tilelink_a_bits_address(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:283:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_address(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_corrupt_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_corrupt_
void getBitWidthImpl_io_tilelink_a_bits_corrupt(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:232:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_corrupt(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_data_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_data_
void getBitWidthImpl_io_tilelink_a_bits_data(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:249:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_data(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_mask_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_mask_
void getBitWidthImpl_io_tilelink_a_bits_mask(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:266:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_mask(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_opcode_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_opcode_
void getBitWidthImpl_io_tilelink_a_bits_opcode(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:351:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_opcode(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_param_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_param_
void getBitWidthImpl_io_tilelink_a_bits_param(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:334:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_param(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_size_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_size_
void getBitWidthImpl_io_tilelink_a_bits_size(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:317:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_size(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_source_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_bits_source_
void getBitWidthImpl_io_tilelink_a_bits_source(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:300:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_bits_source(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_ready_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_ready_
void getBitWidthImpl_io_tilelink_a_ready(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:385:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_ready(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_a_valid_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_a_valid_
void getBitWidthImpl_io_tilelink_a_valid(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:368:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_a_valid(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_corrupt_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_corrupt_
void getBitWidthImpl_io_tilelink_d_bits_corrupt(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:107:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_corrupt(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_data_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_data_
void getBitWidthImpl_io_tilelink_d_bits_data(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:119:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_data(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_denied_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_denied_
void getBitWidthImpl_io_tilelink_d_bits_denied(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:131:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_denied(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_opcode_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_opcode_
void getBitWidthImpl_io_tilelink_d_bits_opcode(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:191:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_opcode(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_param_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_param_
void getBitWidthImpl_io_tilelink_d_bits_param(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:179:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_param(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_sink_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_sink_
void getBitWidthImpl_io_tilelink_d_bits_sink(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:143:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_sink(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_size_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_size_
void getBitWidthImpl_io_tilelink_d_bits_size(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:167:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_size(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_source_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_bits_source_
void getBitWidthImpl_io_tilelink_d_bits_source(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:155:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_bits_source(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_ready_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_ready_
void getBitWidthImpl_io_tilelink_d_ready(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:215:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_ready(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_io_tilelink_d_valid_
#define VL_DPIDECL_getBitWidthImpl_io_tilelink_d_valid_
void getBitWidthImpl_io_tilelink_d_valid(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:203:17
    return VsvsimTestbench::getBitWidthImpl_io_tilelink_d_valid(value);
}
#endif

#ifndef VL_DPIDECL_getBitWidthImpl_reset_
#define VL_DPIDECL_getBitWidthImpl_reset_
void getBitWidthImpl_reset(int* value) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:90:17
    return VsvsimTestbench::getBitWidthImpl_reset(value);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_clock_
#define VL_DPIDECL_getBitsImpl_clock_
void getBitsImpl_clock(svBitVecVal* value_clock) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:83:17
    return VsvsimTestbench::getBitsImpl_clock(value_clock);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_B_
#define VL_DPIDECL_getBitsImpl_io_VGA_B_
void getBitsImpl_io_VGA_B(svBitVecVal* value_io_VGA_B) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:458:17
    return VsvsimTestbench::getBitsImpl_io_VGA_B(value_io_VGA_B);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_G_
#define VL_DPIDECL_getBitsImpl_io_VGA_G_
void getBitsImpl_io_VGA_G(svBitVecVal* value_io_VGA_G) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:475:17
    return VsvsimTestbench::getBitsImpl_io_VGA_G(value_io_VGA_G);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_R_
#define VL_DPIDECL_getBitsImpl_io_VGA_R_
void getBitsImpl_io_VGA_R(svBitVecVal* value_io_VGA_R) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:492:17
    return VsvsimTestbench::getBitsImpl_io_VGA_R(value_io_VGA_R);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_RGB_
#define VL_DPIDECL_getBitsImpl_io_VGA_RGB_
void getBitsImpl_io_VGA_RGB(svBitVecVal* value_io_VGA_RGB) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:538:17
    return VsvsimTestbench::getBitsImpl_io_VGA_RGB(value_io_VGA_RGB);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_hSync_
#define VL_DPIDECL_getBitsImpl_io_VGA_hSync_
void getBitsImpl_io_VGA_hSync(svBitVecVal* value_io_VGA_hSync) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:526:17
    return VsvsimTestbench::getBitsImpl_io_VGA_hSync(value_io_VGA_hSync);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_horCntr_
#define VL_DPIDECL_getBitsImpl_io_VGA_horCntr_
void getBitsImpl_io_VGA_horCntr(svBitVecVal* value_io_VGA_horCntr) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:441:17
    return VsvsimTestbench::getBitsImpl_io_VGA_horCntr(value_io_VGA_horCntr);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_vSync_
#define VL_DPIDECL_getBitsImpl_io_VGA_vSync_
void getBitsImpl_io_VGA_vSync(svBitVecVal* value_io_VGA_vSync) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:509:17
    return VsvsimTestbench::getBitsImpl_io_VGA_vSync(value_io_VGA_vSync);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_VGA_verCntr_
#define VL_DPIDECL_getBitsImpl_io_VGA_verCntr_
void getBitsImpl_io_VGA_verCntr(svBitVecVal* value_io_VGA_verCntr) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:424:17
    return VsvsimTestbench::getBitsImpl_io_VGA_verCntr(value_io_VGA_verCntr);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_request_
#define VL_DPIDECL_getBitsImpl_io_request_
void getBitsImpl_io_request(svBitVecVal* value_io_request) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:407:17
    return VsvsimTestbench::getBitsImpl_io_request(value_io_request);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_address_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_address_
void getBitsImpl_io_tilelink_a_bits_address(svBitVecVal* value_io_tilelink_a_bits_address) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:293:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_address(value_io_tilelink_a_bits_address);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_corrupt_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_corrupt_
void getBitsImpl_io_tilelink_a_bits_corrupt(svBitVecVal* value_io_tilelink_a_bits_corrupt) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:242:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_corrupt(value_io_tilelink_a_bits_corrupt);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_data_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_data_
void getBitsImpl_io_tilelink_a_bits_data(svBitVecVal* value_io_tilelink_a_bits_data) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:259:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_data(value_io_tilelink_a_bits_data);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_mask_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_mask_
void getBitsImpl_io_tilelink_a_bits_mask(svBitVecVal* value_io_tilelink_a_bits_mask) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:276:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_mask(value_io_tilelink_a_bits_mask);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_opcode_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_opcode_
void getBitsImpl_io_tilelink_a_bits_opcode(svBitVecVal* value_io_tilelink_a_bits_opcode) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:361:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_opcode(value_io_tilelink_a_bits_opcode);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_param_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_param_
void getBitsImpl_io_tilelink_a_bits_param(svBitVecVal* value_io_tilelink_a_bits_param) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:344:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_param(value_io_tilelink_a_bits_param);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_size_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_size_
void getBitsImpl_io_tilelink_a_bits_size(svBitVecVal* value_io_tilelink_a_bits_size) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:327:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_size(value_io_tilelink_a_bits_size);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_source_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_bits_source_
void getBitsImpl_io_tilelink_a_bits_source(svBitVecVal* value_io_tilelink_a_bits_source) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:310:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_bits_source(value_io_tilelink_a_bits_source);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_ready_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_ready_
void getBitsImpl_io_tilelink_a_ready(svBitVecVal* value_io_tilelink_a_ready) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:390:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_ready(value_io_tilelink_a_ready);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_a_valid_
#define VL_DPIDECL_getBitsImpl_io_tilelink_a_valid_
void getBitsImpl_io_tilelink_a_valid(svBitVecVal* value_io_tilelink_a_valid) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:378:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_a_valid(value_io_tilelink_a_valid);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_corrupt_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_corrupt_
void getBitsImpl_io_tilelink_d_bits_corrupt(svBitVecVal* value_io_tilelink_d_bits_corrupt) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:112:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_corrupt(value_io_tilelink_d_bits_corrupt);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_data_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_data_
void getBitsImpl_io_tilelink_d_bits_data(svBitVecVal* value_io_tilelink_d_bits_data) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:124:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_data(value_io_tilelink_d_bits_data);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_denied_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_denied_
void getBitsImpl_io_tilelink_d_bits_denied(svBitVecVal* value_io_tilelink_d_bits_denied) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:136:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_denied(value_io_tilelink_d_bits_denied);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_opcode_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_opcode_
void getBitsImpl_io_tilelink_d_bits_opcode(svBitVecVal* value_io_tilelink_d_bits_opcode) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:196:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_opcode(value_io_tilelink_d_bits_opcode);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_param_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_param_
void getBitsImpl_io_tilelink_d_bits_param(svBitVecVal* value_io_tilelink_d_bits_param) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:184:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_param(value_io_tilelink_d_bits_param);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_sink_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_sink_
void getBitsImpl_io_tilelink_d_bits_sink(svBitVecVal* value_io_tilelink_d_bits_sink) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:148:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_sink(value_io_tilelink_d_bits_sink);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_size_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_size_
void getBitsImpl_io_tilelink_d_bits_size(svBitVecVal* value_io_tilelink_d_bits_size) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:172:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_size(value_io_tilelink_d_bits_size);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_source_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_bits_source_
void getBitsImpl_io_tilelink_d_bits_source(svBitVecVal* value_io_tilelink_d_bits_source) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:160:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_bits_source(value_io_tilelink_d_bits_source);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_ready_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_ready_
void getBitsImpl_io_tilelink_d_ready(svBitVecVal* value_io_tilelink_d_ready) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:225:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_ready(value_io_tilelink_d_ready);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_io_tilelink_d_valid_
#define VL_DPIDECL_getBitsImpl_io_tilelink_d_valid_
void getBitsImpl_io_tilelink_d_valid(svBitVecVal* value_io_tilelink_d_valid) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:208:17
    return VsvsimTestbench::getBitsImpl_io_tilelink_d_valid(value_io_tilelink_d_valid);
}
#endif

#ifndef VL_DPIDECL_getBitsImpl_reset_
#define VL_DPIDECL_getBitsImpl_reset_
void getBitsImpl_reset(svBitVecVal* value_reset) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:100:17
    return VsvsimTestbench::getBitsImpl_reset(value_reset);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_clock_
#define VL_DPIDECL_setBitsImpl_clock_
void setBitsImpl_clock(const svBitVecVal* value_clock) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:78:17
    return VsvsimTestbench::setBitsImpl_clock(value_clock);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_B_
#define VL_DPIDECL_setBitsImpl_io_VGA_B_
void setBitsImpl_io_VGA_B(const svBitVecVal* value_io_VGA_B) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:453:17
    return VsvsimTestbench::setBitsImpl_io_VGA_B(value_io_VGA_B);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_G_
#define VL_DPIDECL_setBitsImpl_io_VGA_G_
void setBitsImpl_io_VGA_G(const svBitVecVal* value_io_VGA_G) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:470:17
    return VsvsimTestbench::setBitsImpl_io_VGA_G(value_io_VGA_G);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_R_
#define VL_DPIDECL_setBitsImpl_io_VGA_R_
void setBitsImpl_io_VGA_R(const svBitVecVal* value_io_VGA_R) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:487:17
    return VsvsimTestbench::setBitsImpl_io_VGA_R(value_io_VGA_R);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_hSync_
#define VL_DPIDECL_setBitsImpl_io_VGA_hSync_
void setBitsImpl_io_VGA_hSync(const svBitVecVal* value_io_VGA_hSync) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:521:17
    return VsvsimTestbench::setBitsImpl_io_VGA_hSync(value_io_VGA_hSync);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_horCntr_
#define VL_DPIDECL_setBitsImpl_io_VGA_horCntr_
void setBitsImpl_io_VGA_horCntr(const svBitVecVal* value_io_VGA_horCntr) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:436:17
    return VsvsimTestbench::setBitsImpl_io_VGA_horCntr(value_io_VGA_horCntr);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_vSync_
#define VL_DPIDECL_setBitsImpl_io_VGA_vSync_
void setBitsImpl_io_VGA_vSync(const svBitVecVal* value_io_VGA_vSync) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:504:17
    return VsvsimTestbench::setBitsImpl_io_VGA_vSync(value_io_VGA_vSync);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_VGA_verCntr_
#define VL_DPIDECL_setBitsImpl_io_VGA_verCntr_
void setBitsImpl_io_VGA_verCntr(const svBitVecVal* value_io_VGA_verCntr) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:419:17
    return VsvsimTestbench::setBitsImpl_io_VGA_verCntr(value_io_VGA_verCntr);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_request_
#define VL_DPIDECL_setBitsImpl_io_request_
void setBitsImpl_io_request(const svBitVecVal* value_io_request) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:402:17
    return VsvsimTestbench::setBitsImpl_io_request(value_io_request);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_address_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_address_
void setBitsImpl_io_tilelink_a_bits_address(const svBitVecVal* value_io_tilelink_a_bits_address) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:288:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_address(value_io_tilelink_a_bits_address);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_corrupt_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_corrupt_
void setBitsImpl_io_tilelink_a_bits_corrupt(const svBitVecVal* value_io_tilelink_a_bits_corrupt) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:237:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_corrupt(value_io_tilelink_a_bits_corrupt);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_data_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_data_
void setBitsImpl_io_tilelink_a_bits_data(const svBitVecVal* value_io_tilelink_a_bits_data) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:254:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_data(value_io_tilelink_a_bits_data);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_mask_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_mask_
void setBitsImpl_io_tilelink_a_bits_mask(const svBitVecVal* value_io_tilelink_a_bits_mask) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:271:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_mask(value_io_tilelink_a_bits_mask);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_opcode_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_opcode_
void setBitsImpl_io_tilelink_a_bits_opcode(const svBitVecVal* value_io_tilelink_a_bits_opcode) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:356:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_opcode(value_io_tilelink_a_bits_opcode);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_param_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_param_
void setBitsImpl_io_tilelink_a_bits_param(const svBitVecVal* value_io_tilelink_a_bits_param) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:339:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_param(value_io_tilelink_a_bits_param);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_size_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_size_
void setBitsImpl_io_tilelink_a_bits_size(const svBitVecVal* value_io_tilelink_a_bits_size) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:322:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_size(value_io_tilelink_a_bits_size);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_source_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_bits_source_
void setBitsImpl_io_tilelink_a_bits_source(const svBitVecVal* value_io_tilelink_a_bits_source) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:305:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_bits_source(value_io_tilelink_a_bits_source);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_a_valid_
#define VL_DPIDECL_setBitsImpl_io_tilelink_a_valid_
void setBitsImpl_io_tilelink_a_valid(const svBitVecVal* value_io_tilelink_a_valid) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:373:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_a_valid(value_io_tilelink_a_valid);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_io_tilelink_d_ready_
#define VL_DPIDECL_setBitsImpl_io_tilelink_d_ready_
void setBitsImpl_io_tilelink_d_ready(const svBitVecVal* value_io_tilelink_d_ready) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:220:17
    return VsvsimTestbench::setBitsImpl_io_tilelink_d_ready(value_io_tilelink_d_ready);
}
#endif

#ifndef VL_DPIDECL_setBitsImpl_reset_
#define VL_DPIDECL_setBitsImpl_reset_
void setBitsImpl_reset(const svBitVecVal* value_reset) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:95:17
    return VsvsimTestbench::setBitsImpl_reset(value_reset);
}
#endif

#ifndef VL_DPIDECL_simulation_disableTrace_
#define VL_DPIDECL_simulation_disableTrace_
void simulation_disableTrace(int* success) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:611:17
    return VsvsimTestbench::simulation_disableTrace(success);
}
#endif

#ifndef VL_DPIDECL_simulation_enableTrace_
#define VL_DPIDECL_simulation_enableTrace_
void simulation_enableTrace(int* success) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:596:17
    return VsvsimTestbench::simulation_enableTrace(success);
}
#endif

#ifndef VL_DPIDECL_simulation_initializeTrace_
#define VL_DPIDECL_simulation_initializeTrace_
void simulation_initializeTrace(const char* traceFilePath) {
    // DPI export at /app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv:572:17
    return VsvsimTestbench::simulation_initializeTrace(traceFilePath);
}
#endif

