

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
316bcbff5f8f022bb22b20bb4721e93e  /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY "
Parsing file _cuobjdump_complete_output_4JSeEA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ce13, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x250 (_1.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (_1.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x290 (_1.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x320 (_1.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x638 (_1.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (_1.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x668 (_1.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6c0 (_1.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7b0 (_1.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7c0 (_1.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e0 (_1.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (_1.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8d8 (_1.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x908 (_1.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x930 (_1.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x938 (_1.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_35463_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb0 (_1.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2370 (_1.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1028 (_1.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1048 (_1.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1058 (_1.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1098 (_1.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1140 (_1.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1150 (_1.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1170 (_1.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_1.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11f8 (_1.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1230 (_1.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1280 (_1.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (_1.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1330 (_1.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1350 (_1.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1430 (_1.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1450 (_1.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1578 (_1.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x15c0 (_1.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x15e0 (_1.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x15f0 (_1.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1640 (_1.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1738 (_1.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1748 (_1.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1768 (_1.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1778 (_1.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1818 (_1.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1848 (_1.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1860 (_1.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_1.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1a40 (_1.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ad0 (_1.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b40 (_1.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (_1.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1f98 (_1.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2018 (_1.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2158 (_1.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2168 (_1.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2190 (_1.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2280 (_1.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YsEhu6"
Running: cat _ptx_YsEhu6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_suAiPC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_suAiPC --output-file  /dev/null 2> _ptx_YsEhu6info"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YsEhu6 _ptx2_suAiPC _ptx_YsEhu6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fda0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fde0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fde0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fda0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x200 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ce13 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 35328 (ipc=70.7) sim_rate=35328 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:12:11 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 48192 (ipc=48.2) sim_rate=24096 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:12:12 2016
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 78496 (ipc=19.6) sim_rate=26165 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:12:13 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(13,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 134432 (ipc=17.9) sim_rate=33608 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:12:14 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(8,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 214752 (ipc=20.5) sim_rate=42950 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:12:15 2016
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 285216 (ipc=21.1) sim_rate=47536 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:12:16 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 389984 (ipc=24.4) sim_rate=55712 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:12:17 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(5,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 545984 (ipc=29.5) sim_rate=68248 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:12:18 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(8,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 726144 (ipc=33.8) sim_rate=80682 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:12:19 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 925376 (ipc=38.6) sim_rate=92537 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:12:20 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1210880 (ipc=45.7) sim_rate=110080 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:12:21 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(15,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(4,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(7,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(8,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1774272 (ipc=62.3) sim_rate=147856 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:12:22 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(11,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(11,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(8,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2156416 (ipc=71.9) sim_rate=165878 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:12:23 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(15,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(10,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(4,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(5,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(4,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(10,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 3055296 (ipc=97.0) sim_rate=218235 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:12:24 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(9,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(12,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 3505824 (ipc=107.9) sim_rate=233721 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:12:25 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(15,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(13,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 3936000 (ipc=114.1) sim_rate=246000 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:12:26 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(12,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(12,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,1,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 4589506 (ipc=125.7) sim_rate=269970 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:12:27 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(9,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,2,0) tid=(15,2,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(12,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(12,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(15,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(6,3,0) tid=(15,4,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(13,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 5382539 (ipc=143.5) sim_rate=299029 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:12:28 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(10,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,4,0) tid=(15,2,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,4,0) tid=(11,5,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(13,3,0) tid=(5,3,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,1,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 5918436 (ipc=153.7) sim_rate=311496 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:12:29 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(9,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(11,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,4,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 6349860 (ipc=156.8) sim_rate=317493 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:12:30 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(12,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(9,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(12,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(14,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(14,1,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 6904836 (ipc=164.4) sim_rate=328801 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:12:31 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,4,0) tid=(11,1,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(13,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(11,2,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 7377060 (ipc=169.6) sim_rate=335320 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:12:32 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(10,4,0) tid=(11,5,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(13,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(7,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(13,1,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 7911684 (ipc=175.8) sim_rate=343986 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:12:33 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(11,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(13,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(8,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(11,3,0) tid=(13,5,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(8,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(15,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 8812002 (ipc=189.5) sim_rate=367166 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:12:34 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(15,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(13,3,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(10,0,0) tid=(12,7,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,3,0) tid=(11,6,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(9,4,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 9590917 (ipc=201.9) sim_rate=383636 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:12:35 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(7,4,0) tid=(12,3,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 10006542 (ipc=204.2) sim_rate=384867 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:12:36 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(14,3,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (49386,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(49387,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49407,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49408,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49417,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49418,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49450,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(49451,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49466,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (49488,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(49489,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49492,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49493,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49500,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49501,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49509,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49510,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49518,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49519,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49540,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49541,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49554,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49555,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49572,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(49573,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49592,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(49593,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (49594,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(49595,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49602,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49603,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49603,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49603,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49610,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49616,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49617,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49621,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49622,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49622,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(49623,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49626,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49627,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49629,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(49630,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49640,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49641,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (49655,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(49656,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49660,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49660,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49661,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49661,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49674,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(49675,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49686,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49687,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49687,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49688,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49690,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49691,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49717,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(49718,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (49725,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(49726,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49726,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(49727,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49739,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49740,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49849,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49850,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49873,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(49874,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49937,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(49938,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 10322414 (ipc=206.4) sim_rate=382311 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:12:37 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(9,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,7,0) tid=(5,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(9,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 10861018 (ipc=210.9) sim_rate=387893 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:12:38 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,5,0) tid=(10,5,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(5,6,0) tid=(11,4,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(11,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 11322703 (ipc=215.7) sim_rate=390438 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:12:39 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(10,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,0,0) tid=(12,6,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(9,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,3,0) tid=(14,4,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(11,4,0) tid=(6,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 11889725 (ipc=222.2) sim_rate=396324 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:12:40 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(15,5,0) tid=(8,6,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(15,5,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53942,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53943,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(11,0,0) tid=(14,3,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,5,0) tid=(5,5,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(14,6,0) tid=(2,5,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,0,0) tid=(9,5,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,5,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54674,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54675,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(10,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 12802861 (ipc=232.8) sim_rate=412995 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:12:41 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(9,6,0) tid=(11,5,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(11,5,0) tid=(14,1,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(9,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,5,0) tid=(11,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(11,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(14,4,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 13350750 (ipc=238.4) sim_rate=417210 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:12:42 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(12,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,5,0) tid=(8,6,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(7,2,0) tid=(11,2,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 13891045 (ipc=243.7) sim_rate=420940 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:12:43 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(7,6,0) tid=(10,6,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,7,0) tid=(6,7,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,5,0) tid=(14,5,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,7,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 14492018 (ipc=249.9) sim_rate=426235 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:12:44 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(4,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(8,6,0) tid=(12,3,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(14,6,0) tid=(0,2,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(11,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(11,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(14,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 15028725 (ipc=254.7) sim_rate=429392 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:12:45 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,6,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59160,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59161,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(9,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(10,6,0) tid=(13,4,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(9,0,0) tid=(11,4,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(13,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 15680144 (ipc=259.2) sim_rate=435559 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:12:46 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(11,1,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (60702,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(60703,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(8,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(7,1,0) tid=(14,4,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(11,0,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 16152015 (ipc=262.6) sim_rate=436540 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:12:47 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(13,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,7,0) tid=(8,5,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(11,0,0) tid=(12,3,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(6,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(11,5,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62850,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(62851,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(11,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 16871471 (ipc=267.8) sim_rate=443986 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:12:48 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(15,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 17309440 (ipc=270.5) sim_rate=443831 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:12:49 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,7,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64271,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(64272,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64519,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64520,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64533,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(64534,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(6,5,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (64634,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(64635,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (64722,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(64723,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (64754,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(64755,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(13,4,0) tid=(13,1,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,0,0) tid=(13,6,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(10,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (65345,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(65346,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 17988562 (ipc=274.6) sim_rate=449714 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:12:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (65529,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(65530,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(8,6,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (65577,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(65578,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (65583,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(65584,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65615,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(65616,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (65618,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(65619,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (65634,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(65635,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,7,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65934,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(65935,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (65947,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(65948,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (65951,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(65952,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (66112,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(66113,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(11,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(9,5,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (66446,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(66447,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (66454,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(66455,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 18460766 (ipc=277.6) sim_rate=450262 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:12:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66506,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66507,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(6,2,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (66647,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(66648,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66688,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(66689,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(12,6,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (66887,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(66888,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (67008,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(67009,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67046,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(67047,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(10,8,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (67134,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(67135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67144,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67145,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (67182,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(67183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (67215,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(67216,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (67237,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(67238,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (67344,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(67345,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (67379,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(67380,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (67385,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(67386,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(7,8,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (67434,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(67435,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (67435,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(67436,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 18818437 (ipc=278.8) sim_rate=448058 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:12:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (67550,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(67551,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (67648,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(67649,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(6,5,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67771,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67772,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67821,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67822,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68061,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68062,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,7,0) tid=(13,4,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(10,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 19240665 (ipc=280.9) sim_rate=447457 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:12:53 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(9,8,0) tid=(1,6,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,9,0) tid=(13,6,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(10,9,0) tid=(4,2,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(7,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,8,0) tid=(12,4,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,9,0) tid=(11,5,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,9,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 20018572 (ipc=286.0) sim_rate=454967 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:12:54 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,9,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (70114,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(70115,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (70219,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(70220,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(15,8,0) tid=(1,6,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(12,9,0) tid=(6,3,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,8,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (70808,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(70809,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(3,8,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (70877,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(70878,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 20534362 (ipc=289.2) sim_rate=456319 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:12:55 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(14,8,0) tid=(2,5,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,7,0) tid=(12,5,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(15,7,0) tid=(3,2,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(8,8,0) tid=(14,7,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(7,6,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 21072573 (ipc=292.7) sim_rate=458099 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:12:56 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(12,9,0) tid=(4,2,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(11,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(9,8,0) tid=(10,1,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(12,7,0) tid=(12,3,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(8,9,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 21572226 (ipc=295.5) sim_rate=458983 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:12:57 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(5,8,0) tid=(0,5,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(12,7,0) tid=(12,7,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(9,7,0) tid=(10,1,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(8,6,0) tid=(9,2,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(5,7,0) tid=(14,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(6,5,0) tid=(11,4,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,8,0) tid=(9,7,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,9,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 22321605 (ipc=299.6) sim_rate=465033 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:12:58 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(12,8,0) tid=(0,7,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(12,9,0) tid=(10,7,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(6,8,0) tid=(4,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(11,9,0) tid=(11,6,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,8,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 22791973 (ipc=301.9) sim_rate=465142 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:12:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75555,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75556,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(11,9,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (75935,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(75936,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(12,9,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (76010,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(76011,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,10,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (76399,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(76400,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,10,0) tid=(14,7,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 23391730 (ipc=303.8) sim_rate=467834 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:13:00 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,0,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (77191,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(77192,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(4,9,0) tid=(4,2,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,8,0) tid=(9,5,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(15,9,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 23789464 (ipc=305.0) sim_rate=466460 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:13:01 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(11,7,0) tid=(13,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(5,8,0) tid=(2,6,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(11,0,0) tid=(8,1,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(14,8,0) tid=(12,5,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(10,7,0) tid=(10,7,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(8,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(15,8,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 24444973 (ipc=307.5) sim_rate=470095 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:13:02 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,10,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (79769,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(79770,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(12,8,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (79871,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(79872,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (80011,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(80012,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(13,7,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (80144,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(80145,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(8,9,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (80417,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(80418,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(12,9,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 24935809 (ipc=309.8) sim_rate=470486 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:13:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80541,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(80542,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,8,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (80656,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(80657,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,9,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (80914,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(80915,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (80999,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(81000,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(2,10,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81111,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(81112,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81158,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(81159,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(14,7,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (81255,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(81256,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (81332,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(81333,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(8,1,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 25432828 (ipc=312.1) sim_rate=470978 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:13:04 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(11,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (81857,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(81858,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(12,10,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (82079,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(82080,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (82124,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(82125,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(7,10,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (82185,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(82186,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82218,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82219,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (82302,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(82303,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (82330,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(82331,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(9,10,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (82442,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(82443,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 25836578 (ipc=313.2) sim_rate=469755 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:13:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (82532,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(82533,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (82567,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(82568,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(6,10,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (82741,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(82742,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (82766,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(82767,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82826,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(82827,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (82840,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(82841,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (82878,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(82879,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(4,9,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (82888,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(82889,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (82949,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(82950,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (82978,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(82979,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(9,11,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (83308,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(83309,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(83321,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,8,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (83454,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(83455,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (83468,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(83469,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 26236370 (ipc=314.2) sim_rate=468506 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:13:06 2016
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(2,11,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (83647,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(83648,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (83676,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(83677,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (83725,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(83726,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (83747,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(83748,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (83771,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(83772,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(8,10,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (83872,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(83873,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (83904,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(83905,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(14,9,0) tid=(0,5,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(12,10,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (84301,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(84302,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(12,11,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (84435,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(84436,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 26708867 (ipc=316.1) sim_rate=468576 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:13:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (84519,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(84520,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (84533,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(84534,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(10,10,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (84656,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(84657,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84726,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(84727,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (84751,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(84752,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(10,11,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (84796,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(84797,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84813,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84814,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (84825,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(84826,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(10,12,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (84968,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(84969,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (85133,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(85134,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(9,11,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (85177,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(85178,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (85185,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(85186,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(12,12,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (85397,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(85398,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 27207252 (ipc=318.2) sim_rate=469090 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:13:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (85542,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(85543,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(6,10,0) tid=(9,3,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(10,11,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (85816,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(85817,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(12,10,0) tid=(1,4,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(4,12,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (86426,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(86427,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(8,12,0) tid=(13,1,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(6,12,0) tid=(15,2,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(14,12,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 27914660 (ipc=320.9) sim_rate=473129 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:13:09 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(15,12,0) tid=(11,2,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(5,10,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (87324,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(87325,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(6,12,0) tid=(7,2,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(7,10,0) tid=(2,6,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,14,0) tid=(2,4,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(13,13,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 28482748 (ipc=323.7) sim_rate=474712 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:13:10 2016
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(13,10,0) tid=(6,2,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,11,0) tid=(0,7,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(4,13,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 28743512 (ipc=324.8) sim_rate=471205 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:13:11 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,11,0) tid=(9,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,12,0) tid=(2,1,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,12,0) tid=(0,1,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,11,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (89242,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(89243,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,14,0) tid=(2,7,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,12,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 29331543 (ipc=327.7) sim_rate=473089 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:13:12 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,14,0) tid=(14,3,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(13,11,0) tid=(12,7,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,14,0) tid=(4,5,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(8,10,0) tid=(10,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(15,11,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (90316,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(90317,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(9,11,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 29930934 (ipc=330.7) sim_rate=475094 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:13:13 2016
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(10,10,0) tid=(8,4,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(2,14,0) tid=(11,4,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,10,0) tid=(10,2,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(15,12,0) tid=(8,3,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(12,11,0) tid=(14,4,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(5,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (91445,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(91446,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (91489,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(91490,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 30497578 (ipc=333.3) sim_rate=476524 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:13:14 2016
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,14,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (91783,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(91784,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(6,10,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (91870,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(91871,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (91887,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(91888,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(13,10,0) tid=(1,6,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(14,13,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (92270,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(92271,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(6,12,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 31007116 (ipc=335.2) sim_rate=477032 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:13:15 2016
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(8,14,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (92739,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(92740,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(15,12,0) tid=(13,3,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(7,11,0) tid=(5,1,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3,14,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (93158,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(93159,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (93298,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(93299,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(12,11,0) tid=(2,1,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(9,10,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 31538114 (ipc=337.3) sim_rate=477850 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:13:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (93513,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(93514,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,14,0) tid=(14,6,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(8,11,0) tid=(9,0,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(3,14,0) tid=(5,7,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(9,10,0) tid=(13,6,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(12,13,0) tid=(9,1,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,15,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 32145115 (ipc=340.2) sim_rate=479777 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:13:17 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(15,13,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (94745,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(94746,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,13,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (94952,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(94953,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94961,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94962,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(11,14,0) tid=(11,3,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(15,11,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (95317,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(95318,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(14,11,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (95383,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(95384,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (95433,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(95434,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (95459,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(95460,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 32683030 (ipc=342.2) sim_rate=480632 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:13:18 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(8,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (95526,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(95527,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (95591,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(95592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (95662,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(95663,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(9,10,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (95818,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(95819,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(15,14,0) tid=(2,6,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,15,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (96212,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(96213,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (96225,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(96226,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(9,11,0) tid=(8,1,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(12,13,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 33207374 (ipc=344.1) sim_rate=481266 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:13:19 2016
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(15,11,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (96689,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(96690,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(11,12,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (96904,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(96905,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (96955,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(96956,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(9,12,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (96987,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(96988,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 33496322 (ipc=345.3) sim_rate=478518 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:13:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (97141,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(97142,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(12,11,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (97192,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(97193,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(4,15,0) tid=(5,4,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(14,14,0) tid=(1,2,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(4,13,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (97811,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(97812,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (97893,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(97894,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3,12,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 34012705 (ipc=347.1) sim_rate=479052 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:13:21 2016
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(15,11,0) tid=(15,5,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(14,11,0) tid=(7,7,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(3,16,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98581,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(98582,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (98689,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(98690,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(10,15,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98900,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(98901,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (98923,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(98924,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(7,15,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 34484862 (ipc=348.3) sim_rate=478956 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:13:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (99071,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(99072,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (99079,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(99080,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (99083,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(99084,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(14,12,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (99195,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(99196,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(10,16,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (99449,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(99450,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (99484,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(99485,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(10,13,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (99512,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(99513,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (99534,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(99535,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(13,14,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99751,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(99752,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(6,15,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (99914,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(99915,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(12,14,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 35050579 (ipc=350.5) sim_rate=480144 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:13:23 2016
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(14,12,0) tid=(7,6,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(15,15,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (100288,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(100289,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(9,15,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (100459,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(100460,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 35367570 (ipc=351.9) sim_rate=477940 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:13:24 2016
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(7,13,0) tid=(0,1,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,13,0) tid=(11,7,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(12,13,0) tid=(6,5,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,15,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101198,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(101199,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(9,13,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (101360,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(101361,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(11,16,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (101404,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(101405,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 35987363 (ipc=354.6) sim_rate=479831 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:13:25 2016
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(7,16,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (101595,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(101596,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (101614,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(101615,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (101676,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(101677,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(1,14,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (101778,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(101779,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (101793,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(101794,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,14,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (101987,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(101988,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (102009,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(102010,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(1,17,0) tid=(8,3,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(4,16,0) tid=(14,0,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(4,16,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 36508959 (ipc=356.2) sim_rate=480381 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:13:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (102555,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(102556,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,17,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (102760,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(102761,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (102792,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(102793,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (102797,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(102798,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(12,14,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 36770660 (ipc=357.0) sim_rate=477541 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:13:27 2016
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(2,16,0) tid=(6,5,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,16,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (103299,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(103300,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (103329,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(103330,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103331,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (103369,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(103370,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (103377,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(103378,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(4,17,0) tid=(13,5,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(5,16,0) tid=(8,7,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(8,18,0) tid=(14,5,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(6,15,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 37320106 (ipc=358.8) sim_rate=478462 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:13:28 2016
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(15,16,0) tid=(5,4,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(8,17,0) tid=(10,0,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(7,17,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 37626417 (ipc=360.1) sim_rate=476283 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:13:29 2016
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(14,15,0) tid=(0,0,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(5,18,0) tid=(2,1,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(15,15,0) tid=(1,7,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(2,16,0) tid=(8,5,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(8,18,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (105333,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(105334,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(8,14,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 38217135 (ipc=362.2) sim_rate=477714 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:13:30 2016
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(4,17,0) tid=(15,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(13,14,0) tid=(7,4,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(10,14,0) tid=(1,2,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(14,14,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (106066,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(106067,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(2,17,0) tid=(12,2,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(14,14,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 38813901 (ipc=364.4) sim_rate=479183 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:13:31 2016
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(2,17,0) tid=(7,7,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(1,18,0) tid=(2,4,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(1,15,0) tid=(15,6,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(5,18,0) tid=(12,7,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(8,14,0) tid=(9,7,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(15,14,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 39390726 (ipc=366.4) sim_rate=480374 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:13:32 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(8,18,0) tid=(2,3,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(13,15,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (107724,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(107725,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(8,18,0) tid=(3,4,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(13,16,0) tid=(4,1,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(3,17,0) tid=(3,1,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(15,14,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 39942159 (ipc=368.1) sim_rate=481230 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:13:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (108536,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(108537,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(11,17,0) tid=(12,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(11,15,0) tid=(9,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(12,16,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 40203282 (ipc=368.8) sim_rate=478610 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:13:34 2016
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,16,0) tid=(7,2,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(12,14,0) tid=(1,7,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(7,16,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109773,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109774,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(3,14,0) tid=(7,4,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(7,18,0) tid=(15,1,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(11,18,0) tid=(9,4,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,18,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 40940564 (ipc=370.5) sim_rate=481653 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:13:35 2016
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(12,18,0) tid=(6,2,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(11,15,0) tid=(13,4,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(4,18,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (111011,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(111012,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,17,0) tid=(13,2,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(12,16,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 41450159 (ipc=371.8) sim_rate=481978 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:13:36 2016
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(14,15,0) tid=(4,4,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,15,0) tid=(11,4,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,18,0) tid=(0,7,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,17,0) tid=(2,4,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(9,16,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 41935297 (ipc=372.8) sim_rate=482014 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:13:37 2016
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,16,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (112659,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(112660,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(4,14,0) tid=(15,6,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(8,18,0) tid=(0,6,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(11,15,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113345,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(113346,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,17,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (113384,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(113385,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 42392126 (ipc=373.5) sim_rate=481728 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:13:38 2016
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,19,0) tid=(15,3,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(15,16,0) tid=(8,1,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(14,17,0) tid=(15,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(12,14,0) tid=(12,7,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(11,16,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 42892910 (ipc=374.6) sim_rate=481942 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:13:39 2016
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(4,17,0) tid=(6,7,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(14,18,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (114822,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(114823,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (114867,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(114868,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(0,19,0) tid=(9,1,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(8,15,0) tid=(14,6,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(6,16,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 43394279 (ipc=375.7) sim_rate=482158 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:13:40 2016
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,19,0) tid=(6,6,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,19,0) tid=(5,1,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(11,17,0) tid=(1,6,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(6,17,0) tid=(11,5,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(5,16,0) tid=(1,5,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(6,15,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 43895144 (ipc=376.8) sim_rate=482364 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:13:41 2016
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(11,14,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (116684,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(116685,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (116759,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(116760,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,18,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116952,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(116953,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,16,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (117117,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(117118,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(7,17,0) tid=(12,6,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(7,16,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 44401923 (ipc=377.9) sim_rate=482629 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:13:42 2016
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(7,17,0) tid=(3,6,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(2,16,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (117986,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(117987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (118009,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(118010,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118032,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(118033,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,15,0) tid=(11,6,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(2,19,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (118288,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(118289,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(13,18,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 44864374 (ipc=378.6) sim_rate=482412 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:13:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (118596,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(118597,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118641,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(118642,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(11,16,0) tid=(13,7,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,19,0) tid=(8,7,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(8,19,0) tid=(4,7,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(14,17,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 45309857 (ipc=379.2) sim_rate=482019 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:13:44 2016
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(12,17,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (119678,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (119678,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(119679,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(119680,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,19,0) tid=(10,6,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(6,19,0) tid=(3,1,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(7,15,0) tid=(13,0,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(9,15,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 45777895 (ipc=379.9) sim_rate=481872 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:13:45 2016
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,15,0) tid=(6,4,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(12,16,0) tid=(1,5,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(2,16,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (121146,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(121147,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(2,17,0) tid=(0,2,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(12,19,0) tid=(11,6,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,18,0) tid=(6,7,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(15,18,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (121921,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(121922,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 46504118 (ipc=381.2) sim_rate=484417 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:13:46 2016
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(9,19,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (122211,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(122212,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (122224,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(122225,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(7,14,0) tid=(15,7,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,20,0) tid=(9,7,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,17,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (122821,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(122822,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (122871,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(122872,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(7,17,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 46947157 (ipc=381.7) sim_rate=483991 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:13:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (123031,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(123032,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(10,19,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (123273,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(123274,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123351,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(123352,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,20,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (123402,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(123403,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (123586,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(123587,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(11,19,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (123597,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(123598,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(3,17,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (123865,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(123866,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 47378111 (ipc=382.1) sim_rate=483450 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:13:48 2016
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(12,16,0) tid=(15,2,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,17,0) tid=(14,3,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(11,19,0) tid=(5,2,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(13,17,0) tid=(3,5,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(12,19,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 47831502 (ipc=382.7) sim_rate=483146 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:13:49 2016
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(9,20,0) tid=(13,5,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(12,19,0) tid=(5,4,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(2,20,0) tid=(15,2,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(8,18,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (125761,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(125762,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (125762,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(125763,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (125763,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(125764,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(6,20,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (125996,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(125997,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 48283066 (ipc=383.2) sim_rate=482830 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:13:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (126039,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(126040,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126053,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(126054,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,21,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (126309,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(126310,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(3,19,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126472,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(126473,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(14,20,0) tid=(11,1,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(3,21,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 48731176 (ipc=383.7) sim_rate=482486 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:13:51 2016
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(8,20,0) tid=(14,6,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(14,18,0) tid=(4,0,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(6,18,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (127625,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(127626,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (127667,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(127668,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(2,21,0) tid=(6,2,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(7,19,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 49168075 (ipc=384.1) sim_rate=482039 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:13:52 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (128059,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(128060,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (128152,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(128153,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(15,19,0) tid=(2,4,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,18,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (128441,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(128442,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (128618,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(128619,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(8,15,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (128645,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(128646,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (128652,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(128653,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(14,20,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (128876,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(128877,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 49578660 (ipc=384.3) sim_rate=481346 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:13:53 2016
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(13,19,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (129189,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(129190,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(13,19,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (129326,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(129327,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129341,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(129342,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 49809588 (ipc=384.6) sim_rate=478938 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:13:54 2016
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(6,20,0) tid=(15,3,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(14,19,0) tid=(3,6,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,21,0) tid=(1,6,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(6,20,0) tid=(3,6,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(4,21,0) tid=(13,5,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(13,20,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (130613,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(130614,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (130721,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(130722,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(14,20,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 50484190 (ipc=385.4) sim_rate=480801 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:13:55 2016
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(6,19,0) tid=(0,4,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(2,20,0) tid=(15,7,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(13,20,0) tid=(10,7,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(4,21,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (131715,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(131716,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(9,21,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 50926742 (ipc=385.8) sim_rate=480440 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:13:56 2016
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,19,0) tid=(14,5,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(11,21,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (132421,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(132422,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(12,20,0) tid=(8,1,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(4,19,0) tid=(2,2,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(8,21,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 51389906 (ipc=386.4) sim_rate=480279 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:13:57 2016
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(10,21,0) tid=(5,4,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(10,19,0) tid=(1,1,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(11,19,0) tid=(0,6,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(8,20,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 51824391 (ipc=386.7) sim_rate=479855 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:13:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134061,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(134062,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(7,20,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (134104,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(134105,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (134303,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(134304,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(12,21,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (134362,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(134363,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(9,21,0) tid=(0,1,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(3,22,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 52226492 (ipc=386.9) sim_rate=479142 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:13:59 2016
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(15,20,0) tid=(4,2,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,21,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (135541,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(135542,0)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(1,20,0) tid=(0,6,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(2,20,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 52615824 (ipc=386.9) sim_rate=478325 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:14:00 2016
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(10,21,0) tid=(6,7,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(0,20,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (136424,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(136425,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(5,21,0) tid=(3,7,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(7,20,0) tid=(4,7,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(0,21,0) tid=(11,1,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(6,22,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (137375,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(137376,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 53198854 (ipc=386.9) sim_rate=479268 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:14:01 2016
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(7,21,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (137606,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(137607,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (137690,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(137691,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (137834,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(137835,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(5,18,0) tid=(14,6,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(12,21,0) tid=(11,2,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(13,21,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 53568092 (ipc=386.8) sim_rate=478286 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:14:02 2016
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(6,22,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (138649,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(138650,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (138751,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(138752,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138871,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138872,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(8,22,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (139114,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(139115,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(4,21,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (139261,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(139262,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(10,22,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 53952420 (ipc=386.8) sim_rate=477455 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:14:03 2016
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(6,22,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (139730,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(139731,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (139763,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(139764,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (139783,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(139784,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(9,22,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (139915,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(139916,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (139999,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(140000,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (140032,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(140033,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(14,20,0) tid=(12,3,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(13,21,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (140489,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(140490,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 54309408 (ipc=386.5) sim_rate=476398 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:14:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140651,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(140652,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140688,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(140689,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(0,22,0) tid=(6,2,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(13,22,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (141025,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(141026,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(4,23,0) tid=(6,5,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(14,22,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 54706479 (ipc=386.6) sim_rate=475708 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:14:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (141552,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(141553,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(15,22,0) tid=(13,0,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(10,23,0) tid=(8,6,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(14,22,0) tid=(2,4,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(14,23,0) tid=(1,5,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(4,23,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (142871,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(142872,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 55247225 (ipc=386.3) sim_rate=476269 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:14:06 2016
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(1,23,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (143102,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(143103,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(5,23,0) tid=(10,3,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(14,21,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (143539,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(143540,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (143561,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(143562,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (143739,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(143740,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(10,23,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (143829,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(143830,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(3,24,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 55662586 (ipc=386.5) sim_rate=475748 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:14:07 2016
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(10,23,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (144510,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(144511,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(15,23,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (144654,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(144655,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(6,19,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 56012347 (ipc=386.3) sim_rate=474680 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:14:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (145048,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(145049,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (145069,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(145070,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (145123,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(145124,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(5,23,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (145144,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(145145,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (145151,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(145152,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145212,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145213,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (145257,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(145258,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145271,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145272,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (145292,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(145293,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (145377,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(145378,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (145440,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(145441,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(7,22,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (145557,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(145558,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (145571,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(145572,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (145645,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(145646,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (145656,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(145657,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (145675,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(145676,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(15,24,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (145933,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(145934,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (146011,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(146012,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (146070,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(146071,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (146144,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(146145,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (146158,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(146159,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (146186,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(146187,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(10,24,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 56425941 (ipc=385.2) sim_rate=474167 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:14:09 2016
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(14,22,0) tid=(1,1,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(8,24,0) tid=(0,5,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(1,24,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (147283,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(147284,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(0,24,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (147457,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(147458,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 56822798 (ipc=385.2) sim_rate=473523 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:14:10 2016
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(6,22,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (147574,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(147575,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147737,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(147738,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(14,25,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (147947,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(147948,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (147952,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(147953,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (147962,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(147963,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(6,22,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (148073,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(148074,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(8,25,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (148298,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(148299,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(6,22,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 57230459 (ipc=385.4) sim_rate=472979 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:14:11 2016
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(5,26,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148759,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(148760,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(6,22,0) tid=(8,4,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(6,22,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (149131,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(149132,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(8,24,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (149471,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(149472,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(6,22,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 57712047 (ipc=386.0) sim_rate=473049 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:14:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (149523,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(149524,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (149546,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(149547,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (149595,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(149596,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (149627,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(149628,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (149701,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(149702,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(10,25,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (149896,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(149897,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (149916,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(149917,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(11,25,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (149950,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(149951,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (149986,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(149987,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150048,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(150049,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (150153,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(150154,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(11,22,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (150208,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(150209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (150242,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(150243,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (150264,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(150265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (150305,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (150305,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(150306,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(150306,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (150339,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(150340,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (150364,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(150365,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(10,26,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (150441,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(150442,0)
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 58133753 (ipc=386.3) sim_rate=472632 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:14:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (150563,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(150564,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (150654,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(150655,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (150656,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(150657,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(11,15,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (150740,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(150741,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (150812,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(150813,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (150816,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(150817,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(11,22,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (150964,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(150965,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (150982,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(150983,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 58333043 (ipc=386.3) sim_rate=470427 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:14:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (151016,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(151017,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (151077,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(151078,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (151095,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(151096,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (151139,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(151140,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(12,27,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (151301,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(151302,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (151409,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(151410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (151435,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(151436,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (151439,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(151440,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(3,27,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (151602,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(151603,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (151639,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(151640,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (151735,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(151736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (151737,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(151738,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(3,26,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (151757,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(151758,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (151794,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(151795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (151910,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(151911,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 58679930 (ipc=386.1) sim_rate=469439 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:14:15 2016
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(15,27,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (152080,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(152081,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (152293,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(152294,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(13,26,0) tid=(1,6,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(13,22,0) tid=(5,2,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(9,26,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 59026143 (ipc=385.8) sim_rate=468461 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:14:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (153055,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(153056,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (153062,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(153063,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(11,22,0) tid=(10,1,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(14,27,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153480,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(153481,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (153552,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(153553,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,27,0) tid=(0,7,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(9,28,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (154050,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(154051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (154105,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(154106,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(15,28,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (154177,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(154178,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(11,26,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (154307,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(154308,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,27,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 59678643 (ipc=386.3) sim_rate=469910 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:14:17 2016
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(1,28,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (154655,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(154656,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (154663,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(154664,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (154699,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(154700,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (154719,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(154720,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (154731,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(154732,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(3,28,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (154863,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(154864,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (154955,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(154956,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (154977,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(154978,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 59954264 (ipc=386.8) sim_rate=468392 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:14:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155013,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155014,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(8,26,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (155031,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(155032,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (155132,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(155133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (155140,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(155141,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(13,28,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (155221,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(155222,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (155259,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(155260,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(7,29,0) tid=(15,6,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(13,27,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (155555,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(155556,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (155563,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(155564,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(0,29,0) tid=(15,3,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(9,26,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (155905,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(155906,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 60499290 (ipc=387.8) sim_rate=468986 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:14:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (156044,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(156045,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(10,29,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (156119,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(156120,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(3,29,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (156347,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(156348,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (156385,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(156386,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(15,28,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 60763722 (ipc=388.3) sim_rate=467413 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:14:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (156647,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(156648,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(13,28,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (156788,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(156789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (156795,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(156796,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (156825,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(156826,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (156829,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(156830,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (156880,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(156881,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(2,30,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (156964,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(156965,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (156967,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(156968,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (156983,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(156984,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (157001,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(157002,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (157050,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(157051,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (157083,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (157083,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(157084,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(157084,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (157095,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(157096,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(3,31,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (157152,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (157203,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (157220,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (157284,0), 4 CTAs running
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(10,30,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (157335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (157371,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (157457,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (157457,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 61215337 (ipc=388.7) sim_rate=467292 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:14:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (157533,0), 4 CTAs running
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(12,30,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (157557,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (157573,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (157601,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (157611,0), 2 CTAs running
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(12,30,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (158004,0), 1 CTAs running
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(12,29,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (158303,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (158325,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158360,0), 1 CTAs running
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(10,29,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 61571642 (ipc=388.5) sim_rate=466451 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:14:22 2016
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(2,31,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (158850,0), 4 CTAs running
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(0,30,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (159070,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (159100,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (159143,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (159307,0), 2 CTAs running
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(8,30,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (159494,0), 2 CTAs running
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(0,31,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (159769,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (159957,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 62005524 (ipc=387.5) sim_rate=466206 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:14:23 2016
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(3,31,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (160305,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (160497,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (160499,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (160509,0), 3 CTAs running
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(7,30,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (160544,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (160599,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (160633,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (160656,0), 2 CTAs running
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(15,31,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (160938,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (160973,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (161021,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (161113,0), 3 CTAs running
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(5,31,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (161198,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (161457,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(10,31,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (161590,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (161611,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (161621,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (161625,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (161645,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (161765,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (161788,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (161791,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (161797,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (161899,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 62475597 (ipc=385.7) sim_rate=466235 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:14:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (162000,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (162024,0), 1 CTAs running
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(6,31,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (162233,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (162241,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (162251,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (162592,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (162624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (162642,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (162660,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (162754,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (162767,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (162799,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(3,31,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (163162,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (163209,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (163301,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (163656,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (163711,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (163911,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (164073,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (164153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (164353,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (164546,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (164588,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (165209,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (165324,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 13.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 165325
gpu_sim_insn = 62682608
gpu_ipc =     379.1478
gpu_tot_sim_cycle = 165325
gpu_tot_sim_insn = 62682608
gpu_tot_ipc =     379.1478
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 200684
gpu_stall_icnt2sh    = 20884
gpu_total_sim_rate=467780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1273427
	L1I_total_cache_misses = 90381
	L1I_total_cache_miss_rate = 0.0710
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 105473
L1D_cache:
	L1D_cache_core[0]: Access = 16588, Miss = 3899, Miss_rate = 0.235, Pending_hits = 136, Reservation_fails = 40118
	L1D_cache_core[1]: Access = 16557, Miss = 4332, Miss_rate = 0.262, Pending_hits = 160, Reservation_fails = 46222
	L1D_cache_core[2]: Access = 16889, Miss = 4136, Miss_rate = 0.245, Pending_hits = 131, Reservation_fails = 41718
	L1D_cache_core[3]: Access = 17712, Miss = 4408, Miss_rate = 0.249, Pending_hits = 156, Reservation_fails = 41244
	L1D_cache_core[4]: Access = 16886, Miss = 4257, Miss_rate = 0.252, Pending_hits = 127, Reservation_fails = 42767
	L1D_cache_core[5]: Access = 16919, Miss = 3999, Miss_rate = 0.236, Pending_hits = 185, Reservation_fails = 37132
	L1D_cache_core[6]: Access = 16553, Miss = 3850, Miss_rate = 0.233, Pending_hits = 112, Reservation_fails = 42198
	L1D_cache_core[7]: Access = 16157, Miss = 3906, Miss_rate = 0.242, Pending_hits = 135, Reservation_fails = 39885
	L1D_cache_core[8]: Access = 15676, Miss = 3893, Miss_rate = 0.248, Pending_hits = 155, Reservation_fails = 37089
	L1D_cache_core[9]: Access = 16864, Miss = 3862, Miss_rate = 0.229, Pending_hits = 159, Reservation_fails = 41031
	L1D_cache_core[10]: Access = 17394, Miss = 4221, Miss_rate = 0.243, Pending_hits = 186, Reservation_fails = 42562
	L1D_cache_core[11]: Access = 17401, Miss = 3986, Miss_rate = 0.229, Pending_hits = 245, Reservation_fails = 39678
	L1D_cache_core[12]: Access = 16924, Miss = 4001, Miss_rate = 0.236, Pending_hits = 191, Reservation_fails = 38701
	L1D_cache_core[13]: Access = 16427, Miss = 3687, Miss_rate = 0.224, Pending_hits = 211, Reservation_fails = 39973
	L1D_cache_core[14]: Access = 15813, Miss = 3912, Miss_rate = 0.247, Pending_hits = 86, Reservation_fails = 39579
	L1D_total_cache_accesses = 250760
	L1D_total_cache_misses = 60349
	L1D_total_cache_miss_rate = 0.2407
	L1D_total_cache_pending_hits = 2375
	L1D_total_cache_reservation_fails = 609897
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 53053
	L1C_total_cache_misses = 297
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56433
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 11839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1440
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 7417
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 24162
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52756
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44215
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 26553
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 44363
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 485087
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1183046
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 90381
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 105473
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
7695, 8418, 7714, 7673, 7572, 7575, 6887, 7643, 8075, 7324, 7573, 7541, 7774, 7892, 8095, 7248, 8217, 8205, 8205, 8218, 
gpgpu_n_tot_thrd_icount = 74417120
gpgpu_n_tot_w_icount = 2325535
gpgpu_n_stall_shd_mem = 625311
gpgpu_n_mem_read_local = 7417
gpgpu_n_mem_write_local = 44363
gpgpu_n_mem_read_global = 3850
gpgpu_n_mem_write_global = 13257
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4550360
gpgpu_n_store_insn = 2109827
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 786432
gpgpu_n_param_mem_insn = 827782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1153177	W0_Idle:591816	W0_Scoreboard:808926	W1:48863	W2:33322	W3:21802	W4:23597	W5:24705	W6:19798	W7:24952	W8:20998	W9:20316	W10:22506	W11:14360	W12:12124	W13:18373	W14:12178	W15:12437	W16:21331	W17:12681	W18:11401	W19:9185	W20:12119	W21:9366	W22:9060	W23:10821	W24:8258	W25:8839	W26:11996	W27:12331	W28:12028	W29:11659	W30:12707	W31:13732	W32:1807690
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30800 {8:3850,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 103200 {8:12900,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 688840 {136:5065,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 59336 {8:7417,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 5930104 {40:1029,72:70,136:43264,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 523600 {136:3850,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1754400 {136:12900,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 1008712 {136:7417,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 354904 {8:44363,}
maxmrqlatency = 3213 
maxdqlatency = 0 
maxmflatency = 5848 
averagemflatency = 444 
max_icnt2mem_latency = 3411 
max_icnt2sh_latency = 165324 
mrq_lat_table:10386 	160 	207 	401 	2470 	3386 	4028 	4536 	4553 	1938 	244 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46611 	7966 	2665 	2858 	3556 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20306 	12900 	13390 	26610 	2242 	1687 	2846 	1700 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5483 	3981 	1608 	225 	0 	0 	71 	148 	317 	809 	1795 	3640 	9158 	22614 	14003 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	34 	9 	20 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        56        36        34        26        20        46        23        26        23        16        18        15        27        28        43 
dram[1]:        52        54        34        32        20        22        35        42        26        23        15        19        23        27        26        37 
dram[2]:        62        62        60        56        28        30        26        44        29        24        25        22        35        23        33        25 
dram[3]:        60        62        60        58        26        30        43        18        27        23        39        21        17        16        14        22 
dram[4]:        62        64        60        54        30        34        42        22        26        23        26        24        17        26        57        45 
dram[5]:        62        62        58        56        30        34        26        38        22        22        22        49        18        28        24        27 
maximum service time to same row:
dram[0]:     17324     11881     28738     18098     18301     21052     15000     17726     19760     20637     20395     31407     23113     22701     22708     28497 
dram[1]:     16449     16416     22526     19151     16350     20257     17596     18202     18815     23528     37232     49346     26182     37112     18800     24235 
dram[2]:     26794     21781     32047     32757     17475     21057     18035     18306     19416     19704     26176     20745     31230     21581     20048     41527 
dram[3]:     18772     21890     23874     28841     18378     16364     17181     17560     18408     19967     25409     19855     30575     30309     23007     24930 
dram[4]:     13644     26002     22503     29851     14651     26633     17453     17434     18918     18329     19871     26248     19562     48446     29832     19592 
dram[5]:     17853     20940     26275     18891     17932     15883     17368     17504     18262     18243     36058     19831     20516     28416     19695     19668 
average row accesses per activate:
dram[0]:  5.758065  4.414286  5.245283  5.452830  3.791209  3.683544  4.788733  3.915789  3.778846  4.407407  3.779070  3.804124  4.282353  4.306667  4.593220  5.901961 
dram[1]:  4.615385  5.015385  5.444445  4.573771  3.195122  4.293334  3.845361  3.731959  4.077670  4.345238  3.252252  3.597938  3.693694  4.736111  4.661539  5.723404 
dram[2]:  6.200000  9.314285  6.140000  7.861111  3.747253  3.793814  3.360360  4.088608  4.876543  3.563107  4.000000  4.507042  5.042253  4.266667  5.116667  5.528302 
dram[3]:  6.478261  5.384615  8.724138  5.857143  4.183099  3.463636  4.438356  3.495413  4.435294  3.641026  4.507042  3.520000  4.434210  3.824742  4.750000  5.592593 
dram[4]:  5.317461  5.886793  7.325000  6.244898  3.434343  3.819277  4.222222  3.153846  4.000000  3.630000  3.670330  3.162162  4.209302  4.567567  5.934783  4.420290 
dram[5]:  6.370370  5.964912  7.684210  5.893617  3.188034  4.202703  3.316239  4.904762  3.610620  3.862745  3.504762  4.133333  3.858586  4.307693  4.919355  5.053571 
average row locality = 32328/7451 = 4.338747
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       132       120       124       140       124       135       150       161       139       129       151       154       136       118       130 
dram[1]:       160       142       126       119       160       134       149       142       174       147       147       135       171       141       129       118 
dram[2]:       137       144       131       122       142       149       149       130       155       150       143       129       149       156       132       126 
dram[3]:       133       154       113       124       123       160       133       156       149       169       127       147       141       157       117       132 
dram[4]:       153       135       127       133       141       132       136       154       153       147       133       142       152       144       119       130 
dram[5]:       153       147       125       120       154       128       155       128       164       159       149       121       161       164       134       122 
total reads: 13489
bank skew: 174/113 = 1.54
chip skew: 2294/2201 = 1.04
number of total write accesses:
dram[0]:       199       177       158       165       205       167       205       222       232       218       196       218       210       187       153       171 
dram[1]:       200       184       168       160       233       188       224       220       246       218       214       214       239       200       174       151 
dram[2]:       173       182       176       161       199       219       224       193       240       217       209       191       209       228       175       167 
dram[3]:       165       196       140       163       174       221       191       225       228       257       193       205       196       214       149       170 
dram[4]:       182       177       166       173       199       185       206       215       219       216       201       209       210       194       154       175 
dram[5]:       191       193       167       157       219       183       233       181       244       235       219       189       221       228       171       161 
total reads: 18839
bank skew: 257/140 = 1.84
chip skew: 3233/3081 = 1.05
average mf latency per bank:
dram[0]:        816       698      1014       892       929      1037      1113       908       805       835       904       858       823       954       973       926
dram[1]:        751       658       821       850       658       796       823       842       629       729       693       752       638       746       865       990
dram[2]:        930       814      1038      1110      1086       981      1064      1169       966       887       956       989       923       817       988       898
dram[3]:        750       714      1053       993       906       761       963       810       734       650       812       724       764       716       871       785
dram[4]:        793       782      1115      1053      1084      1191      1275      1053       939       940      1013       972       958      1019      1147      1058
dram[5]:        713       687       976       941       780       948       824      1019       721       738       788       893       726       728       843       917
maximum mf latency per bank:
dram[0]:       3912      3015      4867      3395      4200      3883      4245      3667      4081      3480      3841      3444      4087      3597      3858      3524
dram[1]:       2561      2839      3833      3438      3091      3336      3356      3554      2942      3130      2891      2824      3113      2768      2832      3186
dram[2]:       4351      3793      5042      5679      4613      4909      5422      5328      4611      4773      4789      4790      4806      4342      4456      3702
dram[3]:       4233      4981      4584      5476      4514      4890      5201      4941      4277      3927      3939      4773      2932      3611      2800      3098
dram[4]:       4500      4655      5412      5458      4847      5107      5244      4182      4997      5629      5433      5019      4952      4520      4616      5459
dram[5]:       4966      4343      5295      5848      5271      4923      5030      4733      4746      4992      4634      4415      4582      4148      3249      3438

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218228 n_nop=175568 n_act=1212 n_pre=1196 n_req=5284 n_rd=17608 n_write=22644 bw_util=0
n_activity=110158 dram_eff=0
bk0: 1264a 184987i bk1: 1056a 191705i bk2: 960a 187769i bk3: 992a 188928i bk4: 1120a 178909i bk5: 992a 182400i bk6: 1080a 175816i bk7: 1200a 174240i bk8: 1288a 178995i bk9: 1112a 183012i bk10: 1032a 184523i bk11: 1208a 178508i bk12: 1232a 179174i bk13: 1088a 179994i bk14: 944a 184997i bk15: 1040a 183386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.70278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218228 n_nop=173316 n_act=1340 n_pre=1324 n_req=5527 n_rd=18352 n_write=23896 bw_util=0
n_activity=115202 dram_eff=0
bk0: 1280a 184166i bk1: 1136a 185572i bk2: 1008a 183507i bk3: 952a 185083i bk4: 1280a 173866i bk5: 1072a 176537i bk6: 1192a 172220i bk7: 1136a 171525i bk8: 1392a 176531i bk9: 1176a 177691i bk10: 1176a 180167i bk11: 1080a 177984i bk12: 1368a 175360i bk13: 1128a 178473i bk14: 1032a 180081i bk15: 944a 179471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.77042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218228 n_nop=174746 n_act=1166 n_pre=1150 n_req=5407 n_rd=17952 n_write=23214 bw_util=0
n_activity=112895 dram_eff=0
bk0: 1096a 190673i bk1: 1152a 189581i bk2: 1048a 189585i bk3: 976a 189060i bk4: 1136a 179677i bk5: 1192a 175603i bk6: 1192a 174702i bk7: 1040a 178183i bk8: 1240a 180959i bk9: 1200a 177470i bk10: 1144a 181294i bk11: 1032a 182458i bk12: 1192a 178928i bk13: 1248a 174332i bk14: 1056a 182878i bk15: 1008a 183717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.04401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218228 n_nop=175204 n_act=1208 n_pre=1192 n_req=5322 n_rd=17880 n_write=22744 bw_util=0
n_activity=113109 dram_eff=0
bk0: 1064a 190936i bk1: 1232a 186867i bk2: 904a 192817i bk3: 992a 188437i bk4: 984a 182163i bk5: 1280a 173799i bk6: 1064a 179762i bk7: 1248a 175267i bk8: 1192a 182059i bk9: 1352a 177262i bk10: 1016a 183358i bk11: 1176a 181045i bk12: 1128a 181601i bk13: 1256a 178454i bk14: 936a 185345i bk15: 1056a 185141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.55478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218228 n_nop=175302 n_act=1255 n_pre=1239 n_req=5312 n_rd=17848 n_write=22584 bw_util=0
n_activity=111746 dram_eff=0
bk0: 1224a 188522i bk1: 1080a 190107i bk2: 1016a 188374i bk3: 1064a 186093i bk4: 1128a 178389i bk5: 1056a 180410i bk6: 1088a 174757i bk7: 1232a 173133i bk8: 1224a 179312i bk9: 1176a 179800i bk10: 1064a 183693i bk11: 1136a 179985i bk12: 1216a 177609i bk13: 1152a 182153i bk14: 952a 185954i bk15: 1040a 182923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.64563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218228 n_nop=173910 n_act=1270 n_pre=1254 n_req=5476 n_rd=18272 n_write=23522 bw_util=0
n_activity=115108 dram_eff=0
bk0: 1224a 186788i bk1: 1176a 186645i bk2: 1000a 189185i bk3: 960a 188224i bk4: 1232a 173894i bk5: 1024a 179746i bk6: 1240a 173467i bk7: 1024a 178789i bk8: 1312a 176894i bk9: 1272a 177277i bk10: 1192a 177326i bk11: 968a 180574i bk12: 1288a 176309i bk13: 1312a 174491i bk14: 1072a 182828i bk15: 976a 181880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.80195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6751, Miss = 1115, Miss_rate = 0.165, Pending_hits = 115, Reservation_fails = 1790
L2_cache_bank[1]: Access = 6814, Miss = 1086, Miss_rate = 0.159, Pending_hits = 116, Reservation_fails = 746
L2_cache_bank[2]: Access = 6752, Miss = 1216, Miss_rate = 0.180, Pending_hits = 100, Reservation_fails = 1039
L2_cache_bank[3]: Access = 6699, Miss = 1078, Miss_rate = 0.161, Pending_hits = 120, Reservation_fails = 1000
L2_cache_bank[4]: Access = 6670, Miss = 1138, Miss_rate = 0.171, Pending_hits = 117, Reservation_fails = 1774
L2_cache_bank[5]: Access = 6872, Miss = 1106, Miss_rate = 0.161, Pending_hits = 119, Reservation_fails = 438
L2_cache_bank[6]: Access = 6963, Miss = 1036, Miss_rate = 0.149, Pending_hits = 115, Reservation_fails = 364
L2_cache_bank[7]: Access = 7104, Miss = 1199, Miss_rate = 0.169, Pending_hits = 84, Reservation_fails = 866
L2_cache_bank[8]: Access = 6916, Miss = 1114, Miss_rate = 0.161, Pending_hits = 100, Reservation_fails = 235
L2_cache_bank[9]: Access = 6650, Miss = 1117, Miss_rate = 0.168, Pending_hits = 113, Reservation_fails = 861
L2_cache_bank[10]: Access = 6915, Miss = 1195, Miss_rate = 0.173, Pending_hits = 91, Reservation_fails = 737
L2_cache_bank[11]: Access = 6711, Miss = 1089, Miss_rate = 0.162, Pending_hits = 107, Reservation_fails = 415
L2_total_cache_accesses = 81817
L2_total_cache_misses = 13489
L2_total_cache_miss_rate = 0.1649
L2_total_cache_pending_hits = 1297
L2_total_cache_reservation_fails = 10265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 466
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6754
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 215
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 448
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 34949
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 9368
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 46
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3660
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 151
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9736
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=173480
icnt_total_pkts_simt_to_mem=292686
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4656
	minimum = 6
	maximum = 2188
Network latency average = 19.1366
	minimum = 6
	maximum = 2122
Slowest packet = 1276
Flit latency average = 19.5093
	minimum = 6
	maximum = 2118
Slowest flit = 4964
Fragmentation average = 0.584263
	minimum = 0
	maximum = 1793
Injected packet rate average = 0.0355235
	minimum = 0.0313625 (at node 6)
	maximum = 0.0402722 (at node 22)
Accepted packet rate average = 0.0355235
	minimum = 0.0293604 (at node 13)
	maximum = 0.0429699 (at node 22)
Injected flit rate average = 0.104433
	minimum = 0.0822501 (at node 19)
	maximum = 0.126381 (at node 3)
Accepted flit rate average= 0.104433
	minimum = 0.0628822 (at node 1)
	maximum = 0.151381 (at node 22)
Injected packet length average = 2.93983
Accepted packet length average = 2.93983
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.4656 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2188 (1 samples)
Network latency average = 19.1366 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2122 (1 samples)
Flit latency average = 19.5093 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2118 (1 samples)
Fragmentation average = 0.584263 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1793 (1 samples)
Injected packet rate average = 0.0355235 (1 samples)
	minimum = 0.0313625 (1 samples)
	maximum = 0.0402722 (1 samples)
Accepted packet rate average = 0.0355235 (1 samples)
	minimum = 0.0293604 (1 samples)
	maximum = 0.0429699 (1 samples)
Injected flit rate average = 0.104433 (1 samples)
	minimum = 0.0822501 (1 samples)
	maximum = 0.126381 (1 samples)
Accepted flit rate average = 0.104433 (1 samples)
	minimum = 0.0628822 (1 samples)
	maximum = 0.151381 (1 samples)
Injected packet size average = 2.93983 (1 samples)
Accepted packet size average = 2.93983 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 467780 (inst/sec)
gpgpu_simulation_rate = 1233 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 133123.796875 
