Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(2122): conditional expression evaluates to a constant File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2122
Warning (10037): Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(2124): conditional expression evaluates to a constant File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2124
Warning (10037): Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(2280): conditional expression evaluates to a constant File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2280
Warning (10037): Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(3104): conditional expression evaluates to a constant File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3104
