// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Fine_CFO_Estimation
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and 
// Correction/Fine CFO Estimatio
// Hierarchy Level: 2
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Fine_CFO_Estimation
          (clk,
           reset,
           enb_1_8_1,
           enb_1_8_0,
           enb,
           dataIn_re,
           dataIn_im,
           validIn,
           LSTF_start,
           rstIn,
           Freq,
           freqValidOut,
           dataOut_re,
           dataOut_im,
           validOut,
           lstfStart);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb_1_8_0;
  input   enb;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   validIn;
  input   LSTF_start;
  input   rstIn;
  output  signed [33:0] Freq;  // sfix34_En33
  output  freqValidOut;
  output  signed [15:0] dataOut_re;  // sfix16_En12
  output  signed [15:0] dataOut_im;  // sfix16_En12
  output  validOut;
  output  lstfStart;


  wire signed [30:0] Correlator_corrOut_re;  // sfix31_En19
  wire signed [30:0] Correlator_corrOut_im;  // sfix31_En19
  reg  LSTF_start_1;
  reg  LSTF_start_2;
  reg  validIn_1;
  reg  validIn_2;
  wire [1:0] mergedInput;  // ufix2
  reg [1:0] mergedDelay_regin;  // ufix2
  reg [7:0] mergedDelay_waddr;  // ufix8
  wire mergedDelay_wrenb;  // ufix1
  reg [7:0] mergedDelay_raddr;  // ufix8
  wire [1:0] mergedDelay_regout;  // ufix2
  reg [1:0] mergedOutput;  // ufix2
  wire slicedInput;  // ufix1
  wire Delay24_out1;
  reg  [63:0] Delay8_reg;  // ufix1 [64]
  wire Delay8_out1;
  reg  [2:0] rd_1_reg;  // ufix1 [3]
  wire Delay8_out1_1;
  wire signed [30:0] Averager_avgCorr_re;  // sfix31_En19
  wire signed [30:0] Averager_avgCorr_im;  // sfix31_En19
  wire Averager_validOut;
  reg  Averager_validOut_1;
  reg  Averager_validOut_2;
  reg  [31:0] rd_3_reg;  // ufix1 [32]
  wire Averager_validOut_3;
  wire ValidOutDelayed;
  reg  ValidOutDelayed_1;
  wire reset_outval;
  reg  [1:0] rd_98_reg;  // ufix1 [2]
  wire reset_outval_1;
  wire signed [31:0] qMapReal;  // sfix32_En19
  reg signed [31:0] qMapReal_1;  // sfix32_En19
  reg signed [31:0] DelayRealInput_bypass_reg;  // sfix32
  wire signed [31:0] In1Register;  // sfix32_En19
  wire signed [31:0] qMapImag;  // sfix32_En19
  reg signed [31:0] qMapImag_1;  // sfix32_En19
  reg signed [31:0] DelayImagInput_bypass_reg;  // sfix32
  wire signed [31:0] In2Register;  // sfix32_En19
  wire signed [31:0] XQMapped;  // sfix32_En19
  wire signed [31:0] yQMapped;  // sfix32_En19
  wire [4:0] ControlQC;  // ufix5
  reg signed [31:0] XQMapped_1;  // sfix32_En19
  reg signed [31:0] yQMapped_1;  // sfix32_En19
  reg signed [31:0] DelayQuadMapper1_bypass_reg;  // sfix32
  wire signed [31:0] xin1;  // sfix32_En19
  reg signed [31:0] DelayQuadMapper2_bypass_reg;  // sfix32
  wire signed [31:0] yin1;  // sfix32_En19
  wire signed [33:0] zin1;  // sfix34_En33
  wire [30:0] lut_value1;  // ufix31_En33
  wire [5:0] shift1;  // ufix6
  wire signed [31:0] xout1;  // sfix32_En19
  wire signed [31:0] yout1;  // sfix32_En19
  wire signed [33:0] zout1;  // sfix34_En33
  reg signed [31:0] xout1_1;  // sfix32_En19
  reg signed [31:0] yout1_1;  // sfix32_En19
  reg signed [33:0] zout1_1;  // sfix34_En33
  reg signed [31:0] Pipeline1_bypass_reg;  // sfix32
  wire signed [31:0] xin2;  // sfix32_En19
  reg signed [31:0] Pipeline110_bypass_reg;  // sfix32
  wire signed [31:0] yin2;  // sfix32_En19
  reg signed [33:0] Pipeline113_bypass_reg;  // sfix34
  wire signed [33:0] zin2;  // sfix34_En33
  wire [30:0] lut_value2;  // ufix31_En33
  wire [5:0] shift2;  // ufix6
  wire signed [31:0] xout2;  // sfix32_En19
  wire signed [31:0] yout2;  // sfix32_En19
  wire signed [33:0] zout2;  // sfix34_En33
  reg signed [31:0] xout2_1;  // sfix32_En19
  reg signed [31:0] yout2_1;  // sfix32_En19
  reg signed [33:0] zout2_1;  // sfix34_En33
  reg signed [31:0] Pipeline2_bypass_reg;  // sfix32
  wire signed [31:0] xin3;  // sfix32_En19
  reg signed [31:0] Pipeline210_bypass_reg;  // sfix32
  wire signed [31:0] yin3;  // sfix32_En19
  reg signed [33:0] Pipeline213_bypass_reg;  // sfix34
  wire signed [33:0] zin3;  // sfix34_En33
  wire [30:0] lut_value3;  // ufix31_En33
  wire [5:0] shift3;  // ufix6
  wire signed [31:0] xout3;  // sfix32_En19
  wire signed [31:0] yout3;  // sfix32_En19
  wire signed [33:0] zout3;  // sfix34_En33
  reg signed [31:0] xout3_1;  // sfix32_En19
  reg signed [31:0] yout3_1;  // sfix32_En19
  reg signed [33:0] zout3_1;  // sfix34_En33
  reg signed [31:0] Pipeline3_bypass_reg;  // sfix32
  wire signed [31:0] xin4;  // sfix32_En19
  reg signed [31:0] Pipeline31_bypass_reg;  // sfix32
  wire signed [31:0] yin4;  // sfix32_En19
  reg signed [33:0] Pipeline32_bypass_reg;  // sfix34
  wire signed [33:0] zin4;  // sfix34_En33
  wire [30:0] lut_value4;  // ufix31_En33
  wire [5:0] shift4;  // ufix6
  wire signed [31:0] xout4;  // sfix32_En19
  wire signed [31:0] yout4;  // sfix32_En19
  wire signed [33:0] zout4;  // sfix34_En33
  reg signed [31:0] xout4_1;  // sfix32_En19
  reg signed [31:0] yout4_1;  // sfix32_En19
  reg signed [33:0] zout4_1;  // sfix34_En33
  reg signed [31:0] Pipeline4_bypass_reg;  // sfix32
  wire signed [31:0] xin5;  // sfix32_En19
  reg signed [31:0] Pipeline41_bypass_reg;  // sfix32
  wire signed [31:0] yin5;  // sfix32_En19
  reg signed [33:0] Pipeline42_bypass_reg;  // sfix34
  wire signed [33:0] zin5;  // sfix34_En33
  wire [30:0] lut_value5;  // ufix31_En33
  wire [5:0] shift5;  // ufix6
  wire signed [31:0] xout5;  // sfix32_En19
  wire signed [31:0] yout5;  // sfix32_En19
  wire signed [33:0] zout5;  // sfix34_En33
  reg signed [31:0] xout5_1;  // sfix32_En19
  reg signed [31:0] yout5_1;  // sfix32_En19
  reg signed [33:0] zout5_1;  // sfix34_En33
  reg signed [31:0] Pipeline5_bypass_reg;  // sfix32
  wire signed [31:0] xin6;  // sfix32_En19
  reg signed [31:0] Pipeline51_bypass_reg;  // sfix32
  wire signed [31:0] yin6;  // sfix32_En19
  reg signed [33:0] Pipeline52_bypass_reg;  // sfix34
  wire signed [33:0] zin6;  // sfix34_En33
  wire [30:0] lut_value6;  // ufix31_En33
  wire [5:0] shift6;  // ufix6
  wire signed [31:0] xout6;  // sfix32_En19
  wire signed [31:0] yout6;  // sfix32_En19
  wire signed [33:0] zout6;  // sfix34_En33
  reg signed [31:0] xout6_1;  // sfix32_En19
  reg signed [31:0] yout6_1;  // sfix32_En19
  reg signed [33:0] zout6_1;  // sfix34_En33
  reg signed [31:0] Pipeline6_bypass_reg;  // sfix32
  wire signed [31:0] xin7;  // sfix32_En19
  reg signed [31:0] Pipeline61_bypass_reg;  // sfix32
  wire signed [31:0] yin7;  // sfix32_En19
  reg signed [33:0] Pipeline62_bypass_reg;  // sfix34
  wire signed [33:0] zin7;  // sfix34_En33
  wire [30:0] lut_value7;  // ufix31_En33
  wire [5:0] shift7;  // ufix6
  wire signed [31:0] xout7;  // sfix32_En19
  wire signed [31:0] yout7;  // sfix32_En19
  wire signed [33:0] zout7;  // sfix34_En33
  reg signed [31:0] xout7_1;  // sfix32_En19
  reg signed [31:0] yout7_1;  // sfix32_En19
  reg signed [33:0] zout7_1;  // sfix34_En33
  reg signed [31:0] Pipeline7_bypass_reg;  // sfix32
  wire signed [31:0] xin8;  // sfix32_En19
  reg signed [31:0] Pipeline71_bypass_reg;  // sfix32
  wire signed [31:0] yin8;  // sfix32_En19
  reg signed [33:0] Pipeline72_bypass_reg;  // sfix34
  wire signed [33:0] zin8;  // sfix34_En33
  wire [30:0] lut_value8;  // ufix31_En33
  wire [5:0] shift8;  // ufix6
  wire signed [31:0] xout8;  // sfix32_En19
  wire signed [31:0] yout8;  // sfix32_En19
  wire signed [33:0] zout8;  // sfix34_En33
  reg signed [31:0] xout8_1;  // sfix32_En19
  reg signed [31:0] yout8_1;  // sfix32_En19
  reg signed [33:0] zout8_1;  // sfix34_En33
  reg signed [31:0] Pipeline8_bypass_reg;  // sfix32
  wire signed [31:0] xin9;  // sfix32_En19
  reg signed [31:0] Pipeline81_bypass_reg;  // sfix32
  wire signed [31:0] yin9;  // sfix32_En19
  reg signed [33:0] Pipeline82_bypass_reg;  // sfix34
  wire signed [33:0] zin9;  // sfix34_En33
  wire [30:0] lut_value9;  // ufix31_En33
  wire [5:0] shift9;  // ufix6
  wire signed [31:0] xout9;  // sfix32_En19
  wire signed [31:0] yout9;  // sfix32_En19
  wire signed [33:0] zout9;  // sfix34_En33
  reg signed [31:0] xout9_1;  // sfix32_En19
  reg signed [31:0] yout9_1;  // sfix32_En19
  reg signed [33:0] zout9_1;  // sfix34_En33
  reg signed [31:0] Pipeline9_bypass_reg;  // sfix32
  wire signed [31:0] xin10;  // sfix32_En19
  reg signed [31:0] Pipeline91_bypass_reg;  // sfix32
  wire signed [31:0] yin10;  // sfix32_En19
  reg signed [33:0] Pipeline92_bypass_reg;  // sfix34
  wire signed [33:0] zin10;  // sfix34_En33
  wire [30:0] lut_value10;  // ufix31_En33
  wire [5:0] shift10;  // ufix6
  wire signed [31:0] xout10;  // sfix32_En19
  wire signed [31:0] yout10;  // sfix32_En19
  wire signed [33:0] zout10;  // sfix34_En33
  reg signed [31:0] xout10_1;  // sfix32_En19
  reg signed [31:0] yout10_1;  // sfix32_En19
  reg signed [33:0] zout10_1;  // sfix34_En33
  reg signed [31:0] Pipeline10_bypass_reg;  // sfix32
  wire signed [31:0] xin11;  // sfix32_En19
  reg signed [31:0] Pipeline101_bypass_reg;  // sfix32
  wire signed [31:0] yin11;  // sfix32_En19
  reg signed [33:0] Pipeline102_bypass_reg;  // sfix34
  wire signed [33:0] zin11;  // sfix34_En33
  wire [30:0] lut_value11;  // ufix31_En33
  wire [5:0] shift11;  // ufix6
  wire signed [31:0] xout11;  // sfix32_En19
  wire signed [31:0] yout11;  // sfix32_En19
  wire signed [33:0] zout11;  // sfix34_En33
  reg signed [31:0] xout11_1;  // sfix32_En19
  reg signed [31:0] yout11_1;  // sfix32_En19
  reg signed [33:0] zout11_1;  // sfix34_En33
  reg signed [31:0] Pipeline11_bypass_reg;  // sfix32
  wire signed [31:0] xin12;  // sfix32_En19
  reg signed [31:0] Pipeline111_bypass_reg;  // sfix32
  wire signed [31:0] yin12;  // sfix32_En19
  reg signed [33:0] Pipeline112_bypass_reg;  // sfix34
  wire signed [33:0] zin12;  // sfix34_En33
  wire [30:0] lut_value12;  // ufix31_En33
  wire [5:0] shift12;  // ufix6
  wire signed [31:0] xout12;  // sfix32_En19
  wire signed [31:0] yout12;  // sfix32_En19
  wire signed [33:0] zout12;  // sfix34_En33
  reg signed [31:0] xout12_1;  // sfix32_En19
  reg signed [31:0] yout12_1;  // sfix32_En19
  reg signed [33:0] zout12_1;  // sfix34_En33
  reg signed [31:0] Pipeline12_bypass_reg;  // sfix32
  wire signed [31:0] xin13;  // sfix32_En19
  reg signed [31:0] Pipeline121_bypass_reg;  // sfix32
  wire signed [31:0] yin13;  // sfix32_En19
  reg signed [33:0] Pipeline122_bypass_reg;  // sfix34
  wire signed [33:0] zin13;  // sfix34_En33
  wire [30:0] lut_value13;  // ufix31_En33
  wire [5:0] shift13;  // ufix6
  wire signed [31:0] xout13;  // sfix32_En19
  wire signed [31:0] yout13;  // sfix32_En19
  wire signed [33:0] zout13;  // sfix34_En33
  reg signed [31:0] xout13_1;  // sfix32_En19
  reg signed [31:0] yout13_1;  // sfix32_En19
  reg signed [33:0] zout13_1;  // sfix34_En33
  reg signed [31:0] Pipeline13_bypass_reg;  // sfix32
  wire signed [31:0] xin14;  // sfix32_En19
  reg signed [31:0] Pipeline131_bypass_reg;  // sfix32
  wire signed [31:0] yin14;  // sfix32_En19
  reg signed [33:0] Pipeline132_bypass_reg;  // sfix34
  wire signed [33:0] zin14;  // sfix34_En33
  wire [30:0] lut_value14;  // ufix31_En33
  wire [5:0] shift14;  // ufix6
  wire signed [31:0] xout14;  // sfix32_En19
  wire signed [31:0] yout14;  // sfix32_En19
  wire signed [33:0] zout14;  // sfix34_En33
  reg signed [31:0] xout14_1;  // sfix32_En19
  reg signed [31:0] yout14_1;  // sfix32_En19
  reg signed [33:0] zout14_1;  // sfix34_En33
  reg signed [31:0] Pipeline14_bypass_reg;  // sfix32
  wire signed [31:0] xin15;  // sfix32_En19
  reg signed [31:0] Pipeline141_bypass_reg;  // sfix32
  wire signed [31:0] yin15;  // sfix32_En19
  reg signed [33:0] Pipeline142_bypass_reg;  // sfix34
  wire signed [33:0] zin15;  // sfix34_En33
  wire [30:0] lut_value15;  // ufix31_En33
  wire [5:0] shift15;  // ufix6
  wire signed [31:0] xout15;  // sfix32_En19
  wire signed [31:0] yout15;  // sfix32_En19
  wire signed [33:0] zout15;  // sfix34_En33
  reg signed [31:0] xout15_1;  // sfix32_En19
  reg signed [31:0] yout15_1;  // sfix32_En19
  reg signed [33:0] zout15_1;  // sfix34_En33
  reg signed [31:0] Pipeline15_bypass_reg;  // sfix32
  wire signed [31:0] xin16;  // sfix32_En19
  reg signed [31:0] Pipeline151_bypass_reg;  // sfix32
  wire signed [31:0] yin16;  // sfix32_En19
  reg signed [33:0] Pipeline152_bypass_reg;  // sfix34
  wire signed [33:0] zin16;  // sfix34_En33
  wire [30:0] lut_value16;  // ufix31_En33
  wire [5:0] shift16;  // ufix6
  wire signed [31:0] xout16;  // sfix32_En19
  wire signed [31:0] yout16;  // sfix32_En19
  wire signed [33:0] zout16;  // sfix34_En33
  reg signed [31:0] xout16_1;  // sfix32_En19
  reg signed [31:0] yout16_1;  // sfix32_En19
  reg signed [33:0] zout16_1;  // sfix34_En33
  reg signed [31:0] Pipeline16_bypass_reg;  // sfix32
  wire signed [31:0] xin17;  // sfix32_En19
  reg signed [31:0] Pipeline161_bypass_reg;  // sfix32
  wire signed [31:0] yin17;  // sfix32_En19
  reg signed [33:0] Pipeline162_bypass_reg;  // sfix34
  wire signed [33:0] zin17;  // sfix34_En33
  wire [30:0] lut_value17;  // ufix31_En33
  wire [5:0] shift17;  // ufix6
  wire signed [31:0] xout17;  // sfix32_En19
  wire signed [31:0] yout17;  // sfix32_En19
  wire signed [33:0] zout17;  // sfix34_En33
  reg signed [31:0] xout17_1;  // sfix32_En19
  reg signed [31:0] yout17_1;  // sfix32_En19
  reg signed [33:0] zout17_1;  // sfix34_En33
  reg signed [31:0] Pipeline17_bypass_reg;  // sfix32
  wire signed [31:0] xin18;  // sfix32_En19
  reg signed [31:0] Pipeline171_bypass_reg;  // sfix32
  wire signed [31:0] yin18;  // sfix32_En19
  reg signed [33:0] Pipeline172_bypass_reg;  // sfix34
  wire signed [33:0] zin18;  // sfix34_En33
  wire [30:0] lut_value18;  // ufix31_En33
  wire [5:0] shift18;  // ufix6
  wire signed [31:0] xout18;  // sfix32_En19
  wire signed [31:0] yout18;  // sfix32_En19
  wire signed [33:0] zout18;  // sfix34_En33
  reg signed [31:0] xout18_1;  // sfix32_En19
  reg signed [31:0] yout18_1;  // sfix32_En19
  reg signed [33:0] zout18_1;  // sfix34_En33
  reg signed [31:0] Pipeline18_bypass_reg;  // sfix32
  wire signed [31:0] xin19;  // sfix32_En19
  reg signed [31:0] Pipeline181_bypass_reg;  // sfix32
  wire signed [31:0] yin19;  // sfix32_En19
  reg signed [33:0] Pipeline182_bypass_reg;  // sfix34
  wire signed [33:0] zin19;  // sfix34_En33
  wire [30:0] lut_value19;  // ufix31_En33
  wire [5:0] shift19;  // ufix6
  wire signed [31:0] xout19;  // sfix32_En19
  wire signed [31:0] yout19;  // sfix32_En19
  wire signed [33:0] zout19;  // sfix34_En33
  reg signed [31:0] xout19_1;  // sfix32_En19
  reg signed [31:0] yout19_1;  // sfix32_En19
  reg signed [33:0] zout19_1;  // sfix34_En33
  reg signed [31:0] Pipeline19_bypass_reg;  // sfix32
  wire signed [31:0] xin20;  // sfix32_En19
  reg signed [31:0] Pipeline191_bypass_reg;  // sfix32
  wire signed [31:0] yin20;  // sfix32_En19
  reg signed [33:0] Pipeline192_bypass_reg;  // sfix34
  wire signed [33:0] zin20;  // sfix34_En33
  wire [30:0] lut_value20;  // ufix31_En33
  wire [5:0] shift20;  // ufix6
  wire signed [31:0] xout20;  // sfix32_En19
  wire signed [31:0] yout20;  // sfix32_En19
  wire signed [33:0] zout20;  // sfix34_En33
  reg signed [31:0] xout20_1;  // sfix32_En19
  reg signed [31:0] yout20_1;  // sfix32_En19
  reg signed [33:0] zout20_1;  // sfix34_En33
  reg signed [31:0] Pipeline20_bypass_reg;  // sfix32
  wire signed [31:0] xin21;  // sfix32_En19
  reg signed [31:0] Pipeline201_bypass_reg;  // sfix32
  wire signed [31:0] yin21;  // sfix32_En19
  reg signed [33:0] Pipeline202_bypass_reg;  // sfix34
  wire signed [33:0] zin21;  // sfix34_En33
  wire [30:0] lut_value21;  // ufix31_En33
  wire [5:0] shift21;  // ufix6
  wire signed [31:0] xout21;  // sfix32_En19
  wire signed [31:0] yout21;  // sfix32_En19
  wire signed [33:0] zout21;  // sfix34_En33
  reg signed [31:0] xout21_1;  // sfix32_En19
  reg signed [31:0] yout21_1;  // sfix32_En19
  reg signed [33:0] zout21_1;  // sfix34_En33
  reg signed [31:0] Pipeline21_bypass_reg;  // sfix32
  wire signed [31:0] xin22;  // sfix32_En19
  reg signed [31:0] Pipeline211_bypass_reg;  // sfix32
  wire signed [31:0] yin22;  // sfix32_En19
  reg signed [33:0] Pipeline212_bypass_reg;  // sfix34
  wire signed [33:0] zin22;  // sfix34_En33
  wire [30:0] lut_value22;  // ufix31_En33
  wire [5:0] shift22;  // ufix6
  wire signed [31:0] xout22;  // sfix32_En19
  wire signed [31:0] yout22;  // sfix32_En19
  wire signed [33:0] zout22;  // sfix34_En33
  reg signed [31:0] xout22_1;  // sfix32_En19
  reg signed [31:0] yout22_1;  // sfix32_En19
  reg signed [33:0] zout22_1;  // sfix34_En33
  reg signed [31:0] Pipeline22_bypass_reg;  // sfix32
  wire signed [31:0] xin23;  // sfix32_En19
  reg signed [31:0] Pipeline221_bypass_reg;  // sfix32
  wire signed [31:0] yin23;  // sfix32_En19
  reg signed [33:0] Pipeline222_bypass_reg;  // sfix34
  wire signed [33:0] zin23;  // sfix34_En33
  wire [30:0] lut_value23;  // ufix31_En33
  wire [5:0] shift23;  // ufix6
  wire signed [31:0] xout23;  // sfix32_En19
  wire signed [31:0] yout23;  // sfix32_En19
  wire signed [33:0] zout23;  // sfix34_En33
  reg signed [31:0] xout23_1;  // sfix32_En19
  reg signed [31:0] yout23_1;  // sfix32_En19
  reg signed [33:0] zout23_1;  // sfix34_En33
  reg signed [31:0] Pipeline23_bypass_reg;  // sfix32
  wire signed [31:0] xin24;  // sfix32_En19
  reg signed [31:0] Pipeline231_bypass_reg;  // sfix32
  wire signed [31:0] yin24;  // sfix32_En19
  reg signed [33:0] Pipeline232_bypass_reg;  // sfix34
  wire signed [33:0] zin24;  // sfix34_En33
  wire [30:0] lut_value24;  // ufix31_En33
  wire [5:0] shift24;  // ufix6
  wire signed [31:0] xout24;  // sfix32_En19
  wire signed [31:0] yout24;  // sfix32_En19
  wire signed [33:0] zout24;  // sfix34_En33
  reg signed [31:0] xout24_1;  // sfix32_En19
  reg signed [31:0] yout24_1;  // sfix32_En19
  reg signed [33:0] zout24_1;  // sfix34_En33
  reg signed [31:0] Pipeline24_bypass_reg;  // sfix32
  wire signed [31:0] xin25;  // sfix32_En19
  reg signed [31:0] Pipeline241_bypass_reg;  // sfix32
  wire signed [31:0] yin25;  // sfix32_En19
  reg signed [33:0] Pipeline242_bypass_reg;  // sfix34
  wire signed [33:0] zin25;  // sfix34_En33
  wire [30:0] lut_value25;  // ufix31_En33
  wire [5:0] shift25;  // ufix6
  wire signed [31:0] xout25;  // sfix32_En19
  wire signed [31:0] yout25;  // sfix32_En19
  wire signed [33:0] zout25;  // sfix34_En33
  reg signed [31:0] xout25_1;  // sfix32_En19
  reg signed [31:0] yout25_1;  // sfix32_En19
  reg signed [33:0] zout25_1;  // sfix34_En33
  reg signed [31:0] Pipeline25_bypass_reg;  // sfix32
  wire signed [31:0] xin26;  // sfix32_En19
  reg signed [31:0] Pipeline251_bypass_reg;  // sfix32
  wire signed [31:0] yin26;  // sfix32_En19
  reg signed [33:0] Pipeline252_bypass_reg;  // sfix34
  wire signed [33:0] zin26;  // sfix34_En33
  wire [30:0] lut_value26;  // ufix31_En33
  wire [5:0] shift26;  // ufix6
  wire signed [31:0] xout26;  // sfix32_En19
  wire signed [31:0] yout26;  // sfix32_En19
  wire signed [33:0] zout26;  // sfix34_En33
  reg signed [31:0] xout26_1;  // sfix32_En19
  reg signed [31:0] yout26_1;  // sfix32_En19
  reg signed [33:0] zout26_1;  // sfix34_En33
  reg signed [31:0] Pipeline26_bypass_reg;  // sfix32
  wire signed [31:0] xin27;  // sfix32_En19
  reg signed [31:0] Pipeline261_bypass_reg;  // sfix32
  wire signed [31:0] yin27;  // sfix32_En19
  reg signed [33:0] Pipeline262_bypass_reg;  // sfix34
  wire signed [33:0] zin27;  // sfix34_En33
  wire [30:0] lut_value27;  // ufix31_En33
  wire [5:0] shift27;  // ufix6
  wire signed [31:0] xout27;  // sfix32_En19
  wire signed [31:0] yout27;  // sfix32_En19
  wire signed [33:0] zout27;  // sfix34_En33
  reg signed [31:0] xout27_1;  // sfix32_En19
  reg signed [31:0] yout27_1;  // sfix32_En19
  reg signed [33:0] zout27_1;  // sfix34_En33
  reg signed [31:0] Pipeline27_bypass_reg;  // sfix32
  wire signed [31:0] xin28;  // sfix32_En19
  reg signed [31:0] Pipeline271_bypass_reg;  // sfix32
  wire signed [31:0] yin28;  // sfix32_En19
  reg signed [33:0] Pipeline272_bypass_reg;  // sfix34
  wire signed [33:0] zin28;  // sfix34_En33
  wire [30:0] lut_value28;  // ufix31_En33
  wire [5:0] shift28;  // ufix6
  wire signed [31:0] xout28;  // sfix32_En19
  wire signed [31:0] yout28;  // sfix32_En19
  wire signed [33:0] zout28;  // sfix34_En33
  reg signed [31:0] xout28_1;  // sfix32_En19
  reg signed [31:0] yout28_1;  // sfix32_En19
  reg signed [33:0] zout28_1;  // sfix34_En33
  reg signed [31:0] Pipeline28_bypass_reg;  // sfix32
  wire signed [31:0] xin29;  // sfix32_En19
  reg signed [31:0] Pipeline281_bypass_reg;  // sfix32
  wire signed [31:0] yin29;  // sfix32_En19
  reg signed [33:0] Pipeline282_bypass_reg;  // sfix34
  wire signed [33:0] zin29;  // sfix34_En33
  wire [30:0] lut_value29;  // ufix31_En33
  wire [5:0] shift29;  // ufix6
  wire signed [31:0] yout29;  // sfix32_En19
  wire signed [33:0] zout29;  // sfix34_En33
  reg signed [31:0] yout29_1;  // sfix32_En19
  reg signed [33:0] zout29_1;  // sfix34_En33
  reg signed [31:0] Pipeline291_bypass_reg;  // sfix32
  wire signed [31:0] yin30;  // sfix32_En19
  reg signed [33:0] Pipeline292_bypass_reg;  // sfix34
  wire signed [33:0] zin30;  // sfix34_En33
  wire [30:0] lut_value30;  // ufix31_En33
  wire signed [33:0] zout30;  // sfix34_En33
  reg signed [33:0] zout30_1;  // sfix34_En33
  reg [4:0] ControlQC_1;  // ufix5
  reg [4:0] ControlQC_2;  // ufix5
  reg signed [33:0] Pipeline30_bypass_reg;  // sfix34
  wire signed [33:0] zin31;  // sfix34_En33
  reg [4:0] rd_101_reg [0:29];  // ufix5 [30]
  reg [4:0] rd_101_reg_next [0:29];  // ufix5 [30]
  reg [4:0] ControlQC_3;  // ufix5
  wire signed [33:0] zout_corrected;  // sfix34_En33
  wire signed [33:0] zeroCA;  // sfix34_En33
  wire signed [33:0] outSwitchAng;  // sfix34_En33
  reg signed [33:0] outSwitchAng_1;  // sfix34_En33
  reg signed [33:0] Output_Register_bypass_reg;  // sfix34
  wire signed [33:0] zout_corrected_1;  // sfix34_En33
  reg signed [33:0] angle;  // sfix34_En33
  reg  ValidOutDelayed_2;
  reg  ValidOutDelayed_3;
  wire validOut_1;
  reg  Complex_to_Magnitude_Angle1_out2;
  reg  Complex_to_Magnitude_Angle1_out2_1;
  wire Delay28_out1;
  reg  sample_FreqOff2_bypass_reg;  // ufix1
  wire Delay28_out1_1;
  wire rstIn_1;
  reg  sample_FreqOff1_bypass_reg;  // ufix1
  wire rstIn_2;
  wire signed [33:0] sample_FreqOff_out1;  // sfix34_En33
  reg signed [33:0] sample_FreqOff_out1_1;  // sfix34_En33
  wire signed [33:0] Delay11_out1;  // sfix34_En33
  reg signed [33:0] Delay11_out1_1;  // sfix34_En33
  wire signed [33:0] Shift_Arithmetic_out1;  // sfix34_En33
  reg  Delay28_out1_2;
  reg  Delay28_out1_3;
  wire signed [15:0] dataIn_re_1;  // sfix16_En12
  wire signed [15:0] dataIn_im_1;  // sfix16_En12
  reg signed [15:0] dataIn_re_2;  // sfix16_En12
  reg signed [15:0] dataIn_im_2;  // sfix16_En12
  reg signed [15:0] dataIn_re_3;  // sfix16_En12
  reg signed [15:0] dataIn_im_3;  // sfix16_En12
  wire [31:0] mergedInput_1;  // ufix32
  reg [31:0] mergedDelay_regin_1;  // ufix32
  reg [7:0] mergedDelay_waddr_1;  // ufix8
  wire mergedDelay_wrenb_1;  // ufix1
  reg [7:0] mergedDelay_raddr_1;  // ufix8
  wire [31:0] mergedDelay_regout_1;  // ufix32
  reg [31:0] mergedOutput_1;  // ufix32
  wire [15:0] slicedInput_1;  // ufix16
  wire signed [15:0] realOutput;  // sfix16_En12
  wire [15:0] slicedInput_2;  // ufix16
  wire signed [15:0] imagOutput;  // sfix16_En12
  wire [31:0] mergedInput_2;  // ufix32
  reg [31:0] mergedDelay_regin_2;  // ufix32
  reg [5:0] mergedDelay_waddr_2;  // ufix6
  wire mergedDelay_wrenb_2;  // ufix1
  reg [5:0] mergedDelay_raddr_2;  // ufix6
  wire [31:0] mergedDelay_regout_2;  // ufix32
  reg [31:0] mergedOutput_2;  // ufix32
  wire [15:0] slicedInput_3;  // ufix16
  wire signed [15:0] realOutput_1;  // sfix16_En12
  wire [15:0] slicedInput_4;  // ufix16
  wire signed [15:0] imagOutput_1;  // sfix16_En12
  reg signed [15:0] rd_108_reg_re [0:2];  // sfix16_En12 [3]
  reg signed [15:0] rd_108_reg_im [0:2];  // sfix16_En12 [3]
  reg signed [15:0] rd_108_reg_next_re [0:2];  // sfix16_En12 [3]
  reg signed [15:0] rd_108_reg_next_im [0:2];  // sfix16_En12 [3]
  reg signed [15:0] Delay14_out1_re;  // sfix16_En12
  reg signed [15:0] Delay14_out1_im;  // sfix16_En12
  wire signed [15:0] Delay34_out1_re;  // sfix16_En12
  wire signed [15:0] Delay34_out1_im;  // sfix16_En12
  reg signed [15:0] Delay34_out1_re_1;  // sfix16_En12
  reg signed [15:0] Delay34_out1_im_1;  // sfix16_En12
  reg signed [15:0] rd_109_reg_re [0:86];  // sfix16_En12 [87]
  reg signed [15:0] rd_109_reg_im [0:86];  // sfix16_En12 [87]
  reg signed [15:0] rd_109_reg_next_re [0:86];  // sfix16_En12 [87]
  reg signed [15:0] rd_109_reg_next_im [0:86];  // sfix16_En12 [87]
  reg signed [15:0] Delay34_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay34_out1_im_2;  // sfix16_En12
  wire signed [15:0] Delay7_out1_re;  // sfix16_En12
  wire signed [15:0] Delay7_out1_im;  // sfix16_En12
  reg signed [15:0] Delay7_out1_re_1;  // sfix16_En12
  reg signed [15:0] Delay7_out1_im_1;  // sfix16_En12
  reg signed [15:0] rd_110_reg_re [0:34];  // sfix16_En12 [35]
  reg signed [15:0] rd_110_reg_im [0:34];  // sfix16_En12 [35]
  reg signed [15:0] rd_110_reg_next_re [0:34];  // sfix16_En12 [35]
  reg signed [15:0] rd_110_reg_next_im [0:34];  // sfix16_En12 [35]
  reg signed [15:0] Delay7_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay7_out1_im_2;  // sfix16_En12
  wire signed [15:0] Delay4_out1_re;  // sfix16_En12
  wire signed [15:0] Delay4_out1_im;  // sfix16_En12
  reg signed [15:0] Delay4_out1_re_1;  // sfix16_En12
  reg signed [15:0] Delay4_out1_im_1;  // sfix16_En12
  reg signed [15:0] Delay4_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay4_out1_im_2;  // sfix16_En12
  wire signed [15:0] Delay29_out1_re;  // sfix16_En12
  wire signed [15:0] Delay29_out1_im;  // sfix16_En12
  reg signed [15:0] Delay29_out1_re_1;  // sfix16_En12
  reg signed [15:0] Delay29_out1_im_1;  // sfix16_En12
  reg signed [15:0] Delay29_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay29_out1_im_2;  // sfix16_En12
  wire slicedInput_5;  // ufix1
  wire Delay37_out1;
  reg  [63:0] Delay10_reg;  // ufix1 [64]
  wire Delay10_out1;
  reg  [2:0] rd_114_reg;  // ufix1 [3]
  wire Delay10_out1_1;
  wire Delay35_out1;
  reg  Delay35_out1_1;
  reg  [86:0] rd_115_reg;  // ufix1 [87]
  wire Delay35_out1_2;
  wire Delay9_out1;
  reg  Delay9_out1_1;
  reg  [34:0] rd_116_reg;  // ufix1 [35]
  wire Delay9_out1_2;
  wire Delay5_out1;
  reg  Delay5_out1_1;
  reg  Delay5_out1_2;
  wire Delay30_out1;
  reg  Delay30_out1_1;
  reg  Delay30_out1_2;
  wire Delay33_out1;
  reg  Delay33_out1_1;
  reg  [86:0] rd_119_reg;  // ufix1 [87]
  wire Delay33_out1_2;
  wire Delay23_out1;
  reg  Delay23_out1_1;
  reg  [34:0] rd_120_reg;  // ufix1 [35]
  wire Delay23_out1_2;
  wire Delay22_out1;
  reg  Delay22_out1_1;
  reg  Delay22_out1_2;
  wire Delay31_out1;
  reg  Delay31_out1_1;
  reg  Delay31_out1_2;
  reg signed [31:0] rd_101_t_0_0;  // int32
  reg signed [31:0] rd_101_t_0_1;  // int32
  reg signed [31:0] rd_101_t_1;  // int32
  reg signed [31:0] rd_108_t_0_0;  // int32
  reg signed [31:0] rd_108_t_0_1;  // int32
  reg signed [31:0] rd_108_t_1;  // int32
  reg signed [31:0] rd_109_t_0_0;  // int32
  reg signed [31:0] rd_109_t_0_1;  // int32
  reg signed [31:0] rd_109_t_1;  // int32
  reg signed [31:0] rd_110_t_0_0;  // int32
  reg signed [31:0] rd_110_t_0_1;  // int32
  reg signed [31:0] rd_110_t_1;  // int32

  initial begin
    Delay8_reg = {64{1'b0}};
    Delay10_reg = {64{1'b0}};
  end

  Correlator_block1 u_Correlator (.clk(clk),
                                  .reset(reset),
                                  .enb_1_8_1(enb_1_8_1),
                                  .enb_1_8_0(enb_1_8_0),
                                  .enb(enb),
                                  .dataIn_re(dataIn_re),  // sfix16_En12
                                  .dataIn_im(dataIn_im),  // sfix16_En12
                                  .corrOut_re(Correlator_corrOut_re),  // sfix31_En19
                                  .corrOut_im(Correlator_corrOut_im)  // sfix31_En19
                                  );

  always @(posedge clk or posedge reset)
    begin : rd_0_process
      if (reset == 1'b1) begin
        LSTF_start_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          LSTF_start_1 <= LSTF_start;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay241_output_process
      if (reset == 1'b1) begin
        LSTF_start_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          LSTF_start_2 <= LSTF_start_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_113_process
      if (reset == 1'b1) begin
        validIn_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          validIn_1 <= validIn;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay371_output_process
      if (reset == 1'b1) begin
        validIn_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          validIn_2 <= validIn_1;
        end
      end
    end

  assign mergedInput = {LSTF_start_2, validIn_2};

  // Input register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_reginc_process
      if (reset == 1'b1) begin
        mergedDelay_regin <= 2'b00;
      end
      else begin
        if (enb_1_8_0) begin
          mergedDelay_regin <= mergedInput;
        end
      end
    end

  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 156
  // Write address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_wr_process
      if (reset == 1'b1) begin
        mergedDelay_waddr <= 8'b00000000;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_waddr >= 8'b10011100) begin
            mergedDelay_waddr <= 8'b00000000;
          end
          else begin
            mergedDelay_waddr <= mergedDelay_waddr + 8'b00000001;
          end
        end
      end
    end

  assign mergedDelay_wrenb = 1'b1;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 156
  // Read address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_rd_process
      if (reset == 1'b1) begin
        mergedDelay_raddr <= 8'b00000001;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_raddr >= 8'b10011100) begin
            mergedDelay_raddr <= 8'b00000000;
          end
          else begin
            mergedDelay_raddr <= mergedDelay_raddr + 8'b00000001;
          end
        end
      end
    end

  SimpleDualPortRAM_generic #(.AddrWidth(8),
                              .DataWidth(2)
                              )
                            u_ShiftRegisterRAM (.clk(clk),
                                                .enb_1_8_0(enb_1_8_0),
                                                .wr_din(mergedDelay_regin),
                                                .wr_addr(mergedDelay_waddr),
                                                .wr_en(mergedDelay_wrenb),  // ufix1
                                                .rd_addr(mergedDelay_raddr),
                                                .dout(mergedDelay_regout)
                                                );

  // Output register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_regoutc_process
      if (reset == 1'b1) begin
        mergedOutput <= 2'b00;
      end
      else begin
        if (enb_1_8_0) begin
          mergedOutput <= mergedDelay_regout;
        end
      end
    end

  assign slicedInput = mergedOutput[1];

  assign Delay24_out1 = slicedInput;

  always @(posedge clk)
    begin : Delay8_process
      if (enb_1_8_0) begin
        Delay8_reg[0] <= Delay24_out1;
        Delay8_reg[32'sd63:32'sd1] <= Delay8_reg[32'sd62:32'sd0];
      end
    end

  assign Delay8_out1 = Delay8_reg[63];

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        rd_1_reg <= {3{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_1_reg[0] <= Delay8_out1;
          rd_1_reg[32'sd2:32'sd1] <= rd_1_reg[32'sd1:32'sd0];
        end
      end
    end

  assign Delay8_out1_1 = rd_1_reg[2];

  // Complex to Magnitude-Angle
  Averager_block u_Averager (.clk(clk),
                             .reset(reset),
                             .enb_1_8_1(enb_1_8_1),
                             .enb(enb),
                             .corrIn_re(Correlator_corrOut_re),  // sfix31_En19
                             .corrIn_im(Correlator_corrOut_im),  // sfix31_En19
                             .rst(rstIn),
                             .load(Delay8_out1_1),
                             .avgCorr_re(Averager_avgCorr_re),  // sfix31_En19
                             .avgCorr_im(Averager_avgCorr_im),  // sfix31_En19
                             .validOut(Averager_validOut)
                             );

  always @(posedge clk or posedge reset)
    begin : rd_2_process
      if (reset == 1'b1) begin
        Averager_validOut_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Averager_validOut_1 <= Averager_validOut;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay_ValidIn_output_process
      if (reset == 1'b1) begin
        Averager_validOut_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Averager_validOut_2 <= Averager_validOut_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_3_process
      if (reset == 1'b1) begin
        rd_3_reg <= {32{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_3_reg[0] <= Averager_validOut_2;
          rd_3_reg[32'sd31:32'sd1] <= rd_3_reg[32'sd30:32'sd0];
        end
      end
    end

  assign Averager_validOut_3 = rd_3_reg[31];

  assign ValidOutDelayed = Averager_validOut_3;

  always @(posedge clk or posedge reset)
    begin : rd_97_process
      if (reset == 1'b1) begin
        ValidOutDelayed_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          ValidOutDelayed_1 <= ValidOutDelayed;
        end
      end
    end

  assign reset_outval =  ~ ValidOutDelayed_1;

  always @(posedge clk or posedge reset)
    begin : rd_98_process
      if (reset == 1'b1) begin
        rd_98_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          rd_98_reg[0] <= reset_outval;
          rd_98_reg[1] <= rd_98_reg[0];
        end
      end
    end

  assign reset_outval_1 = rd_98_reg[1];

  assign qMapReal = {Averager_avgCorr_re[30], Averager_avgCorr_re};

  always @(posedge clk or posedge reset)
    begin : rd_4_process
      if (reset == 1'b1) begin
        qMapReal_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          qMapReal_1 <= qMapReal;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayRealInput_bypass_process
      if (reset == 1'b1) begin
        DelayRealInput_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          DelayRealInput_bypass_reg <= qMapReal_1;
        end
      end
    end

  assign In1Register = (enb_1_8_1 == 1'b1 ? qMapReal_1 :
              DelayRealInput_bypass_reg);

  assign qMapImag = {Averager_avgCorr_im[30], Averager_avgCorr_im};

  always @(posedge clk or posedge reset)
    begin : rd_5_process
      if (reset == 1'b1) begin
        qMapImag_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          qMapImag_1 <= qMapImag;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayImagInput_bypass_process
      if (reset == 1'b1) begin
        DelayImagInput_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          DelayImagInput_bypass_reg <= qMapImag_1;
        end
      end
    end

  assign In2Register = (enb_1_8_1 == 1'b1 ? qMapImag_1 :
              DelayImagInput_bypass_reg);

  Quadrant_Mapper_block u_QuadrantMapper (.clk(clk),
                                          .reset(reset),
                                          .enb_1_8_1(enb_1_8_1),
                                          .enb_1_8_0(enb_1_8_0),
                                          .enb(enb),
                                          .xin(In1Register),  // sfix32_En19
                                          .yin(In2Register),  // sfix32_En19
                                          .xout(XQMapped),  // sfix32_En19
                                          .yout(yQMapped),  // sfix32_En19
                                          .QA_Control(ControlQC)  // ufix5
                                          );

  always @(posedge clk or posedge reset)
    begin : rd_6_process
      if (reset == 1'b1) begin
        XQMapped_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          XQMapped_1 <= XQMapped;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_7_process
      if (reset == 1'b1) begin
        yQMapped_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yQMapped_1 <= yQMapped;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayQuadMapper1_bypass_process
      if (reset == 1'b1) begin
        DelayQuadMapper1_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          DelayQuadMapper1_bypass_reg <= XQMapped_1;
        end
      end
    end

  assign xin1 = (enb_1_8_1 == 1'b1 ? XQMapped_1 :
              DelayQuadMapper1_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : DelayQuadMapper2_bypass_process
      if (reset == 1'b1) begin
        DelayQuadMapper2_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          DelayQuadMapper2_bypass_reg <= yQMapped_1;
        end
      end
    end

  assign yin1 = (enb_1_8_1 == 1'b1 ? yQMapped_1 :
              DelayQuadMapper2_bypass_reg);

  assign zin1 = 34'sh000000000;

  assign lut_value1 = 31'b1001011100100000001010001110110;

  assign shift1 = 6'b000001;

  CordicKernelMag_block57 u_Iteration28 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin1),  // sfix32_En19
                                         .yin(yin1),  // sfix32_En19
                                         .zin(zin1),  // sfix34_En33
                                         .lut_value(lut_value1),  // ufix31_En33
                                         .idx(shift1),  // ufix6
                                         .xout(xout1),  // sfix32_En19
                                         .yout(yout1),  // sfix32_En19
                                         .zout(zout1)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_8_process
      if (reset == 1'b1) begin
        xout1_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout1_1 <= xout1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_9_process
      if (reset == 1'b1) begin
        yout1_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout1_1 <= yout1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_10_process
      if (reset == 1'b1) begin
        zout1_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout1_1 <= zout1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline1_bypass_process
      if (reset == 1'b1) begin
        Pipeline1_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline1_bypass_reg <= xout1_1;
        end
      end
    end

  assign xin2 = (enb_1_8_1 == 1'b1 ? xout1_1 :
              Pipeline1_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline110_bypass_process
      if (reset == 1'b1) begin
        Pipeline110_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline110_bypass_reg <= yout1_1;
        end
      end
    end

  assign yin2 = (enb_1_8_1 == 1'b1 ? yout1_1 :
              Pipeline110_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline113_bypass_process
      if (reset == 1'b1) begin
        Pipeline113_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline113_bypass_reg <= zout1_1;
        end
      end
    end

  assign zin2 = (enb_1_8_1 == 1'b1 ? zout1_1 :
              Pipeline113_bypass_reg);

  assign lut_value2 = 31'b0100111111011001110000101101101;

  assign shift2 = 6'b000010;

  CordicKernelMag_block58 u_Iteration29 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin2),  // sfix32_En19
                                         .yin(yin2),  // sfix32_En19
                                         .zin(zin2),  // sfix34_En33
                                         .lut_value(lut_value2),  // ufix31_En33
                                         .idx(shift2),  // ufix6
                                         .xout(xout2),  // sfix32_En19
                                         .yout(yout2),  // sfix32_En19
                                         .zout(zout2)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_11_process
      if (reset == 1'b1) begin
        xout2_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout2_1 <= xout2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_12_process
      if (reset == 1'b1) begin
        yout2_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout2_1 <= yout2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_13_process
      if (reset == 1'b1) begin
        zout2_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout2_1 <= zout2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline2_bypass_process
      if (reset == 1'b1) begin
        Pipeline2_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline2_bypass_reg <= xout2_1;
        end
      end
    end

  assign xin3 = (enb_1_8_1 == 1'b1 ? xout2_1 :
              Pipeline2_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline210_bypass_process
      if (reset == 1'b1) begin
        Pipeline210_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline210_bypass_reg <= yout2_1;
        end
      end
    end

  assign yin3 = (enb_1_8_1 == 1'b1 ? yout2_1 :
              Pipeline210_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline213_bypass_process
      if (reset == 1'b1) begin
        Pipeline213_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline213_bypass_reg <= zout2_1;
        end
      end
    end

  assign zin3 = (enb_1_8_1 == 1'b1 ? zout2_1 :
              Pipeline213_bypass_reg);

  assign lut_value3 = 31'b0010100010001000100011101010000;

  assign shift3 = 6'b000011;

  CordicKernelMag_block29 u_Iteration (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .xin(xin3),  // sfix32_En19
                                       .yin(yin3),  // sfix32_En19
                                       .zin(zin3),  // sfix34_En33
                                       .lut_value(lut_value3),  // ufix31_En33
                                       .idx(shift3),  // ufix6
                                       .xout(xout3),  // sfix32_En19
                                       .yout(yout3),  // sfix32_En19
                                       .zout(zout3)  // sfix34_En33
                                       );

  always @(posedge clk or posedge reset)
    begin : rd_14_process
      if (reset == 1'b1) begin
        xout3_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout3_1 <= xout3;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_15_process
      if (reset == 1'b1) begin
        yout3_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout3_1 <= yout3;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_16_process
      if (reset == 1'b1) begin
        zout3_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout3_1 <= zout3;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline3_bypass_process
      if (reset == 1'b1) begin
        Pipeline3_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline3_bypass_reg <= xout3_1;
        end
      end
    end

  assign xin4 = (enb_1_8_1 == 1'b1 ? xout3_1 :
              Pipeline3_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline31_bypass_process
      if (reset == 1'b1) begin
        Pipeline31_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline31_bypass_reg <= yout3_1;
        end
      end
    end

  assign yin4 = (enb_1_8_1 == 1'b1 ? yout3_1 :
              Pipeline31_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline32_bypass_process
      if (reset == 1'b1) begin
        Pipeline32_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline32_bypass_reg <= zout3_1;
        end
      end
    end

  assign zin4 = (enb_1_8_1 == 1'b1 ? zout3_1 :
              Pipeline32_bypass_reg);

  assign lut_value4 = 31'b0001010001011000011010100001100;

  assign shift4 = 6'b000100;

  CordicKernelMag_block30 u_Iteration1 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin4),  // sfix32_En19
                                        .yin(yin4),  // sfix32_En19
                                        .zin(zin4),  // sfix34_En33
                                        .lut_value(lut_value4),  // ufix31_En33
                                        .idx(shift4),  // ufix6
                                        .xout(xout4),  // sfix32_En19
                                        .yout(yout4),  // sfix32_En19
                                        .zout(zout4)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_17_process
      if (reset == 1'b1) begin
        xout4_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout4_1 <= xout4;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_18_process
      if (reset == 1'b1) begin
        yout4_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout4_1 <= yout4;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_19_process
      if (reset == 1'b1) begin
        zout4_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout4_1 <= zout4;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline4_bypass_process
      if (reset == 1'b1) begin
        Pipeline4_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline4_bypass_reg <= xout4_1;
        end
      end
    end

  assign xin5 = (enb_1_8_1 == 1'b1 ? xout4_1 :
              Pipeline4_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline41_bypass_process
      if (reset == 1'b1) begin
        Pipeline41_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline41_bypass_reg <= yout4_1;
        end
      end
    end

  assign yin5 = (enb_1_8_1 == 1'b1 ? yout4_1 :
              Pipeline41_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline42_bypass_process
      if (reset == 1'b1) begin
        Pipeline42_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline42_bypass_reg <= zout4_1;
        end
      end
    end

  assign zin5 = (enb_1_8_1 == 1'b1 ? zout4_1 :
              Pipeline42_bypass_reg);

  assign lut_value5 = 31'b0000101000101110101111110000101;

  assign shift5 = 6'b000101;

  CordicKernelMag_block31 u_Iteration2 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin5),  // sfix32_En19
                                        .yin(yin5),  // sfix32_En19
                                        .zin(zin5),  // sfix34_En33
                                        .lut_value(lut_value5),  // ufix31_En33
                                        .idx(shift5),  // ufix6
                                        .xout(xout5),  // sfix32_En19
                                        .yout(yout5),  // sfix32_En19
                                        .zout(zout5)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_20_process
      if (reset == 1'b1) begin
        xout5_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout5_1 <= xout5;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_21_process
      if (reset == 1'b1) begin
        yout5_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout5_1 <= yout5;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_22_process
      if (reset == 1'b1) begin
        zout5_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout5_1 <= zout5;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline5_bypass_process
      if (reset == 1'b1) begin
        Pipeline5_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline5_bypass_reg <= xout5_1;
        end
      end
    end

  assign xin6 = (enb_1_8_1 == 1'b1 ? xout5_1 :
              Pipeline5_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline51_bypass_process
      if (reset == 1'b1) begin
        Pipeline51_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline51_bypass_reg <= yout5_1;
        end
      end
    end

  assign yin6 = (enb_1_8_1 == 1'b1 ? yout5_1 :
              Pipeline51_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline52_bypass_process
      if (reset == 1'b1) begin
        Pipeline52_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline52_bypass_reg <= zout5_1;
        end
      end
    end

  assign zin6 = (enb_1_8_1 == 1'b1 ? zout5_1 :
              Pipeline52_bypass_reg);

  assign lut_value6 = 31'b0000010100010111101100001111001;

  assign shift6 = 6'b000110;

  CordicKernelMag_block32 u_Iteration3 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin6),  // sfix32_En19
                                        .yin(yin6),  // sfix32_En19
                                        .zin(zin6),  // sfix34_En33
                                        .lut_value(lut_value6),  // ufix31_En33
                                        .idx(shift6),  // ufix6
                                        .xout(xout6),  // sfix32_En19
                                        .yout(yout6),  // sfix32_En19
                                        .zout(zout6)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_23_process
      if (reset == 1'b1) begin
        xout6_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout6_1 <= xout6;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_24_process
      if (reset == 1'b1) begin
        yout6_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout6_1 <= yout6;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_25_process
      if (reset == 1'b1) begin
        zout6_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout6_1 <= zout6;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline6_bypass_process
      if (reset == 1'b1) begin
        Pipeline6_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline6_bypass_reg <= xout6_1;
        end
      end
    end

  assign xin7 = (enb_1_8_1 == 1'b1 ? xout6_1 :
              Pipeline6_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline61_bypass_process
      if (reset == 1'b1) begin
        Pipeline61_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline61_bypass_reg <= yout6_1;
        end
      end
    end

  assign yin7 = (enb_1_8_1 == 1'b1 ? yout6_1 :
              Pipeline61_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline62_bypass_process
      if (reset == 1'b1) begin
        Pipeline62_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline62_bypass_reg <= zout6_1;
        end
      end
    end

  assign zin7 = (enb_1_8_1 == 1'b1 ? zout6_1 :
              Pipeline62_bypass_reg);

  assign lut_value7 = 31'b0000001010001011111000101010100;

  assign shift7 = 6'b000111;

  CordicKernelMag_block33 u_Iteration4 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin7),  // sfix32_En19
                                        .yin(yin7),  // sfix32_En19
                                        .zin(zin7),  // sfix34_En33
                                        .lut_value(lut_value7),  // ufix31_En33
                                        .idx(shift7),  // ufix6
                                        .xout(xout7),  // sfix32_En19
                                        .yout(yout7),  // sfix32_En19
                                        .zout(zout7)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_26_process
      if (reset == 1'b1) begin
        xout7_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout7_1 <= xout7;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_27_process
      if (reset == 1'b1) begin
        yout7_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout7_1 <= yout7;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_28_process
      if (reset == 1'b1) begin
        zout7_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout7_1 <= zout7;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline7_bypass_process
      if (reset == 1'b1) begin
        Pipeline7_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline7_bypass_reg <= xout7_1;
        end
      end
    end

  assign xin8 = (enb_1_8_1 == 1'b1 ? xout7_1 :
              Pipeline7_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline71_bypass_process
      if (reset == 1'b1) begin
        Pipeline71_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline71_bypass_reg <= yout7_1;
        end
      end
    end

  assign yin8 = (enb_1_8_1 == 1'b1 ? yout7_1 :
              Pipeline71_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline72_bypass_process
      if (reset == 1'b1) begin
        Pipeline72_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline72_bypass_reg <= zout7_1;
        end
      end
    end

  assign zin8 = (enb_1_8_1 == 1'b1 ? zout7_1 :
              Pipeline72_bypass_reg);

  assign lut_value8 = 31'b0000000101000101111100101001101;

  assign shift8 = 6'b001000;

  CordicKernelMag_block34 u_Iteration5 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin8),  // sfix32_En19
                                        .yin(yin8),  // sfix32_En19
                                        .zin(zin8),  // sfix34_En33
                                        .lut_value(lut_value8),  // ufix31_En33
                                        .idx(shift8),  // ufix6
                                        .xout(xout8),  // sfix32_En19
                                        .yout(yout8),  // sfix32_En19
                                        .zout(zout8)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_29_process
      if (reset == 1'b1) begin
        xout8_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout8_1 <= xout8;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_30_process
      if (reset == 1'b1) begin
        yout8_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout8_1 <= yout8;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_31_process
      if (reset == 1'b1) begin
        zout8_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout8_1 <= zout8;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline8_bypass_process
      if (reset == 1'b1) begin
        Pipeline8_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline8_bypass_reg <= xout8_1;
        end
      end
    end

  assign xin9 = (enb_1_8_1 == 1'b1 ? xout8_1 :
              Pipeline8_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline81_bypass_process
      if (reset == 1'b1) begin
        Pipeline81_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline81_bypass_reg <= yout8_1;
        end
      end
    end

  assign yin9 = (enb_1_8_1 == 1'b1 ? yout8_1 :
              Pipeline81_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline82_bypass_process
      if (reset == 1'b1) begin
        Pipeline82_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline82_bypass_reg <= zout8_1;
        end
      end
    end

  assign zin9 = (enb_1_8_1 == 1'b1 ? zout8_1 :
              Pipeline82_bypass_reg);

  assign lut_value9 = 31'b0000000010100010111110010111011;

  assign shift9 = 6'b001001;

  CordicKernelMag_block35 u_Iteration6 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin9),  // sfix32_En19
                                        .yin(yin9),  // sfix32_En19
                                        .zin(zin9),  // sfix34_En33
                                        .lut_value(lut_value9),  // ufix31_En33
                                        .idx(shift9),  // ufix6
                                        .xout(xout9),  // sfix32_En19
                                        .yout(yout9),  // sfix32_En19
                                        .zout(zout9)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_32_process
      if (reset == 1'b1) begin
        xout9_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout9_1 <= xout9;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_33_process
      if (reset == 1'b1) begin
        yout9_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout9_1 <= yout9;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_34_process
      if (reset == 1'b1) begin
        zout9_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout9_1 <= zout9;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline9_bypass_process
      if (reset == 1'b1) begin
        Pipeline9_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline9_bypass_reg <= xout9_1;
        end
      end
    end

  assign xin10 = (enb_1_8_1 == 1'b1 ? xout9_1 :
              Pipeline9_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline91_bypass_process
      if (reset == 1'b1) begin
        Pipeline91_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline91_bypass_reg <= yout9_1;
        end
      end
    end

  assign yin10 = (enb_1_8_1 == 1'b1 ? yout9_1 :
              Pipeline91_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline92_bypass_process
      if (reset == 1'b1) begin
        Pipeline92_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline92_bypass_reg <= zout9_1;
        end
      end
    end

  assign zin10 = (enb_1_8_1 == 1'b1 ? zout9_1 :
              Pipeline92_bypass_reg);

  assign lut_value10 = 31'b0000000001010001011111001100000;

  assign shift10 = 6'b001010;

  CordicKernelMag_block36 u_Iteration7 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin10),  // sfix32_En19
                                        .yin(yin10),  // sfix32_En19
                                        .zin(zin10),  // sfix34_En33
                                        .lut_value(lut_value10),  // ufix31_En33
                                        .idx(shift10),  // ufix6
                                        .xout(xout10),  // sfix32_En19
                                        .yout(yout10),  // sfix32_En19
                                        .zout(zout10)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_35_process
      if (reset == 1'b1) begin
        xout10_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout10_1 <= xout10;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_36_process
      if (reset == 1'b1) begin
        yout10_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout10_1 <= yout10;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_37_process
      if (reset == 1'b1) begin
        zout10_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout10_1 <= zout10;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline10_bypass_process
      if (reset == 1'b1) begin
        Pipeline10_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline10_bypass_reg <= xout10_1;
        end
      end
    end

  assign xin11 = (enb_1_8_1 == 1'b1 ? xout10_1 :
              Pipeline10_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline101_bypass_process
      if (reset == 1'b1) begin
        Pipeline101_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline101_bypass_reg <= yout10_1;
        end
      end
    end

  assign yin11 = (enb_1_8_1 == 1'b1 ? yout10_1 :
              Pipeline101_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline102_bypass_process
      if (reset == 1'b1) begin
        Pipeline102_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline102_bypass_reg <= zout10_1;
        end
      end
    end

  assign zin11 = (enb_1_8_1 == 1'b1 ? zout10_1 :
              Pipeline102_bypass_reg);

  assign lut_value11 = 31'b0000000000101000101111100110000;

  assign shift11 = 6'b001011;

  CordicKernelMag_block37 u_Iteration8 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin11),  // sfix32_En19
                                        .yin(yin11),  // sfix32_En19
                                        .zin(zin11),  // sfix34_En33
                                        .lut_value(lut_value11),  // ufix31_En33
                                        .idx(shift11),  // ufix6
                                        .xout(xout11),  // sfix32_En19
                                        .yout(yout11),  // sfix32_En19
                                        .zout(zout11)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_38_process
      if (reset == 1'b1) begin
        xout11_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout11_1 <= xout11;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_39_process
      if (reset == 1'b1) begin
        yout11_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout11_1 <= yout11;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_40_process
      if (reset == 1'b1) begin
        zout11_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout11_1 <= zout11;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline11_bypass_process
      if (reset == 1'b1) begin
        Pipeline11_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline11_bypass_reg <= xout11_1;
        end
      end
    end

  assign xin12 = (enb_1_8_1 == 1'b1 ? xout11_1 :
              Pipeline11_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline111_bypass_process
      if (reset == 1'b1) begin
        Pipeline111_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline111_bypass_reg <= yout11_1;
        end
      end
    end

  assign yin12 = (enb_1_8_1 == 1'b1 ? yout11_1 :
              Pipeline111_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline112_bypass_process
      if (reset == 1'b1) begin
        Pipeline112_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline112_bypass_reg <= zout11_1;
        end
      end
    end

  assign zin12 = (enb_1_8_1 == 1'b1 ? zout11_1 :
              Pipeline112_bypass_reg);

  assign lut_value12 = 31'b0000000000010100010111110011000;

  assign shift12 = 6'b001100;

  CordicKernelMag_block38 u_Iteration9 (.clk(clk),
                                        .reset(reset),
                                        .enb(enb),
                                        .xin(xin12),  // sfix32_En19
                                        .yin(yin12),  // sfix32_En19
                                        .zin(zin12),  // sfix34_En33
                                        .lut_value(lut_value12),  // ufix31_En33
                                        .idx(shift12),  // ufix6
                                        .xout(xout12),  // sfix32_En19
                                        .yout(yout12),  // sfix32_En19
                                        .zout(zout12)  // sfix34_En33
                                        );

  always @(posedge clk or posedge reset)
    begin : rd_41_process
      if (reset == 1'b1) begin
        xout12_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout12_1 <= xout12;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_42_process
      if (reset == 1'b1) begin
        yout12_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout12_1 <= yout12;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_43_process
      if (reset == 1'b1) begin
        zout12_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout12_1 <= zout12;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline12_bypass_process
      if (reset == 1'b1) begin
        Pipeline12_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline12_bypass_reg <= xout12_1;
        end
      end
    end

  assign xin13 = (enb_1_8_1 == 1'b1 ? xout12_1 :
              Pipeline12_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline121_bypass_process
      if (reset == 1'b1) begin
        Pipeline121_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline121_bypass_reg <= yout12_1;
        end
      end
    end

  assign yin13 = (enb_1_8_1 == 1'b1 ? yout12_1 :
              Pipeline121_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline122_bypass_process
      if (reset == 1'b1) begin
        Pipeline122_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline122_bypass_reg <= zout12_1;
        end
      end
    end

  assign zin13 = (enb_1_8_1 == 1'b1 ? zout12_1 :
              Pipeline122_bypass_reg);

  assign lut_value13 = 31'b0000000000001010001011111001100;

  assign shift13 = 6'b001101;

  CordicKernelMag_block39 u_Iteration10 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin13),  // sfix32_En19
                                         .yin(yin13),  // sfix32_En19
                                         .zin(zin13),  // sfix34_En33
                                         .lut_value(lut_value13),  // ufix31_En33
                                         .idx(shift13),  // ufix6
                                         .xout(xout13),  // sfix32_En19
                                         .yout(yout13),  // sfix32_En19
                                         .zout(zout13)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_44_process
      if (reset == 1'b1) begin
        xout13_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout13_1 <= xout13;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_45_process
      if (reset == 1'b1) begin
        yout13_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout13_1 <= yout13;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_46_process
      if (reset == 1'b1) begin
        zout13_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout13_1 <= zout13;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline13_bypass_process
      if (reset == 1'b1) begin
        Pipeline13_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline13_bypass_reg <= xout13_1;
        end
      end
    end

  assign xin14 = (enb_1_8_1 == 1'b1 ? xout13_1 :
              Pipeline13_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline131_bypass_process
      if (reset == 1'b1) begin
        Pipeline131_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline131_bypass_reg <= yout13_1;
        end
      end
    end

  assign yin14 = (enb_1_8_1 == 1'b1 ? yout13_1 :
              Pipeline131_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline132_bypass_process
      if (reset == 1'b1) begin
        Pipeline132_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline132_bypass_reg <= zout13_1;
        end
      end
    end

  assign zin14 = (enb_1_8_1 == 1'b1 ? zout13_1 :
              Pipeline132_bypass_reg);

  assign lut_value14 = 31'b0000000000000101000101111100110;

  assign shift14 = 6'b001110;

  CordicKernelMag_block40 u_Iteration11 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin14),  // sfix32_En19
                                         .yin(yin14),  // sfix32_En19
                                         .zin(zin14),  // sfix34_En33
                                         .lut_value(lut_value14),  // ufix31_En33
                                         .idx(shift14),  // ufix6
                                         .xout(xout14),  // sfix32_En19
                                         .yout(yout14),  // sfix32_En19
                                         .zout(zout14)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_47_process
      if (reset == 1'b1) begin
        xout14_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout14_1 <= xout14;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_48_process
      if (reset == 1'b1) begin
        yout14_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout14_1 <= yout14;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_49_process
      if (reset == 1'b1) begin
        zout14_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout14_1 <= zout14;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline14_bypass_process
      if (reset == 1'b1) begin
        Pipeline14_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline14_bypass_reg <= xout14_1;
        end
      end
    end

  assign xin15 = (enb_1_8_1 == 1'b1 ? xout14_1 :
              Pipeline14_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline141_bypass_process
      if (reset == 1'b1) begin
        Pipeline141_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline141_bypass_reg <= yout14_1;
        end
      end
    end

  assign yin15 = (enb_1_8_1 == 1'b1 ? yout14_1 :
              Pipeline141_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline142_bypass_process
      if (reset == 1'b1) begin
        Pipeline142_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline142_bypass_reg <= zout14_1;
        end
      end
    end

  assign zin15 = (enb_1_8_1 == 1'b1 ? zout14_1 :
              Pipeline142_bypass_reg);

  assign lut_value15 = 31'b0000000000000010100010111110011;

  assign shift15 = 6'b001111;

  CordicKernelMag_block41 u_Iteration12 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin15),  // sfix32_En19
                                         .yin(yin15),  // sfix32_En19
                                         .zin(zin15),  // sfix34_En33
                                         .lut_value(lut_value15),  // ufix31_En33
                                         .idx(shift15),  // ufix6
                                         .xout(xout15),  // sfix32_En19
                                         .yout(yout15),  // sfix32_En19
                                         .zout(zout15)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_50_process
      if (reset == 1'b1) begin
        xout15_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout15_1 <= xout15;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_51_process
      if (reset == 1'b1) begin
        yout15_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout15_1 <= yout15;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_52_process
      if (reset == 1'b1) begin
        zout15_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout15_1 <= zout15;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline15_bypass_process
      if (reset == 1'b1) begin
        Pipeline15_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline15_bypass_reg <= xout15_1;
        end
      end
    end

  assign xin16 = (enb_1_8_1 == 1'b1 ? xout15_1 :
              Pipeline15_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline151_bypass_process
      if (reset == 1'b1) begin
        Pipeline151_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline151_bypass_reg <= yout15_1;
        end
      end
    end

  assign yin16 = (enb_1_8_1 == 1'b1 ? yout15_1 :
              Pipeline151_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline152_bypass_process
      if (reset == 1'b1) begin
        Pipeline152_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline152_bypass_reg <= zout15_1;
        end
      end
    end

  assign zin16 = (enb_1_8_1 == 1'b1 ? zout15_1 :
              Pipeline152_bypass_reg);

  assign lut_value16 = 31'b0000000000000001010001011111010;

  assign shift16 = 6'b010000;

  CordicKernelMag_block42 u_Iteration13 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin16),  // sfix32_En19
                                         .yin(yin16),  // sfix32_En19
                                         .zin(zin16),  // sfix34_En33
                                         .lut_value(lut_value16),  // ufix31_En33
                                         .idx(shift16),  // ufix6
                                         .xout(xout16),  // sfix32_En19
                                         .yout(yout16),  // sfix32_En19
                                         .zout(zout16)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_53_process
      if (reset == 1'b1) begin
        xout16_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout16_1 <= xout16;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_54_process
      if (reset == 1'b1) begin
        yout16_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout16_1 <= yout16;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_55_process
      if (reset == 1'b1) begin
        zout16_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout16_1 <= zout16;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline16_bypass_process
      if (reset == 1'b1) begin
        Pipeline16_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline16_bypass_reg <= xout16_1;
        end
      end
    end

  assign xin17 = (enb_1_8_1 == 1'b1 ? xout16_1 :
              Pipeline16_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline161_bypass_process
      if (reset == 1'b1) begin
        Pipeline161_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline161_bypass_reg <= yout16_1;
        end
      end
    end

  assign yin17 = (enb_1_8_1 == 1'b1 ? yout16_1 :
              Pipeline161_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline162_bypass_process
      if (reset == 1'b1) begin
        Pipeline162_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline162_bypass_reg <= zout16_1;
        end
      end
    end

  assign zin17 = (enb_1_8_1 == 1'b1 ? zout16_1 :
              Pipeline162_bypass_reg);

  assign lut_value17 = 31'b0000000000000000101000101111101;

  assign shift17 = 6'b010001;

  CordicKernelMag_block43 u_Iteration14 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin17),  // sfix32_En19
                                         .yin(yin17),  // sfix32_En19
                                         .zin(zin17),  // sfix34_En33
                                         .lut_value(lut_value17),  // ufix31_En33
                                         .idx(shift17),  // ufix6
                                         .xout(xout17),  // sfix32_En19
                                         .yout(yout17),  // sfix32_En19
                                         .zout(zout17)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_56_process
      if (reset == 1'b1) begin
        xout17_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout17_1 <= xout17;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_57_process
      if (reset == 1'b1) begin
        yout17_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout17_1 <= yout17;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_58_process
      if (reset == 1'b1) begin
        zout17_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout17_1 <= zout17;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline17_bypass_process
      if (reset == 1'b1) begin
        Pipeline17_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline17_bypass_reg <= xout17_1;
        end
      end
    end

  assign xin18 = (enb_1_8_1 == 1'b1 ? xout17_1 :
              Pipeline17_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline171_bypass_process
      if (reset == 1'b1) begin
        Pipeline171_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline171_bypass_reg <= yout17_1;
        end
      end
    end

  assign yin18 = (enb_1_8_1 == 1'b1 ? yout17_1 :
              Pipeline171_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline172_bypass_process
      if (reset == 1'b1) begin
        Pipeline172_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline172_bypass_reg <= zout17_1;
        end
      end
    end

  assign zin18 = (enb_1_8_1 == 1'b1 ? zout17_1 :
              Pipeline172_bypass_reg);

  assign lut_value18 = 31'b0000000000000000010100010111110;

  assign shift18 = 6'b010010;

  CordicKernelMag_block44 u_Iteration15 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin18),  // sfix32_En19
                                         .yin(yin18),  // sfix32_En19
                                         .zin(zin18),  // sfix34_En33
                                         .lut_value(lut_value18),  // ufix31_En33
                                         .idx(shift18),  // ufix6
                                         .xout(xout18),  // sfix32_En19
                                         .yout(yout18),  // sfix32_En19
                                         .zout(zout18)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_59_process
      if (reset == 1'b1) begin
        xout18_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout18_1 <= xout18;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_60_process
      if (reset == 1'b1) begin
        yout18_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout18_1 <= yout18;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_61_process
      if (reset == 1'b1) begin
        zout18_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout18_1 <= zout18;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline18_bypass_process
      if (reset == 1'b1) begin
        Pipeline18_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline18_bypass_reg <= xout18_1;
        end
      end
    end

  assign xin19 = (enb_1_8_1 == 1'b1 ? xout18_1 :
              Pipeline18_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline181_bypass_process
      if (reset == 1'b1) begin
        Pipeline181_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline181_bypass_reg <= yout18_1;
        end
      end
    end

  assign yin19 = (enb_1_8_1 == 1'b1 ? yout18_1 :
              Pipeline181_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline182_bypass_process
      if (reset == 1'b1) begin
        Pipeline182_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline182_bypass_reg <= zout18_1;
        end
      end
    end

  assign zin19 = (enb_1_8_1 == 1'b1 ? zout18_1 :
              Pipeline182_bypass_reg);

  assign lut_value19 = 31'b0000000000000000001010001011111;

  assign shift19 = 6'b010011;

  CordicKernelMag_block45 u_Iteration16 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin19),  // sfix32_En19
                                         .yin(yin19),  // sfix32_En19
                                         .zin(zin19),  // sfix34_En33
                                         .lut_value(lut_value19),  // ufix31_En33
                                         .idx(shift19),  // ufix6
                                         .xout(xout19),  // sfix32_En19
                                         .yout(yout19),  // sfix32_En19
                                         .zout(zout19)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_62_process
      if (reset == 1'b1) begin
        xout19_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout19_1 <= xout19;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_63_process
      if (reset == 1'b1) begin
        yout19_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout19_1 <= yout19;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_64_process
      if (reset == 1'b1) begin
        zout19_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout19_1 <= zout19;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline19_bypass_process
      if (reset == 1'b1) begin
        Pipeline19_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline19_bypass_reg <= xout19_1;
        end
      end
    end

  assign xin20 = (enb_1_8_1 == 1'b1 ? xout19_1 :
              Pipeline19_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline191_bypass_process
      if (reset == 1'b1) begin
        Pipeline191_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline191_bypass_reg <= yout19_1;
        end
      end
    end

  assign yin20 = (enb_1_8_1 == 1'b1 ? yout19_1 :
              Pipeline191_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline192_bypass_process
      if (reset == 1'b1) begin
        Pipeline192_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline192_bypass_reg <= zout19_1;
        end
      end
    end

  assign zin20 = (enb_1_8_1 == 1'b1 ? zout19_1 :
              Pipeline192_bypass_reg);

  assign lut_value20 = 31'b0000000000000000000101000110000;

  assign shift20 = 6'b010100;

  CordicKernelMag_block46 u_Iteration17 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin20),  // sfix32_En19
                                         .yin(yin20),  // sfix32_En19
                                         .zin(zin20),  // sfix34_En33
                                         .lut_value(lut_value20),  // ufix31_En33
                                         .idx(shift20),  // ufix6
                                         .xout(xout20),  // sfix32_En19
                                         .yout(yout20),  // sfix32_En19
                                         .zout(zout20)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_65_process
      if (reset == 1'b1) begin
        xout20_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout20_1 <= xout20;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_66_process
      if (reset == 1'b1) begin
        yout20_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout20_1 <= yout20;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_67_process
      if (reset == 1'b1) begin
        zout20_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout20_1 <= zout20;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline20_bypass_process
      if (reset == 1'b1) begin
        Pipeline20_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline20_bypass_reg <= xout20_1;
        end
      end
    end

  assign xin21 = (enb_1_8_1 == 1'b1 ? xout20_1 :
              Pipeline20_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline201_bypass_process
      if (reset == 1'b1) begin
        Pipeline201_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline201_bypass_reg <= yout20_1;
        end
      end
    end

  assign yin21 = (enb_1_8_1 == 1'b1 ? yout20_1 :
              Pipeline201_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline202_bypass_process
      if (reset == 1'b1) begin
        Pipeline202_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline202_bypass_reg <= zout20_1;
        end
      end
    end

  assign zin21 = (enb_1_8_1 == 1'b1 ? zout20_1 :
              Pipeline202_bypass_reg);

  assign lut_value21 = 31'b0000000000000000000010100011000;

  assign shift21 = 6'b010101;

  CordicKernelMag_block47 u_Iteration18 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin21),  // sfix32_En19
                                         .yin(yin21),  // sfix32_En19
                                         .zin(zin21),  // sfix34_En33
                                         .lut_value(lut_value21),  // ufix31_En33
                                         .idx(shift21),  // ufix6
                                         .xout(xout21),  // sfix32_En19
                                         .yout(yout21),  // sfix32_En19
                                         .zout(zout21)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_68_process
      if (reset == 1'b1) begin
        xout21_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout21_1 <= xout21;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_69_process
      if (reset == 1'b1) begin
        yout21_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout21_1 <= yout21;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_70_process
      if (reset == 1'b1) begin
        zout21_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout21_1 <= zout21;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline21_bypass_process
      if (reset == 1'b1) begin
        Pipeline21_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline21_bypass_reg <= xout21_1;
        end
      end
    end

  assign xin22 = (enb_1_8_1 == 1'b1 ? xout21_1 :
              Pipeline21_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline211_bypass_process
      if (reset == 1'b1) begin
        Pipeline211_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline211_bypass_reg <= yout21_1;
        end
      end
    end

  assign yin22 = (enb_1_8_1 == 1'b1 ? yout21_1 :
              Pipeline211_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline212_bypass_process
      if (reset == 1'b1) begin
        Pipeline212_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline212_bypass_reg <= zout21_1;
        end
      end
    end

  assign zin22 = (enb_1_8_1 == 1'b1 ? zout21_1 :
              Pipeline212_bypass_reg);

  assign lut_value22 = 31'b0000000000000000000001010001100;

  assign shift22 = 6'b010110;

  CordicKernelMag_block48 u_Iteration19 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin22),  // sfix32_En19
                                         .yin(yin22),  // sfix32_En19
                                         .zin(zin22),  // sfix34_En33
                                         .lut_value(lut_value22),  // ufix31_En33
                                         .idx(shift22),  // ufix6
                                         .xout(xout22),  // sfix32_En19
                                         .yout(yout22),  // sfix32_En19
                                         .zout(zout22)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_71_process
      if (reset == 1'b1) begin
        xout22_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout22_1 <= xout22;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_72_process
      if (reset == 1'b1) begin
        yout22_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout22_1 <= yout22;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_73_process
      if (reset == 1'b1) begin
        zout22_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout22_1 <= zout22;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline22_bypass_process
      if (reset == 1'b1) begin
        Pipeline22_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline22_bypass_reg <= xout22_1;
        end
      end
    end

  assign xin23 = (enb_1_8_1 == 1'b1 ? xout22_1 :
              Pipeline22_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline221_bypass_process
      if (reset == 1'b1) begin
        Pipeline221_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline221_bypass_reg <= yout22_1;
        end
      end
    end

  assign yin23 = (enb_1_8_1 == 1'b1 ? yout22_1 :
              Pipeline221_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline222_bypass_process
      if (reset == 1'b1) begin
        Pipeline222_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline222_bypass_reg <= zout22_1;
        end
      end
    end

  assign zin23 = (enb_1_8_1 == 1'b1 ? zout22_1 :
              Pipeline222_bypass_reg);

  assign lut_value23 = 31'b0000000000000000000000101000110;

  assign shift23 = 6'b010111;

  CordicKernelMag_block49 u_Iteration20 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin23),  // sfix32_En19
                                         .yin(yin23),  // sfix32_En19
                                         .zin(zin23),  // sfix34_En33
                                         .lut_value(lut_value23),  // ufix31_En33
                                         .idx(shift23),  // ufix6
                                         .xout(xout23),  // sfix32_En19
                                         .yout(yout23),  // sfix32_En19
                                         .zout(zout23)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_74_process
      if (reset == 1'b1) begin
        xout23_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout23_1 <= xout23;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_75_process
      if (reset == 1'b1) begin
        yout23_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout23_1 <= yout23;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_76_process
      if (reset == 1'b1) begin
        zout23_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout23_1 <= zout23;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline23_bypass_process
      if (reset == 1'b1) begin
        Pipeline23_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline23_bypass_reg <= xout23_1;
        end
      end
    end

  assign xin24 = (enb_1_8_1 == 1'b1 ? xout23_1 :
              Pipeline23_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline231_bypass_process
      if (reset == 1'b1) begin
        Pipeline231_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline231_bypass_reg <= yout23_1;
        end
      end
    end

  assign yin24 = (enb_1_8_1 == 1'b1 ? yout23_1 :
              Pipeline231_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline232_bypass_process
      if (reset == 1'b1) begin
        Pipeline232_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline232_bypass_reg <= zout23_1;
        end
      end
    end

  assign zin24 = (enb_1_8_1 == 1'b1 ? zout23_1 :
              Pipeline232_bypass_reg);

  assign lut_value24 = 31'b0000000000000000000000010100011;

  assign shift24 = 6'b011000;

  CordicKernelMag_block50 u_Iteration21 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin24),  // sfix32_En19
                                         .yin(yin24),  // sfix32_En19
                                         .zin(zin24),  // sfix34_En33
                                         .lut_value(lut_value24),  // ufix31_En33
                                         .idx(shift24),  // ufix6
                                         .xout(xout24),  // sfix32_En19
                                         .yout(yout24),  // sfix32_En19
                                         .zout(zout24)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_77_process
      if (reset == 1'b1) begin
        xout24_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout24_1 <= xout24;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_78_process
      if (reset == 1'b1) begin
        yout24_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout24_1 <= yout24;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_79_process
      if (reset == 1'b1) begin
        zout24_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout24_1 <= zout24;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline24_bypass_process
      if (reset == 1'b1) begin
        Pipeline24_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline24_bypass_reg <= xout24_1;
        end
      end
    end

  assign xin25 = (enb_1_8_1 == 1'b1 ? xout24_1 :
              Pipeline24_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline241_bypass_process
      if (reset == 1'b1) begin
        Pipeline241_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline241_bypass_reg <= yout24_1;
        end
      end
    end

  assign yin25 = (enb_1_8_1 == 1'b1 ? yout24_1 :
              Pipeline241_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline242_bypass_process
      if (reset == 1'b1) begin
        Pipeline242_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline242_bypass_reg <= zout24_1;
        end
      end
    end

  assign zin25 = (enb_1_8_1 == 1'b1 ? zout24_1 :
              Pipeline242_bypass_reg);

  assign lut_value25 = 31'b0000000000000000000000001010001;

  assign shift25 = 6'b011001;

  CordicKernelMag_block51 u_Iteration22 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin25),  // sfix32_En19
                                         .yin(yin25),  // sfix32_En19
                                         .zin(zin25),  // sfix34_En33
                                         .lut_value(lut_value25),  // ufix31_En33
                                         .idx(shift25),  // ufix6
                                         .xout(xout25),  // sfix32_En19
                                         .yout(yout25),  // sfix32_En19
                                         .zout(zout25)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_80_process
      if (reset == 1'b1) begin
        xout25_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout25_1 <= xout25;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_81_process
      if (reset == 1'b1) begin
        yout25_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout25_1 <= yout25;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_82_process
      if (reset == 1'b1) begin
        zout25_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout25_1 <= zout25;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline25_bypass_process
      if (reset == 1'b1) begin
        Pipeline25_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline25_bypass_reg <= xout25_1;
        end
      end
    end

  assign xin26 = (enb_1_8_1 == 1'b1 ? xout25_1 :
              Pipeline25_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline251_bypass_process
      if (reset == 1'b1) begin
        Pipeline251_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline251_bypass_reg <= yout25_1;
        end
      end
    end

  assign yin26 = (enb_1_8_1 == 1'b1 ? yout25_1 :
              Pipeline251_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline252_bypass_process
      if (reset == 1'b1) begin
        Pipeline252_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline252_bypass_reg <= zout25_1;
        end
      end
    end

  assign zin26 = (enb_1_8_1 == 1'b1 ? zout25_1 :
              Pipeline252_bypass_reg);

  assign lut_value26 = 31'b0000000000000000000000000101001;

  assign shift26 = 6'b011010;

  CordicKernelMag_block52 u_Iteration23 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin26),  // sfix32_En19
                                         .yin(yin26),  // sfix32_En19
                                         .zin(zin26),  // sfix34_En33
                                         .lut_value(lut_value26),  // ufix31_En33
                                         .idx(shift26),  // ufix6
                                         .xout(xout26),  // sfix32_En19
                                         .yout(yout26),  // sfix32_En19
                                         .zout(zout26)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_83_process
      if (reset == 1'b1) begin
        xout26_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout26_1 <= xout26;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_84_process
      if (reset == 1'b1) begin
        yout26_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout26_1 <= yout26;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_85_process
      if (reset == 1'b1) begin
        zout26_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout26_1 <= zout26;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline26_bypass_process
      if (reset == 1'b1) begin
        Pipeline26_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline26_bypass_reg <= xout26_1;
        end
      end
    end

  assign xin27 = (enb_1_8_1 == 1'b1 ? xout26_1 :
              Pipeline26_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline261_bypass_process
      if (reset == 1'b1) begin
        Pipeline261_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline261_bypass_reg <= yout26_1;
        end
      end
    end

  assign yin27 = (enb_1_8_1 == 1'b1 ? yout26_1 :
              Pipeline261_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline262_bypass_process
      if (reset == 1'b1) begin
        Pipeline262_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline262_bypass_reg <= zout26_1;
        end
      end
    end

  assign zin27 = (enb_1_8_1 == 1'b1 ? zout26_1 :
              Pipeline262_bypass_reg);

  assign lut_value27 = 31'b0000000000000000000000000010100;

  assign shift27 = 6'b011011;

  CordicKernelMag_block53 u_Iteration24 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin27),  // sfix32_En19
                                         .yin(yin27),  // sfix32_En19
                                         .zin(zin27),  // sfix34_En33
                                         .lut_value(lut_value27),  // ufix31_En33
                                         .idx(shift27),  // ufix6
                                         .xout(xout27),  // sfix32_En19
                                         .yout(yout27),  // sfix32_En19
                                         .zout(zout27)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_86_process
      if (reset == 1'b1) begin
        xout27_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout27_1 <= xout27;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_87_process
      if (reset == 1'b1) begin
        yout27_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout27_1 <= yout27;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_88_process
      if (reset == 1'b1) begin
        zout27_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout27_1 <= zout27;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline27_bypass_process
      if (reset == 1'b1) begin
        Pipeline27_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline27_bypass_reg <= xout27_1;
        end
      end
    end

  assign xin28 = (enb_1_8_1 == 1'b1 ? xout27_1 :
              Pipeline27_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline271_bypass_process
      if (reset == 1'b1) begin
        Pipeline271_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline271_bypass_reg <= yout27_1;
        end
      end
    end

  assign yin28 = (enb_1_8_1 == 1'b1 ? yout27_1 :
              Pipeline271_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline272_bypass_process
      if (reset == 1'b1) begin
        Pipeline272_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline272_bypass_reg <= zout27_1;
        end
      end
    end

  assign zin28 = (enb_1_8_1 == 1'b1 ? zout27_1 :
              Pipeline272_bypass_reg);

  assign lut_value28 = 31'b0000000000000000000000000001010;

  assign shift28 = 6'b011100;

  CordicKernelMag_block54 u_Iteration25 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin28),  // sfix32_En19
                                         .yin(yin28),  // sfix32_En19
                                         .zin(zin28),  // sfix34_En33
                                         .lut_value(lut_value28),  // ufix31_En33
                                         .idx(shift28),  // ufix6
                                         .xout(xout28),  // sfix32_En19
                                         .yout(yout28),  // sfix32_En19
                                         .zout(zout28)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_89_process
      if (reset == 1'b1) begin
        xout28_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xout28_1 <= xout28;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_90_process
      if (reset == 1'b1) begin
        yout28_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout28_1 <= yout28;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_91_process
      if (reset == 1'b1) begin
        zout28_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout28_1 <= zout28;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline28_bypass_process
      if (reset == 1'b1) begin
        Pipeline28_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline28_bypass_reg <= xout28_1;
        end
      end
    end

  assign xin29 = (enb_1_8_1 == 1'b1 ? xout28_1 :
              Pipeline28_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline281_bypass_process
      if (reset == 1'b1) begin
        Pipeline281_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline281_bypass_reg <= yout28_1;
        end
      end
    end

  assign yin29 = (enb_1_8_1 == 1'b1 ? yout28_1 :
              Pipeline281_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline282_bypass_process
      if (reset == 1'b1) begin
        Pipeline282_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline282_bypass_reg <= zout28_1;
        end
      end
    end

  assign zin29 = (enb_1_8_1 == 1'b1 ? zout28_1 :
              Pipeline282_bypass_reg);

  assign lut_value29 = 31'b0000000000000000000000000000101;

  assign shift29 = 6'b011101;

  CordicKernelMag_block55 u_Iteration26 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .xin(xin29),  // sfix32_En19
                                         .yin(yin29),  // sfix32_En19
                                         .zin(zin29),  // sfix34_En33
                                         .lut_value(lut_value29),  // ufix31_En33
                                         .idx(shift29),  // ufix6
                                         .yout(yout29),  // sfix32_En19
                                         .zout(zout29)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_93_process
      if (reset == 1'b1) begin
        yout29_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yout29_1 <= yout29;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_94_process
      if (reset == 1'b1) begin
        zout29_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout29_1 <= zout29;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline291_bypass_process
      if (reset == 1'b1) begin
        Pipeline291_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline291_bypass_reg <= yout29_1;
        end
      end
    end

  assign yin30 = (enb_1_8_1 == 1'b1 ? yout29_1 :
              Pipeline291_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Pipeline292_bypass_process
      if (reset == 1'b1) begin
        Pipeline292_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline292_bypass_reg <= zout29_1;
        end
      end
    end

  assign zin30 = (enb_1_8_1 == 1'b1 ? zout29_1 :
              Pipeline292_bypass_reg);

  assign lut_value30 = 31'b0000000000000000000000000000011;

  CordicKernelMag_block56 u_Iteration27 (.clk(clk),
                                         .reset(reset),
                                         .enb(enb),
                                         .yin(yin30),  // sfix32_En19
                                         .zin(zin30),  // sfix34_En33
                                         .lut_value(lut_value30),  // ufix31_En33
                                         .zout(zout30)  // sfix34_En33
                                         );

  always @(posedge clk or posedge reset)
    begin : rd_99_process
      if (reset == 1'b1) begin
        zout30_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          zout30_1 <= zout30;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_100_process
      if (reset == 1'b1) begin
        ControlQC_1 <= 5'b00000;
      end
      else begin
        if (enb) begin
          ControlQC_1 <= ControlQC;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayQC_Control_output_process
      if (reset == 1'b1) begin
        ControlQC_2 <= 5'b00000;
      end
      else begin
        if (enb_1_8_1) begin
          ControlQC_2 <= ControlQC_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Pipeline30_bypass_process
      if (reset == 1'b1) begin
        Pipeline30_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Pipeline30_bypass_reg <= zout30_1;
        end
      end
    end

  assign zin31 = (enb_1_8_1 == 1'b1 ? zout30_1 :
              Pipeline30_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : rd_101_process
      if (reset == 1'b1) begin
        for(rd_101_t_1 = 32'sd0; rd_101_t_1 <= 32'sd29; rd_101_t_1 = rd_101_t_1 + 32'sd1) begin
          rd_101_reg[rd_101_t_1] <= 5'b00000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(rd_101_t_0_1 = 32'sd0; rd_101_t_0_1 <= 32'sd29; rd_101_t_0_1 = rd_101_t_0_1 + 32'sd1) begin
            rd_101_reg[rd_101_t_0_1] <= rd_101_reg_next[rd_101_t_0_1];
          end
        end
      end
    end

  always @* begin
    ControlQC_3 = rd_101_reg[29];
    rd_101_reg_next[0] = ControlQC_2;

    for(rd_101_t_0_0 = 32'sd0; rd_101_t_0_0 <= 32'sd28; rd_101_t_0_0 = rd_101_t_0_0 + 32'sd1) begin
      rd_101_reg_next[rd_101_t_0_0 + 32'sd1] = rd_101_reg[rd_101_t_0_0];
    end

  end

  Quadrant_Correction_block u_QuadrantCorrection (.clk(clk),
                                                  .reset(reset),
                                                  .enb(enb),
                                                  .zin(zin31),  // sfix34_En33
                                                  .QA_Control(ControlQC_3),  // ufix5
                                                  .zout(zout_corrected)  // sfix34_En33
                                                  );

  assign zeroCA = 34'sh000000000;

  assign outSwitchAng = (reset_outval_1 == 1'b0 ? zout_corrected :
              zeroCA);

  always @(posedge clk or posedge reset)
    begin : rd_102_process
      if (reset == 1'b1) begin
        outSwitchAng_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          outSwitchAng_1 <= outSwitchAng;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Output_Register_bypass_process
      if (reset == 1'b1) begin
        Output_Register_bypass_reg <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Output_Register_bypass_reg <= outSwitchAng_1;
        end
      end
    end

  assign zout_corrected_1 = (enb_1_8_1 == 1'b1 ? outSwitchAng_1 :
              Output_Register_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : rd_103_process
      if (reset == 1'b1) begin
        angle <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_0) begin
          angle <= zout_corrected_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayValidOut_output_process
      if (reset == 1'b1) begin
        ValidOutDelayed_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          ValidOutDelayed_2 <= ValidOutDelayed;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_95_process
      if (reset == 1'b1) begin
        ValidOutDelayed_3 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          ValidOutDelayed_3 <= ValidOutDelayed_2;
        end
      end
    end

  assign validOut_1 = ValidOutDelayed_3;

  always @(posedge clk or posedge reset)
    begin : Delay28_output_process
      if (reset == 1'b1) begin
        Complex_to_Magnitude_Angle1_out2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Complex_to_Magnitude_Angle1_out2 <= validOut_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_96_process
      if (reset == 1'b1) begin
        Complex_to_Magnitude_Angle1_out2_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Complex_to_Magnitude_Angle1_out2_1 <= Complex_to_Magnitude_Angle1_out2;
        end
      end
    end

  assign Delay28_out1 = Complex_to_Magnitude_Angle1_out2_1;

  always @(posedge clk or posedge reset)
    begin : sample_FreqOff2_bypass_process
      if (reset == 1'b1) begin
        sample_FreqOff2_bypass_reg <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          sample_FreqOff2_bypass_reg <= Delay28_out1;
        end
      end
    end

  assign Delay28_out1_1 = (enb_1_8_1 == 1'b1 ? Delay28_out1 :
              sample_FreqOff2_bypass_reg);

  assign rstIn_1 = rstIn;

  always @(posedge clk or posedge reset)
    begin : sample_FreqOff1_bypass_process
      if (reset == 1'b1) begin
        sample_FreqOff1_bypass_reg <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          sample_FreqOff1_bypass_reg <= rstIn_1;
        end
      end
    end

  assign rstIn_2 = (enb_1_8_1 == 1'b1 ? rstIn_1 :
              sample_FreqOff1_bypass_reg);

  Sample_FreqOff u_sample_FreqOff (.clk(clk),
                                   .reset(reset),
                                   .enb_1_8_0(enb_1_8_0),
                                   .freqOffIn(angle),  // sfix34_En33
                                   .enb_1(Delay28_out1_1),
                                   .rst(rstIn_2),
                                   .freqOffOut(sample_FreqOff_out1)  // sfix34_En33
                                   );

  always @(posedge clk or posedge reset)
    begin : rd_104_process
      if (reset == 1'b1) begin
        sample_FreqOff_out1_1 <= 34'sh000000000;
      end
      else begin
        if (enb_1_8_0) begin
          sample_FreqOff_out1_1 <= sample_FreqOff_out1;
        end
      end
    end

  assign Delay11_out1 = sample_FreqOff_out1_1;

  always @(posedge clk or posedge reset)
    begin : rd_105_process
      if (reset == 1'b1) begin
        Delay11_out1_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          Delay11_out1_1 <= Delay11_out1;
        end
      end
    end

  assign Shift_Arithmetic_out1 = Delay11_out1_1 >>> 8'd7;

  assign Freq = Shift_Arithmetic_out1;

  always @(posedge clk or posedge reset)
    begin : Delay13_output_process
      if (reset == 1'b1) begin
        Delay28_out1_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay28_out1_2 <= Delay28_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_106_process
      if (reset == 1'b1) begin
        Delay28_out1_3 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay28_out1_3 <= Delay28_out1_2;
        end
      end
    end

  assign freqValidOut = Delay28_out1_3;

  assign dataIn_re_1 = dataIn_re;

  assign dataIn_im_1 = dataIn_im;

  always @(posedge clk or posedge reset)
    begin : rd_107_process
      if (reset == 1'b1) begin
        dataIn_re_2 <= 16'sb0000000000000000;
        dataIn_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          dataIn_re_2 <= dataIn_re_1;
          dataIn_im_2 <= dataIn_im_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay391_output_process
      if (reset == 1'b1) begin
        dataIn_re_3 <= 16'sb0000000000000000;
        dataIn_im_3 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          dataIn_re_3 <= dataIn_re_2;
          dataIn_im_3 <= dataIn_im_2;
        end
      end
    end

  assign mergedInput_1 = {dataIn_re_3, dataIn_im_3};

  // Input register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_reginc_1_process
      if (reset == 1'b1) begin
        mergedDelay_regin_1 <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          mergedDelay_regin_1 <= mergedInput_1;
        end
      end
    end

  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 156
  // Write address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_wr_1_process
      if (reset == 1'b1) begin
        mergedDelay_waddr_1 <= 8'b00000000;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_waddr_1 >= 8'b10011100) begin
            mergedDelay_waddr_1 <= 8'b00000000;
          end
          else begin
            mergedDelay_waddr_1 <= mergedDelay_waddr_1 + 8'b00000001;
          end
        end
      end
    end

  assign mergedDelay_wrenb_1 = 1'b1;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 156
  // Read address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_rd_1_process
      if (reset == 1'b1) begin
        mergedDelay_raddr_1 <= 8'b00000001;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_raddr_1 >= 8'b10011100) begin
            mergedDelay_raddr_1 <= 8'b00000000;
          end
          else begin
            mergedDelay_raddr_1 <= mergedDelay_raddr_1 + 8'b00000001;
          end
        end
      end
    end

  SimpleDualPortRAM_generic #(.AddrWidth(8),
                              .DataWidth(32)
                              )
                            u_ShiftRegisterRAM_1 (.clk(clk),
                                                  .enb_1_8_0(enb_1_8_0),
                                                  .wr_din(mergedDelay_regin_1),
                                                  .wr_addr(mergedDelay_waddr_1),
                                                  .wr_en(mergedDelay_wrenb_1),  // ufix1
                                                  .rd_addr(mergedDelay_raddr_1),
                                                  .dout(mergedDelay_regout_1)
                                                  );

  // Output register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_regoutc_1_process
      if (reset == 1'b1) begin
        mergedOutput_1 <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          mergedOutput_1 <= mergedDelay_regout_1;
        end
      end
    end

  assign slicedInput_1 = mergedOutput_1[31:16];

  assign realOutput = slicedInput_1;

  assign slicedInput_2 = mergedOutput_1[15:0];

  assign imagOutput = slicedInput_2;

  assign mergedInput_2 = {realOutput, imagOutput};

  // Input register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_reginc_2_process
      if (reset == 1'b1) begin
        mergedDelay_regin_2 <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          mergedDelay_regin_2 <= mergedInput_2;
        end
      end
    end

  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 61
  // Write address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_wr_2_process
      if (reset == 1'b1) begin
        mergedDelay_waddr_2 <= 6'b000000;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_waddr_2 >= 6'b111101) begin
            mergedDelay_waddr_2 <= 6'b000000;
          end
          else begin
            mergedDelay_waddr_2 <= mergedDelay_waddr_2 + 6'b000001;
          end
        end
      end
    end

  assign mergedDelay_wrenb_2 = 1'b1;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 61
  // Read address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_rd_2_process
      if (reset == 1'b1) begin
        mergedDelay_raddr_2 <= 6'b000001;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_raddr_2 >= 6'b111101) begin
            mergedDelay_raddr_2 <= 6'b000000;
          end
          else begin
            mergedDelay_raddr_2 <= mergedDelay_raddr_2 + 6'b000001;
          end
        end
      end
    end

  SimpleDualPortRAM_generic #(.AddrWidth(6),
                              .DataWidth(32)
                              )
                            u_ShiftRegisterRAM_2 (.clk(clk),
                                                  .enb_1_8_0(enb_1_8_0),
                                                  .wr_din(mergedDelay_regin_2),
                                                  .wr_addr(mergedDelay_waddr_2),
                                                  .wr_en(mergedDelay_wrenb_2),  // ufix1
                                                  .rd_addr(mergedDelay_raddr_2),
                                                  .dout(mergedDelay_regout_2)
                                                  );

  // Output register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_regoutc_2_process
      if (reset == 1'b1) begin
        mergedOutput_2 <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          mergedOutput_2 <= mergedDelay_regout_2;
        end
      end
    end

  assign slicedInput_3 = mergedOutput_2[31:16];

  assign realOutput_1 = slicedInput_3;

  assign slicedInput_4 = mergedOutput_2[15:0];

  assign imagOutput_1 = slicedInput_4;

  always @(posedge clk or posedge reset)
    begin : rd_108_process
      if (reset == 1'b1) begin
        for(rd_108_t_1 = 32'sd0; rd_108_t_1 <= 32'sd2; rd_108_t_1 = rd_108_t_1 + 32'sd1) begin
          rd_108_reg_re[rd_108_t_1] <= 16'sb0000000000000000;
          rd_108_reg_im[rd_108_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(rd_108_t_0_1 = 32'sd0; rd_108_t_0_1 <= 32'sd2; rd_108_t_0_1 = rd_108_t_0_1 + 32'sd1) begin
            rd_108_reg_re[rd_108_t_0_1] <= rd_108_reg_next_re[rd_108_t_0_1];
            rd_108_reg_im[rd_108_t_0_1] <= rd_108_reg_next_im[rd_108_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay14_out1_re = rd_108_reg_re[2];
    Delay14_out1_im = rd_108_reg_im[2];
    rd_108_reg_next_re[0] = realOutput_1;
    rd_108_reg_next_im[0] = imagOutput_1;

    for(rd_108_t_0_0 = 32'sd0; rd_108_t_0_0 <= 32'sd1; rd_108_t_0_0 = rd_108_t_0_0 + 32'sd1) begin
      rd_108_reg_next_re[rd_108_t_0_0 + 32'sd1] = rd_108_reg_re[rd_108_t_0_0];
      rd_108_reg_next_im[rd_108_t_0_0 + 32'sd1] = rd_108_reg_im[rd_108_t_0_0];
    end

  end

  assign Delay34_out1_re = Delay14_out1_re;

  assign Delay34_out1_im = Delay14_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay7_output_process
      if (reset == 1'b1) begin
        Delay34_out1_re_1 <= 16'sb0000000000000000;
        Delay34_out1_im_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay34_out1_re_1 <= Delay34_out1_re;
          Delay34_out1_im_1 <= Delay34_out1_im;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_109_process
      if (reset == 1'b1) begin
        for(rd_109_t_1 = 32'sd0; rd_109_t_1 <= 32'sd86; rd_109_t_1 = rd_109_t_1 + 32'sd1) begin
          rd_109_reg_re[rd_109_t_1] <= 16'sb0000000000000000;
          rd_109_reg_im[rd_109_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(rd_109_t_0_1 = 32'sd0; rd_109_t_0_1 <= 32'sd86; rd_109_t_0_1 = rd_109_t_0_1 + 32'sd1) begin
            rd_109_reg_re[rd_109_t_0_1] <= rd_109_reg_next_re[rd_109_t_0_1];
            rd_109_reg_im[rd_109_t_0_1] <= rd_109_reg_next_im[rd_109_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay34_out1_re_2 = rd_109_reg_re[86];
    Delay34_out1_im_2 = rd_109_reg_im[86];
    rd_109_reg_next_re[0] = Delay34_out1_re_1;
    rd_109_reg_next_im[0] = Delay34_out1_im_1;

    for(rd_109_t_0_0 = 32'sd0; rd_109_t_0_0 <= 32'sd85; rd_109_t_0_0 = rd_109_t_0_0 + 32'sd1) begin
      rd_109_reg_next_re[rd_109_t_0_0 + 32'sd1] = rd_109_reg_re[rd_109_t_0_0];
      rd_109_reg_next_im[rd_109_t_0_0 + 32'sd1] = rd_109_reg_im[rd_109_t_0_0];
    end

  end

  assign Delay7_out1_re = Delay34_out1_re_2;

  assign Delay7_out1_im = Delay34_out1_im_2;

  always @(posedge clk or posedge reset)
    begin : Delay4_output_process
      if (reset == 1'b1) begin
        Delay7_out1_re_1 <= 16'sb0000000000000000;
        Delay7_out1_im_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay7_out1_re_1 <= Delay7_out1_re;
          Delay7_out1_im_1 <= Delay7_out1_im;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_110_process
      if (reset == 1'b1) begin
        for(rd_110_t_1 = 32'sd0; rd_110_t_1 <= 32'sd34; rd_110_t_1 = rd_110_t_1 + 32'sd1) begin
          rd_110_reg_re[rd_110_t_1] <= 16'sb0000000000000000;
          rd_110_reg_im[rd_110_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(rd_110_t_0_1 = 32'sd0; rd_110_t_0_1 <= 32'sd34; rd_110_t_0_1 = rd_110_t_0_1 + 32'sd1) begin
            rd_110_reg_re[rd_110_t_0_1] <= rd_110_reg_next_re[rd_110_t_0_1];
            rd_110_reg_im[rd_110_t_0_1] <= rd_110_reg_next_im[rd_110_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay7_out1_re_2 = rd_110_reg_re[34];
    Delay7_out1_im_2 = rd_110_reg_im[34];
    rd_110_reg_next_re[0] = Delay7_out1_re_1;
    rd_110_reg_next_im[0] = Delay7_out1_im_1;

    for(rd_110_t_0_0 = 32'sd0; rd_110_t_0_0 <= 32'sd33; rd_110_t_0_0 = rd_110_t_0_0 + 32'sd1) begin
      rd_110_reg_next_re[rd_110_t_0_0 + 32'sd1] = rd_110_reg_re[rd_110_t_0_0];
      rd_110_reg_next_im[rd_110_t_0_0 + 32'sd1] = rd_110_reg_im[rd_110_t_0_0];
    end

  end

  assign Delay4_out1_re = Delay7_out1_re_2;

  assign Delay4_out1_im = Delay7_out1_im_2;

  always @(posedge clk or posedge reset)
    begin : Delay29_output_process
      if (reset == 1'b1) begin
        Delay4_out1_re_1 <= 16'sb0000000000000000;
        Delay4_out1_im_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay4_out1_re_1 <= Delay4_out1_re;
          Delay4_out1_im_1 <= Delay4_out1_im;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_111_process
      if (reset == 1'b1) begin
        Delay4_out1_re_2 <= 16'sb0000000000000000;
        Delay4_out1_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          Delay4_out1_re_2 <= Delay4_out1_re_1;
          Delay4_out1_im_2 <= Delay4_out1_im_1;
        end
      end
    end

  assign Delay29_out1_re = Delay4_out1_re_2;

  assign Delay29_out1_im = Delay4_out1_im_2;

  always @(posedge clk or posedge reset)
    begin : Delay17_output_process
      if (reset == 1'b1) begin
        Delay29_out1_re_1 <= 16'sb0000000000000000;
        Delay29_out1_im_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay29_out1_re_1 <= Delay29_out1_re;
          Delay29_out1_im_1 <= Delay29_out1_im;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_112_process
      if (reset == 1'b1) begin
        Delay29_out1_re_2 <= 16'sb0000000000000000;
        Delay29_out1_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          Delay29_out1_re_2 <= Delay29_out1_re_1;
          Delay29_out1_im_2 <= Delay29_out1_im_1;
        end
      end
    end

  assign dataOut_re = Delay29_out1_re_2;

  assign dataOut_im = Delay29_out1_im_2;

  assign slicedInput_5 = mergedOutput[0];

  assign Delay37_out1 = slicedInput_5;

  always @(posedge clk)
    begin : Delay10_process
      if (enb_1_8_0) begin
        Delay10_reg[0] <= Delay37_out1;
        Delay10_reg[32'sd63:32'sd1] <= Delay10_reg[32'sd62:32'sd0];
      end
    end

  assign Delay10_out1 = Delay10_reg[63];

  always @(posedge clk or posedge reset)
    begin : rd_114_process
      if (reset == 1'b1) begin
        rd_114_reg <= {3{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_114_reg[0] <= Delay10_out1;
          rd_114_reg[32'sd2:32'sd1] <= rd_114_reg[32'sd1:32'sd0];
        end
      end
    end

  assign Delay10_out1_1 = rd_114_reg[2];

  assign Delay35_out1 = Delay10_out1_1;

  always @(posedge clk or posedge reset)
    begin : Delay9_output_process
      if (reset == 1'b1) begin
        Delay35_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay35_out1_1 <= Delay35_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_115_process
      if (reset == 1'b1) begin
        rd_115_reg <= {87{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_115_reg[0] <= Delay35_out1_1;
          rd_115_reg[32'sd86:32'sd1] <= rd_115_reg[32'sd85:32'sd0];
        end
      end
    end

  assign Delay35_out1_2 = rd_115_reg[86];

  assign Delay9_out1 = Delay35_out1_2;

  always @(posedge clk or posedge reset)
    begin : Delay5_output_process
      if (reset == 1'b1) begin
        Delay9_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay9_out1_1 <= Delay9_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_116_process
      if (reset == 1'b1) begin
        rd_116_reg <= {35{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_116_reg[0] <= Delay9_out1_1;
          rd_116_reg[32'sd34:32'sd1] <= rd_116_reg[32'sd33:32'sd0];
        end
      end
    end

  assign Delay9_out1_2 = rd_116_reg[34];

  assign Delay5_out1 = Delay9_out1_2;

  always @(posedge clk or posedge reset)
    begin : Delay30_output_process
      if (reset == 1'b1) begin
        Delay5_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay5_out1_1 <= Delay5_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_117_process
      if (reset == 1'b1) begin
        Delay5_out1_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay5_out1_2 <= Delay5_out1_1;
        end
      end
    end

  assign Delay30_out1 = Delay5_out1_2;

  always @(posedge clk or posedge reset)
    begin : Delay16_output_process
      if (reset == 1'b1) begin
        Delay30_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay30_out1_1 <= Delay30_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_118_process
      if (reset == 1'b1) begin
        Delay30_out1_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay30_out1_2 <= Delay30_out1_1;
        end
      end
    end

  assign validOut = Delay30_out1_2;

  assign Delay33_out1 = Delay8_out1_1;

  always @(posedge clk or posedge reset)
    begin : Delay23_output_process
      if (reset == 1'b1) begin
        Delay33_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay33_out1_1 <= Delay33_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_119_process
      if (reset == 1'b1) begin
        rd_119_reg <= {87{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_119_reg[0] <= Delay33_out1_1;
          rd_119_reg[32'sd86:32'sd1] <= rd_119_reg[32'sd85:32'sd0];
        end
      end
    end

  assign Delay33_out1_2 = rd_119_reg[86];

  assign Delay23_out1 = Delay33_out1_2;

  always @(posedge clk or posedge reset)
    begin : Delay22_output_process
      if (reset == 1'b1) begin
        Delay23_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay23_out1_1 <= Delay23_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_120_process
      if (reset == 1'b1) begin
        rd_120_reg <= {35{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          rd_120_reg[0] <= Delay23_out1_1;
          rd_120_reg[32'sd34:32'sd1] <= rd_120_reg[32'sd33:32'sd0];
        end
      end
    end

  assign Delay23_out1_2 = rd_120_reg[34];

  assign Delay22_out1 = Delay23_out1_2;

  always @(posedge clk or posedge reset)
    begin : Delay31_output_process
      if (reset == 1'b1) begin
        Delay22_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay22_out1_1 <= Delay22_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_121_process
      if (reset == 1'b1) begin
        Delay22_out1_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay22_out1_2 <= Delay22_out1_1;
        end
      end
    end

  assign Delay31_out1 = Delay22_out1_2;

  always @(posedge clk or posedge reset)
    begin : Delay21_output_process
      if (reset == 1'b1) begin
        Delay31_out1_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay31_out1_1 <= Delay31_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_122_process
      if (reset == 1'b1) begin
        Delay31_out1_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay31_out1_2 <= Delay31_out1_1;
        end
      end
    end

  assign lstfStart = Delay31_out1_2;

endmodule  // Fine_CFO_Estimation

