// Seed: 1588343437
module module_0;
  wire id_1;
  tri  id_2 = "" == id_2++;
endmodule
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    output wire id_8
);
  assign module_1[1'b0] = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  output reg id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  for (id_12 = id_9; id_9; id_4#(.id_6(1'b0)) = id_7) wire id_13, id_14;
endmodule
