<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_9AFFC432-B587-4457-9875-8450E1F8D8AF"><title>PCIe Gen5 Device Down Topology</title><body><section id="SECTION_5F4B6FB6-E086-4EDD-BBE8-F987C14F09AA"><fig id="FIG_pcie_gen5_device_down_topology_diagram_1"><title>PCIe Gen5 Device Down Topology Diagram</title><image href="FIG_pcie gen5 device down topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen5_device_down_topology_diagram_1_png" /></fig><table id="TABLE_5F4B6FB6-E086-4EDD-BBE8-F987C14F09AA_1"><title>PCIe Gen5 Device Down Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Device</p></entry><entry><p>PCIe Gen5 Spec compliant device.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Refer to Base Spec</p></entry></row><row><entry><p>Maximum via stub length</p></entry><entry><p>250 um</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_5F4B6FB6-E086-4EDD-BBE8-F987C14F09AA_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>PCIe Gen5</p></entry></row></tbody></tgroup></table></section><section id="SECTION_9ADAC6AC-F518-4FED-A0C1-044D57E12E89"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_9ADAC6AC-F518-4FED-A0C1-044D57E12E89_1"><title>PCIe Gen5 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>13</p></entry><entry><p /></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>152</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>13</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 152</p></section></body></topic>