// Seed: 1646031820
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_3 = 1 == 1;
  supply0 id_4;
  assign module_1.id_0 = 0;
  wire id_5;
  wire id_6;
  assign id_1 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    output tri1 id_13,
    input tri1 id_14,
    input wand id_15
);
  logic [7:0] id_17;
  wire id_18;
  assign id_17[1-1 : 1] = id_9;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
