INFO-FLOW: Workspace H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Mon Oct 02 16:33:33 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.62 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.766 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.956 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 92.047 MB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.644 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.263 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.53 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.285 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.276 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.503 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.256 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.397 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.319 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/util.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/util.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/util.cpp -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.346 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp std=gnu++14 -target fpga  -directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.345 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.clang-tidy.loop-label.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.661 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.clang.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 15.536 seconds; current allocated memory: 93.660 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc" "H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/util.g.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.156 sec.
Execute       run_link_or_opt -opt -out H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.144 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.778 sec.
Execute       run_link_or_opt -opt -out H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.022 sec.
Execute       run_link_or_opt -out H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.137 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_21_2' (src/conv1.cpp:21:21) in function 'conv1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_2' (src/conv1.cpp:21:21) in function 'conv1' completely with a factor of 3 (src/conv1.cpp:13:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_23_3' (src/conv1.cpp:23:19) in function 'conv1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_3' (src/conv1.cpp:23:19) in function 'conv1' completely with a factor of 3 (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' into 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' into 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.698 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 93.660 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 93.660 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.242 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.113 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 93.660 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.351 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 93.660 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.992 sec.
Command     elaborate done; 30.411 sec.
Execute     ap_eval exec zip -j H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.276 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model conv1 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1 srcnn
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: conv1 srcnn
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: conv1 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.575 seconds; current allocated memory: 93.660 MB.
Execute       syn_report -verbosereport -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.776 sec.
Execute       db_write -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.sched.adb -f 
Command       db_write done; 1.113 sec.
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.869 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.768 seconds; current allocated memory: 93.660 MB.
Execute       syn_report -verbosereport -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.723 sec.
Execute       db_write -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bind.adb -f 
Command       db_write done; 1.6 sec.
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.883 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.256 seconds; current allocated memory: 93.660 MB.
Execute       syn_report -verbosereport -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.427 sec.
Execute       db_write -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
Command       db_write done; 0.246 sec.
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.233 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.919 seconds; current allocated memory: 93.660 MB.
Execute       syn_report -verbosereport -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.465 sec.
Execute       db_write -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
Command       db_write done; 0.398 sec.
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: conv1 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
Command       create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.152 seconds; current allocated memory: 93.660 MB.
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1 
Command       gen_rtl done; 0.329 sec.
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1 
Command       gen_rtl done; 0.136 sec.
Execute       syn_report -csynth -model conv1 -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.408 sec.
Execute       syn_report -rtlxml -model conv1 -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1 -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 2.228 sec.
Execute       db_write -model conv1 -f -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 1.896 sec.
Execute       db_write -model conv1 -bindview -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_output_ftmap_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_output_ftmap_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 5.699 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 13.355 seconds; current allocated memory: 93.660 MB.
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn 
Command       gen_rtl done; 0.187 sec.
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.808 sec.
Execute       db_write -model srcnn -f -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Command       db_write done; 0.482 sec.
Execute       db_write -model srcnn -bindview -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 0.368 sec.
Execute       syn_report -csynthDesign -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: conv1 srcnn
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_conv1_output_ftmap_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_output_ftmap_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_output_ftmap_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_output_ftmap_RAM_AUTO_1R1W
INFO-FLOW: Append model conv1
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_conv1_output_ftmap_RAM_AUTO_1R1W srcnn_conv2_output_ftmap_RAM_AUTO_1R1W conv1 srcnn
INFO-FLOW: Generating H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_conv1_output_ftmap_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_output_ftmap_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_conv1_output_ftmap_RAM_AUTO_1R1W
srcnn_conv2_output_ftmap_RAM_AUTO_1R1W
conv1
srcnn
' expOnly='0'
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.617 seconds; current allocated memory: 93.660 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_conv1_output_ftmap_RAM_AUTO_1R1W
srcnn_conv2_output_ftmap_RAM_AUTO_1R1W
conv1
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source H:/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn conv1 grp_conv1_fu_353} INST2MODULE {srcnn srcnn grp_conv1_fu_353 conv1} INSTDATA {srcnn {DEPTH 1 CHILDREN grp_conv1_fu_353} grp_conv1_fu_353 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_1146_p2 SOURCE src/conv1.cpp:27 VARIABLE empty LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1168_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_1180_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_1199_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_28 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_30_fu_1220_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_30 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_1236_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_1250_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_31 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_1270_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_4_fu_1280_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_4 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_5_fu_1301_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_5 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_1313_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1319_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_1329_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_32 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_fu_1362_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_9_fu_1372_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_9 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1388_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1394_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_1404_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_10_fu_1429_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_10 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_85_fu_1528_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_85 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1550_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_1562_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_1581_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_87 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_89_fu_1602_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_89 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_1618_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_1638_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_1644_p2 SOURCE src/conv1.cpp:31 VARIABLE empty_90 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_1654_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_91 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_7_fu_1668_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_7 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_8_fu_1689_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_8 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_1701_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_2 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_1707_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp23 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_1717_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_92 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_1_fu_1750_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_1 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_14_fu_1760_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_14 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_1780_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_1786_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_3_fu_1796_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_3 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_15_fu_1805_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_15 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_93_fu_1904_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_93 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_1926_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_2 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_1938_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_2 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_1957_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_95 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_97_fu_1978_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_97 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_1994_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_3 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_2018_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_2 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_2024_p2 SOURCE src/conv1.cpp:31 VARIABLE empty_98 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_2034_p2 SOURCE src/conv1.cpp:40 VARIABLE empty_99 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_12_fu_2048_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_12 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_13_fu_2069_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_13 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_3_fu_2081_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_3 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp26_fu_2087_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp26 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_2097_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_100 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_2_fu_2130_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_2 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_19_fu_2140_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_19 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_2160_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_2 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_4_fu_2166_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_4 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_5_fu_2176_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_5 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_20_fu_2199_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_20 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_33_fu_2298_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_33 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_3_fu_2316_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_3 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_2328_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_3 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_4_fu_2353_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_4 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_2359_p2 SOURCE src/conv1.cpp:30 VARIABLE empty_35 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_2369_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_36 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_38_fu_2390_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_38 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_2404_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_39 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_2424_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_3 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_17_fu_2434_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_17 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_18_fu_2455_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_18 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_4_fu_2471_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_4 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_2477_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp4 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_2487_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_40 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_3_fu_2504_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_3 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_24_fu_2514_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_24 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_3_fu_2530_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_3 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_6_fu_2536_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_6 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_7_fu_2546_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_7 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_25_fu_2571_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_25 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_67_fu_2670_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_67 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_6_fu_2688_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_6 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_4_fu_2700_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_4 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_2725_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_5 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_2731_p2 SOURCE src/conv1.cpp:30 VARIABLE empty_69 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_2741_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_70 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_72_fu_2762_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_72 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_4_fu_2782_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_4 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_2788_p2 SOURCE src/conv1.cpp:31 VARIABLE empty_73 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_2798_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_74 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_22_fu_2812_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_22 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_23_fu_2833_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_23 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_5_fu_2849_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_5 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_2855_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp18 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_2865_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_75 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_4_fu_2882_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_4 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_29_fu_2892_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_29 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_4_fu_2912_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_4 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_8_fu_2918_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_8 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_9_fu_2928_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_9 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_30_fu_2937_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_30 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_76_fu_3036_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_76 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_11_fu_3054_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_11 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_5_fu_3066_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_5 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_6_fu_3091_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_6 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_3097_p2 SOURCE src/conv1.cpp:30 VARIABLE empty_78 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_3107_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_79 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_81_fu_3128_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_81 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_3152_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_5 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_3158_p2 SOURCE src/conv1.cpp:31 VARIABLE empty_82 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_3168_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_83 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_27_fu_3182_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_27 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_28_fu_3203_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_28 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_6_fu_3219_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_6 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_3225_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp20 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_3235_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_84 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_5_fu_3252_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_5 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_33_fu_3262_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_33 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_5_fu_3282_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_5 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_10_fu_3288_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_10 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_11_fu_3298_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_11 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_34_fu_3321_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_34 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_41_fu_3420_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_41 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_16_fu_3438_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_16 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_6_fu_3450_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_6 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_3479_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_7 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_3485_p2 SOURCE src/conv1.cpp:30 VARIABLE empty_43 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_3495_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_44 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_46_fu_3516_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_46 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_3530_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_47 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_3550_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_6 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_31_fu_3560_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_31 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_32_fu_3581_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_32 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_7_fu_3597_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_7 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7_fu_3603_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp7 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_3613_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_48 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_3624_p2 SOURCE src/util.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_6_fu_3649_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_6 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_37_fu_3659_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_37 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_6_fu_3675_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_6 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_12_fu_3681_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_12 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_13_fu_3691_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_13 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_38_fu_3716_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_38 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_49_fu_3815_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_49 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_21_fu_3833_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_21 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_7_fu_3845_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_7 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_8_fu_3874_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_8 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_3880_p2 SOURCE src/conv1.cpp:30 VARIABLE empty_51 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_3890_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_52 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_54_fu_3911_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_54 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_3931_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_7 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_3937_p2 SOURCE src/conv1.cpp:31 VARIABLE empty_55 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_3947_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_56 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_35_fu_3961_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_35 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_36_fu_3982_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_36 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_8_fu_3998_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_8 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11_fu_4004_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp11 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_4014_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_57 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_4025_p2 SOURCE src/util.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_7_fu_4050_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_7 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_41_fu_4060_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_41 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_7_fu_4080_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_7 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_14_fu_4086_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_14 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_15_fu_4096_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_15 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_42_fu_4105_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_42 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_58_fu_4204_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_58 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_26_fu_4222_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_26 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_8_fu_4234_p2 SOURCE src/conv1.cpp:27 VARIABLE add_ln27_8 LOOP VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_9_fu_4258_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30_9 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_4264_p2 SOURCE src/conv1.cpp:30 VARIABLE empty_60 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_4274_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_61 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_63_fu_4295_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_63 LOOP VITIS_LOOP_30_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_8_fu_4319_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31_8 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_4325_p2 SOURCE src/conv1.cpp:31 VARIABLE empty_64 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_4335_p2 SOURCE src/conv1.cpp:27 VARIABLE empty_65 LOOP VITIS_LOOP_31_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_39_fu_4349_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_39 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_40_fu_4370_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_40 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_9_fu_4386_p2 SOURCE src/conv1.cpp:33 VARIABLE add_ln33_9 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp14_fu_4392_p2 SOURCE src/conv1.cpp:33 VARIABLE tmp14 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_4402_p2 SOURCE src/conv1.cpp:33 VARIABLE empty_66 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_4413_p2 SOURCE src/util.cpp:84 VARIABLE add_ln84_2 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_8_fu_4438_p2 SOURCE src/conv1.cpp:40 VARIABLE sub_ln40_8 LOOP VITIS_LOOP_33_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_43_fu_4448_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_43 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_8_fu_4468_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34_8 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_16_fu_4474_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_16 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_17_fu_4484_p2 SOURCE src/conv1.cpp:38 VARIABLE add_ln38_17 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_44_fu_4507_p2 SOURCE src/conv1.cpp:40 VARIABLE add_ln40_44 LOOP VITIS_LOOP_34_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_437_p2 SOURCE src/conv2.cpp:17 VARIABLE empty LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_461_p2 SOURCE src/conv2.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_20_fu_488_p2 SOURCE src/conv2.cpp:34 VARIABLE empty_20 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_22_fu_509_p2 SOURCE src/conv2.cpp:34 VARIABLE empty_22 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_521_p2 SOURCE src/conv2.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_539_p2 SOURCE src/conv2.cpp:34 VARIABLE empty_23 LOOP VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_555_p2 SOURCE src/conv2.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln34_1_fu_581_p2 SOURCE src/conv2.cpp:34 VARIABLE sub_ln34_1 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_591_p2 SOURCE src/conv2.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_3_fu_628_p2 SOURCE src/conv2.cpp:34 VARIABLE add_ln34_3 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_644_p2 SOURCE src/conv2.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE src/conv2.cpp:34 VARIABLE mul_i LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U8 SOURCE src/conv2.cpp:34 VARIABLE add42_i LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U8 SOURCE src/conv2.cpp:40 VARIABLE add57_i LOOP VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln34_fu_720_p2 SOURCE src/conv3.cpp:34 VARIABLE sub_ln34 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_736_p2 SOURCE src/conv3.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_746_p2 SOURCE src/conv3.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_766_p2 SOURCE src/conv3.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_790_p2 SOURCE src/conv3.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_796_p2 SOURCE src/conv3.cpp:25 VARIABLE tmp LOOP VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_806_p2 SOURCE src/conv3.cpp:25 VARIABLE empty_25 LOOP VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_869_p2 SOURCE src/conv3.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_875_p2 SOURCE src/conv3.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_26_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_885_p2 SOURCE src/conv3.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_26_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln34_3_fu_958_p2 SOURCE src/conv3.cpp:34 VARIABLE sub_ln34_3 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_4_fu_968_p2 SOURCE src/conv3.cpp:34 VARIABLE add_ln34_4 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_1066_p2 SOURCE src/conv3.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE src/conv3.cpp:34 VARIABLE mul_i1 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U8 SOURCE src/conv3.cpp:34 VARIABLE add42_i1 LOOP VITIS_LOOP_33_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U8 SOURCE src/conv3.cpp:40 VARIABLE add57_i1 LOOP VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_output_ftmap_U SOURCE {} VARIABLE conv1_output_ftmap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7374 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv2_output_ftmap_U SOURCE {} VARIABLE conv2_output_ftmap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3690 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 5 BRAM 11064 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.711 seconds; current allocated memory: 93.660 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
Command     autosyn done; 33.194 sec.
Command   csynth_design done; 64.058 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 5 seconds. Elapsed time: 64.058 seconds; current allocated memory: 1.824 MB.
Command ap_source done; 65.45 sec.
Execute cleanup_all 
