Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 04 13:48:46 2018
| Host         : Altium-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_up_timing_summary_routed.rpt -rpx test_up_timing_summary_routed.rpx
| Design       : test_up
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: div/temp200_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: div/temp_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.380        0.000                      0                  106        0.251        0.000                      0                  106        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.380        0.000                      0                  106        0.251        0.000                      0                  106        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.704ns (17.042%)  route 3.427ns (82.958%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.316     9.276    div/clear
    SLICE_X0Y22          FDRE                                         r  div/compteur_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.505    14.846    div/clock
    SLICE_X0Y22          FDRE                                         r  div/compteur_reg[24]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    div/compteur_reg[24]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.704ns (17.042%)  route 3.427ns (82.958%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.316     9.276    div/clear
    SLICE_X0Y22          FDRE                                         r  div/compteur_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.505    14.846    div/clock
    SLICE_X0Y22          FDRE                                         r  div/compteur_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    div/compteur_reg[25]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.704ns (17.633%)  route 3.289ns (82.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.178     9.138    div/clear
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[20]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.681    div/compteur_reg[20]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.704ns (17.633%)  route 3.289ns (82.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.178     9.138    div/clear
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[21]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.681    div/compteur_reg[21]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.704ns (17.633%)  route 3.289ns (82.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.178     9.138    div/clear
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[22]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.681    div/compteur_reg[22]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.704ns (17.633%)  route 3.289ns (82.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.178     9.138    div/clear
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.681    div/compteur_reg[23]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.313%)  route 3.140ns (81.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.029     8.990    div/clear
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    14.849    div/clock
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    div/compteur_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.313%)  route 3.140ns (81.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.029     8.990    div/clear
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    14.849    div/clock
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    div/compteur_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.313%)  route 3.140ns (81.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.029     8.990    div/clear
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    14.849    div/clock
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    div/compteur_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 div/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.313%)  route 3.140ns (81.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div/compteur_reg[23]/Q
                         net (fo=2, routed)           1.258     6.859    div/compteur_reg[23]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  div/compteur[0]_i_4/O
                         net (fo=2, routed)           0.853     7.836    div/compteur[0]_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  div/compteur[0]_i_1/O
                         net (fo=26, routed)          1.029     8.990    div/clear
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    14.849    div/clock
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    div/compteur_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 div/compteur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (65.028%)  route 0.124ns (34.972%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.590     1.473    div/clock
    SLICE_X0Y16          FDRE                                         r  div/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  div/compteur_reg[1]/Q
                         net (fo=3, routed)           0.073     1.687    div/compteur_reg[1]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.732 r  div/temp_i_2/O
                         net (fo=1, routed)           0.051     1.783    div/temp_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  div/temp_i_1/O
                         net (fo=1, routed)           0.000     1.828    div/temp_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  div/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.986    div/clock
    SLICE_X1Y16          FDRE                                         r  div/temp_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    div/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/temp200_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/temp200_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    div/clock
    SLICE_X65Y26         FDRE                                         r  div/temp200_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  div/temp200_reg/Q
                         net (fo=5, routed)           0.168     1.775    div/CLK
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  div/temp200_i_1/O
                         net (fo=1, routed)           0.000     1.820    div/temp200_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  div/temp200_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.978    div/clock
    SLICE_X65Y26         FDRE                                         r  div/temp200_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.557    div/temp200_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/compteur200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    div/clock
    SLICE_X64Y26         FDRE                                         r  div/compteur200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  div/compteur200_reg[6]/Q
                         net (fo=2, routed)           0.125     1.756    div/compteur200_reg[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  div/compteur200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    div/compteur200_reg[4]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  div/compteur200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.978    div/clock
    SLICE_X64Y26         FDRE                                         r  div/compteur200_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    div/compteur200_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/compteur200_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur200_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    div/clock
    SLICE_X64Y29         FDRE                                         r  div/compteur200_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  div/compteur200_reg[18]/Q
                         net (fo=2, routed)           0.125     1.759    div/compteur200_reg[18]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  div/compteur200_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    div/compteur200_reg[16]_i_1_n_5
    SLICE_X64Y29         FDRE                                         r  div/compteur200_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    div/clock
    SLICE_X64Y29         FDRE                                         r  div/compteur200_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    div/compteur200_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div/compteur200_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur200_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    div/clock
    SLICE_X64Y30         FDRE                                         r  div/compteur200_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  div/compteur200_reg[22]/Q
                         net (fo=2, routed)           0.126     1.760    div/compteur200_reg[22]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  div/compteur200_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    div/compteur200_reg[20]_i_1_n_5
    SLICE_X64Y30         FDRE                                         r  div/compteur200_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    div/clock
    SLICE_X64Y30         FDRE                                         r  div/compteur200_reg[22]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    div/compteur200_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/compteur200_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur200_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    div/clock
    SLICE_X64Y28         FDRE                                         r  div/compteur200_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  div/compteur200_reg[14]/Q
                         net (fo=2, routed)           0.127     1.759    div/compteur200_reg[14]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  div/compteur200_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    div/compteur200_reg[12]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  div/compteur200_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    div/clock
    SLICE_X64Y28         FDRE                                         r  div/compteur200_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    div/compteur200_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div/compteur_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.471    div/clock
    SLICE_X0Y18          FDRE                                         r  div/compteur_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  div/compteur_reg[10]/Q
                         net (fo=2, routed)           0.133     1.745    div/compteur_reg[10]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  div/compteur_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    div/compteur_reg[8]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  div/compteur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.857     1.984    div/clock
    SLICE_X0Y18          FDRE                                         r  div/compteur_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    div/compteur_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div/compteur_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  div/compteur_reg[22]/Q
                         net (fo=2, routed)           0.133     1.742    div/compteur_reg[22]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  div/compteur_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    div/compteur_reg[20]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    div/clock
    SLICE_X0Y21          FDRE                                         r  div/compteur_reg[22]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    div/compteur_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div/compteur_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    div/clock
    SLICE_X0Y17          FDRE                                         r  div/compteur_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div/compteur_reg[6]/Q
                         net (fo=2, routed)           0.133     1.746    div/compteur_reg[6]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  div/compteur_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    div/compteur_reg[4]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  div/compteur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     1.985    div/clock
    SLICE_X0Y17          FDRE                                         r  div/compteur_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    div/compteur_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div/compteur_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/compteur_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    div/clock
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  div/compteur_reg[18]/Q
                         net (fo=2, routed)           0.133     1.743    div/compteur_reg[18]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  div/compteur_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    div/compteur_reg[16]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    div/clock
    SLICE_X0Y20          FDRE                                         r  div/compteur_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    div/compteur_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   div/compteur200_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   div/compteur200_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   div/compteur200_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   div/compteur200_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   div/compteur200_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   div/compteur200_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   div/compteur200_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   div/compteur200_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   div/compteur200_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   div/compteur200_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   div/compteur200_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   div/compteur200_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   div/compteur200_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   div/compteur200_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   div/compteur200_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   div/compteur200_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   div/compteur200_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   div/compteur200_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   div/compteur200_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   div/compteur200_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   div/compteur200_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   div/compteur200_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   div/compteur200_reg[7]/C



