// Seed: 1373916603
module module_0;
  assign id_1 = 1;
  module_2();
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output logic id_2,
    input logic id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    input supply1 id_9
);
  always @(1) id_2 <= id_3;
  module_0();
endmodule
module module_2;
  tri1 id_2 = 1;
endmodule
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input logic id_4
    , id_12,
    input supply1 id_5,
    input supply0 id_6,
    output logic id_7,
    input wor id_8,
    output supply0 module_3,
    output wor id_10
);
  initial begin
    id_7 <= id_4;
  end
  module_2();
endmodule
