#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Nov 25 03:03:00 2020
# Process ID: 3164
# Current directory: C:/Users/csce/Desktop/omar/MS4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12076 C:\Users\csce\Desktop\omar\MS4\MS4.xpr
# Log file: C:/Users/csce/Desktop/omar/MS4/vivado.log
# Journal file: C:/Users/csce/Desktop/omar/MS4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/csce/Desktop/omar/MS4/MS4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:61]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 120 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:112]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 32 for port a [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:136]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:232]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port out [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:233]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:279]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port out [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:280]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=120)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=251)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=175)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 25 03:03:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/csce/Desktop/omar/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/csce/Desktop/omar/MS4/RISCVHandler_tb_behav.wcfg
WARNING: Simulation object /RISCVHandler_tb/test/Register_File/actregs was not found in the design.
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 868.402 ; gain = 1.566
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:61]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 120 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:112]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 32 for port a [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:136]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:232]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port out [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:233]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:279]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port out [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:280]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=120)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=251)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=175)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 884.020 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/csce/Desktop/omar/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:61]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 120 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:112]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 32 for port a [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:136]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:232]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port out [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:233]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port D [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:279]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port out [C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:280]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/csce/Desktop/omar/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=120)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=251)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=175)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 25 04:01:54 2020...
