

================================================================
== Vivado HLS Report for 'Stage_8_32D'
================================================================
* Date:           Tue Aug 29 16:06:00 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Efficient_Parallel_Correlator_HLS
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  577|  577|  577|  577|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Stage_8_32D_N_DFF_LOOP   |  576|  576|        72|          -|          -|     8|    no    |
        | + Shift_Accum_32D_N_Loop  |   64|   64|         2|          -|          -|    32|    no    |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      49|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     227|     214|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     140|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      2|     367|     323|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Efficient_Cor_fsubkb_x_U14  |Efficient_Cor_fsubkb  |        0|      2|  227|  214|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      2|  227|  214|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |dff_32D_U  |Stage_8_32D_dff_32D  |        1|  0|   0|   256|   32|     1|         8192|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                     |        1|  0|   0|   256|   32|     1|         8192|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_136_p2        |     +    |      0|  0|   6|           6|           2|
    |i_3_fu_186_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_15_fu_196_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_17_fu_224_p2     |     +    |      0|  0|  10|          10|          10|
    |exitcond1_fu_180_p2  |   icmp   |      0|  0|   2|           4|           5|
    |tmp_1_fu_214_p2      |   icmp   |      0|  0|   3|           6|           1|
    |tmp_13_fu_165_p2     |    or    |      0|  0|  14|           9|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  49|          49|          34|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   4|         11|    1|         11|
    |dff_32D_address0  |   8|          5|    8|         40|
    |dff_32D_d0        |  32|          3|   32|         96|
    |grp_fu_136_p0     |   6|          3|    6|         18|
    |i_reg_109         |   4|          2|    4|          8|
    |k_reg_120         |   6|          2|    6|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  60|         26|   57|        185|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |buf_b_load_reg_273      |  32|   0|   32|          0|
    |dff_32D_addr_1_reg_250  |   3|   0|    8|          5|
    |dff_32D_addr_3_reg_284  |   8|   0|    8|          0|
    |dff_32D_load_reg_268    |  32|   0|   32|          0|
    |i_3_reg_258             |   4|   0|    4|          0|
    |i_cast1_reg_234         |   4|   0|   32|         28|
    |i_reg_109               |   4|   0|    4|          0|
    |k_reg_120               |   6|   0|    6|          0|
    |tmp_13_cast_reg_239     |   4|   0|   10|          6|
    |tmp_1_reg_292           |   1|   0|    1|          0|
    |tmp_reg_279             |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 140|   0|  179|         39|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  Stage_8_32D  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  Stage_8_32D  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  Stage_8_32D  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  Stage_8_32D  # 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7vx690tffg1157-3
set_property target_language Verilog [current_project]
set_param project.compositeFile.enableAutoGeneration 0
read_vhdl C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_2_dff_nand/pro2_2_dff_nand.srcs/sources_1/new/dff_nand.vhd
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_2_dff_nand/pro2_2_dff_nand.data/wt [current_project]
set_property parent.project_dir C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_2_dff_nand [current_project]
synth_design -top dff_nand -part xc7vx690tffg1157-3
write_checkpoint df