
stm32l476Cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000627c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08006404  08006404  00007404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064d8  080064d8  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080064d8  080064d8  000074d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064e0  080064e0  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080064e0  080064e0  000074e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064f0  080064f0  000074f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080064f4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  2000005c  08006550  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  08006550  00008588  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016965  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037a5  00000000  00000000  0001e9f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  00022198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e80  00000000  00000000  00023458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027802  00000000  00000000  000242d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015cd9  00000000  00000000  0004bada  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4465  00000000  00000000  000617b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00155c18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005140  00000000  00000000  00155c5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0015ad9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080063ec 	.word	0x080063ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	080063ec 	.word	0x080063ec

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <_ZN8GpioBaseD1Ev>:
// - Ensures MX_GPIO_Init() is called once
// ----------------------------------------
class GpioBase{
public:
	GpioBase(GPIO_TypeDef* port, uint16_t pin);
	 virtual ~GpioBase() {}
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	4a04      	ldr	r2, [pc, #16]	@ (8000520 <_ZN8GpioBaseD1Ev+0x1c>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4618      	mov	r0, r3
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	0800644c 	.word	0x0800644c

08000524 <_ZN8GpioBaseD0Ev>:
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f7ff ffe9 	bl	8000504 <_ZN8GpioBaseD1Ev>
 8000532:	210c      	movs	r1, #12
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f005 fec9 	bl	80062cc <_ZdlPvj>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4618      	mov	r0, r3
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <_ZNK8GpioBase3pinEv>:

	static void init(void);
	uint16_t get_pin(void);

	 uint16_t      pin()  const { return m_pin; }
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	891b      	ldrh	r3, [r3, #8]
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <_ZN6ButtonD1Ev>:
// Button wrapper (Input)
// ----------------------------------------
class Button: public GpioBase{
public:
	Button(GPIO_TypeDef* port, uint16_t pin);
	virtual ~Button() {}
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	4a05      	ldr	r2, [pc, #20]	@ (800057c <_ZN6ButtonD1Ev+0x20>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff ffc9 	bl	8000504 <_ZN8GpioBaseD1Ev>
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4618      	mov	r0, r3
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	0800642c 	.word	0x0800642c

08000580 <_ZN6ButtonD0Ev>:
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f7ff ffe7 	bl	800055c <_ZN6ButtonD1Ev>
 800058e:	210c      	movs	r1, #12
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f005 fe9b 	bl	80062cc <_ZdlPvj>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>:

// ------------- GpioBase -------------

bool GpioBase::s_inited  = false;

GpioBase::GpioBase(GPIO_TypeDef* port, uint16_t pin): m_port(port), m_pin(pin){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	4613      	mov	r3, r2
 80005ac:	80fb      	strh	r3, [r7, #6]
 80005ae:	4a08      	ldr	r2, [pc, #32]	@ (80005d0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft+0x30>)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	68ba      	ldr	r2, [r7, #8]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	88fa      	ldrh	r2, [r7, #6]
 80005be:	811a      	strh	r2, [r3, #8]
	GpioBase::init();
 80005c0:	f000 f808 	bl	80005d4 <_ZN8GpioBase4initEv>
}
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	4618      	mov	r0, r3
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	0800644c 	.word	0x0800644c

080005d4 <_ZN8GpioBase4initEv>:


void GpioBase::init(){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	if(GpioBase::s_inited) return;
 80005d8:	4b05      	ldr	r3, [pc, #20]	@ (80005f0 <_ZN8GpioBase4initEv+0x1c>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d105      	bne.n	80005ec <_ZN8GpioBase4initEv+0x18>
	// Configure all pins (modes, pulls, speeds, EXTI, NVIC) in CubeMX
	MX_GPIO_Init();
 80005e0:	f000 fc4c 	bl	8000e7c <MX_GPIO_Init>
	GpioBase::s_inited= true;
 80005e4:	4b02      	ldr	r3, [pc, #8]	@ (80005f0 <_ZN8GpioBase4initEv+0x1c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
	return;
 80005ea:	e000      	b.n	80005ee <_ZN8GpioBase4initEv+0x1a>
	if(GpioBase::s_inited) return;
 80005ec:	bf00      	nop

}
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000078 	.word	0x20000078

080005f4 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState>:
	return m_pin;
}

// ------------- Led -------------

Led::Led(GPIO_TypeDef* port, uint16_t pin, GPIO_PinState state): GpioBase(port, pin){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	4611      	mov	r1, r2
 8000600:	461a      	mov	r2, r3
 8000602:	460b      	mov	r3, r1
 8000604:	80fb      	strh	r3, [r7, #6]
 8000606:	4613      	mov	r3, r2
 8000608:	717b      	strb	r3, [r7, #5]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	88fa      	ldrh	r2, [r7, #6]
 800060e:	68b9      	ldr	r1, [r7, #8]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ffc5 	bl	80005a0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>
 8000616:	4a04      	ldr	r2, [pc, #16]	@ (8000628 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState+0x34>)
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	601a      	str	r2, [r3, #0]
	// Konstruktor GPIO muss au√üerhalb intialisiert werden
}
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4618      	mov	r0, r3
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	0800643c 	.word	0x0800643c

0800062c <_ZNK3Led6toggleEv>:
}

void Led::off() const {
	HAL_GPIO_WritePin(m_port, m_pin, GPIO_PIN_RESET);
}
void Led::toggle() const {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(m_port, m_pin);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	685a      	ldr	r2, [r3, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	891b      	ldrh	r3, [r3, #8]
 800063c:	4619      	mov	r1, r3
 800063e:	4610      	mov	r0, r2
 8000640:	f001 ff90 	bl	8002564 <HAL_GPIO_TogglePin>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <_ZN6ButtonC1EP12GPIO_TypeDeft>:
}


// ------------- Button -------------

Button::Button(GPIO_TypeDef* port, uint16_t pin):GpioBase(port, pin){
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	4613      	mov	r3, r2
 8000658:	80fb      	strh	r3, [r7, #6]
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	88fa      	ldrh	r2, [r7, #6]
 800065e:	68b9      	ldr	r1, [r7, #8]
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ff9d 	bl	80005a0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>
 8000666:	4a04      	ldr	r2, [pc, #16]	@ (8000678 <_ZN6ButtonC1EP12GPIO_TypeDeft+0x2c>)
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	601a      	str	r2, [r3, #0]

}
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	4618      	mov	r0, r3
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	0800642c 	.word	0x0800642c

0800067c <_ZN9ButtonISRC1EP12GPIO_TypeDeft>:


// ------------- ButtonISR -------------
ISR<ButtonISR, BUTTON_ISR_MAX> ButtonISR::ISR_LIST;

ButtonISR::ButtonISR(GPIO_TypeDef* port, uint16_t pin):Button(port,  pin),m_cb(NULL){
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	4613      	mov	r3, r2
 8000688:	80fb      	strh	r3, [r7, #6]
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	88fa      	ldrh	r2, [r7, #6]
 800068e:	68b9      	ldr	r1, [r7, #8]
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ffdb 	bl	800064c <_ZN6ButtonC1EP12GPIO_TypeDeft>
 8000696:	4a07      	ldr	r2, [pc, #28]	@ (80006b4 <_ZN9ButtonISRC1EP12GPIO_TypeDeft+0x38>)
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
	// Ignore return value; if full, you may add logging/assertion
	(void)ISR_LIST.add(this);
 80006a2:	68f9      	ldr	r1, [r7, #12]
 80006a4:	4804      	ldr	r0, [pc, #16]	@ (80006b8 <_ZN9ButtonISRC1EP12GPIO_TypeDeft+0x3c>)
 80006a6:	f000 f8ae 	bl	8000806 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_>
}
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	4618      	mov	r0, r3
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	0800641c 	.word	0x0800641c
 80006b8:	2000007c 	.word	0x2000007c

080006bc <_ZN9ButtonISRD1Ev>:

ButtonISR::~ButtonISR(){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	4a07      	ldr	r2, [pc, #28]	@ (80006e4 <_ZN9ButtonISRD1Ev+0x28>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	601a      	str	r2, [r3, #0]
	(void)ISR_LIST.remove(this);
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	4806      	ldr	r0, [pc, #24]	@ (80006e8 <_ZN9ButtonISRD1Ev+0x2c>)
 80006ce:	f000 f8ce 	bl	800086e <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_>
}
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff41 	bl	800055c <_ZN6ButtonD1Ev>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4618      	mov	r0, r3
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	0800641c 	.word	0x0800641c
 80006e8:	2000007c 	.word	0x2000007c

080006ec <_ZN9ButtonISRD0Ev>:
ButtonISR::~ButtonISR(){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
}
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f7ff ffe1 	bl	80006bc <_ZN9ButtonISRD1Ev>
 80006fa:	2110      	movs	r1, #16
 80006fc:	6878      	ldr	r0, [r7, #4]
 80006fe:	f005 fde5 	bl	80062cc <_ZdlPvj>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4618      	mov	r0, r3
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <_ZN9ButtonISR10set_isr_cbEPFvvE>:

void ButtonISR::set_isr_cb(gpio_isr_cb cb){
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
	m_cb  = cb;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	683a      	ldr	r2, [r7, #0]
 800071a:	60da      	str	r2, [r3, #12]
}
 800071c:	bf00      	nop
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <_ZN9ButtonISR8call_isrEv>:
void ButtonISR::call_isr(void){
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	if(m_cb ==NULL) return;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d003      	beq.n	8000740 <_ZN9ButtonISR8call_isrEv+0x18>
	else m_cb ();
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	4798      	blx	r3
 800073e:	e000      	b.n	8000742 <_ZN9ButtonISR8call_isrEv+0x1a>
	if(m_cb ==NULL) return;
 8000740:	bf00      	nop
}
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <_ZN9ButtonISR11trigger_pinEt>:

void ButtonISR::trigger_pin(uint16_t gpio_pin){
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	80fb      	strh	r3, [r7, #6]
	const size_t n = ISR_LIST.size();
 8000752:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <_ZN9ButtonISR11trigger_pinEt+0x68>)
 8000754:	f000 f8c6 	bl	80008e4 <_ZNK3ISRI9ButtonISRLj8EE4sizeEv>
 8000758:	6138      	str	r0, [r7, #16]
	for(size_t ix=0; ix < n; ix++){
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	e01d      	b.n	800079c <_ZN9ButtonISR11trigger_pinEt+0x54>
		ButtonISR* obj = ISR_LIST.get(ix);
 8000760:	6979      	ldr	r1, [r7, #20]
 8000762:	4813      	ldr	r0, [pc, #76]	@ (80007b0 <_ZN9ButtonISR11trigger_pinEt+0x68>)
 8000764:	f000 f8ca 	bl	80008fc <_ZNK3ISRI9ButtonISRLj8EE3getEj>
 8000768:	60f8      	str	r0, [r7, #12]
		 if (!obj) continue;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d011      	beq.n	8000794 <_ZN9ButtonISR11trigger_pinEt+0x4c>
		if(obj->pin() == gpio_pin){
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff fee6 	bl	8000544 <_ZNK8GpioBase3pinEv>
 8000778:	4603      	mov	r3, r0
 800077a:	461a      	mov	r2, r3
 800077c:	88fb      	ldrh	r3, [r7, #6]
 800077e:	4293      	cmp	r3, r2
 8000780:	bf0c      	ite	eq
 8000782:	2301      	moveq	r3, #1
 8000784:	2300      	movne	r3, #0
 8000786:	b2db      	uxtb	r3, r3
 8000788:	2b00      	cmp	r3, #0
 800078a:	d004      	beq.n	8000796 <_ZN9ButtonISR11trigger_pinEt+0x4e>
			obj->call_isr();
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	f7ff ffcb 	bl	8000728 <_ZN9ButtonISR8call_isrEv>
 8000792:	e000      	b.n	8000796 <_ZN9ButtonISR11trigger_pinEt+0x4e>
		 if (!obj) continue;
 8000794:	bf00      	nop
	for(size_t ix=0; ix < n; ix++){
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	3301      	adds	r3, #1
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	697a      	ldr	r2, [r7, #20]
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d3dd      	bcc.n	8000760 <_ZN9ButtonISR11trigger_pinEt+0x18>
		}
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3718      	adds	r7, #24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	2000007c 	.word	0x2000007c

080007b4 <HAL_GPIO_EXTI_Callback>:
// ------------------------------------------------------------
// Correct HAL EXTI user callback name (called from HAL IRQ handler)
// ------------------------------------------------------------
extern "C" void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	80fb      	strh	r3, [r7, #6]
	ButtonISR::trigger_pin(GPIO_Pin);
 80007be:	88fb      	ldrh	r3, [r7, #6]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ffc1 	bl	8000748 <_ZN9ButtonISR11trigger_pinEt>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <_ZN3ISRI9ButtonISRLj8EEC1Ev>:
 *   - get(): returns object pointer by index
 * ---------------------------------------------------------- */
template <class T, size_t MAX>
class ISR {
public:
    ISR() : count_(0) {
 80007ce:	b480      	push	{r7}
 80007d0:	b085      	sub	sp, #20
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
        // Initialize list with nullptrs (optional)
        for (size_t i = 0; i < MAX; ++i) {
 80007dc:	2300      	movs	r3, #0
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	e007      	b.n	80007f2 <_ZN3ISRI9ButtonISRLj8EEC1Ev+0x24>
            list_[i] = nullptr;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	2100      	movs	r1, #0
 80007e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	3301      	adds	r3, #1
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b07      	cmp	r3, #7
 80007f6:	d9f4      	bls.n	80007e2 <_ZN3ISRI9ButtonISRLj8EEC1Ev+0x14>
        }
    }
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4618      	mov	r0, r3
 80007fc:	3714      	adds	r7, #20
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_>:
    ~ISR() = default;

    // ------------------------------------------------------
    // Add an object pointer to the registry
    // ------------------------------------------------------
    bool add(T* obj) {
 8000806:	b480      	push	{r7}
 8000808:	b085      	sub	sp, #20
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d101      	bne.n	800081a <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x14>
 8000816:	2300      	movs	r3, #0
 8000818:	e023      	b.n	8000862 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>

        // Check for duplicates
        for (size_t i = 0; i < count_; ++i) {
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00b      	b.n	8000838 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	68fa      	ldr	r2, [r7, #12]
 8000824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	429a      	cmp	r2, r3
 800082c:	d101      	bne.n	8000832 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x2c>
                return true;  // already in list
 800082e:	2301      	movs	r3, #1
 8000830:	e017      	b.n	8000862 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	3301      	adds	r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6a1b      	ldr	r3, [r3, #32]
 800083c:	68fa      	ldr	r2, [r7, #12]
 800083e:	429a      	cmp	r2, r3
 8000840:	d3ee      	bcc.n	8000820 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x1a>
            }
        }

        // Check for available space
        if (count_ >= MAX) {
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6a1b      	ldr	r3, [r3, #32]
 8000846:	2b07      	cmp	r3, #7
 8000848:	d901      	bls.n	800084e <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x48>
            return false; // list full
 800084a:	2300      	movs	r3, #0
 800084c:	e009      	b.n	8000862 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>
        }

        list_[count_++] = obj;
 800084e:	6839      	ldr	r1, [r7, #0]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	6a1b      	ldr	r3, [r3, #32]
 8000854:	1c58      	adds	r0, r3, #1
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	6210      	str	r0, [r2, #32]
 800085a:	687a      	ldr	r2, [r7, #4]
 800085c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 8000860:	2301      	movs	r3, #1
    }
 8000862:	4618      	mov	r0, r3
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_>:

    // ------------------------------------------------------
    // Remove an object pointer (O(1))
    // ------------------------------------------------------
    bool remove(T* obj) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
 8000876:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d101      	bne.n	8000882 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x14>
 800087e:	2300      	movs	r3, #0
 8000880:	e02a      	b.n	80008d8 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x6a>

        for (size_t i = 0; i < count_; ++i) {
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	e021      	b.n	80008cc <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x5e>
            if (list_[i] == obj) {
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	68fa      	ldr	r2, [r7, #12]
 800088c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000890:	683a      	ldr	r2, [r7, #0]
 8000892:	429a      	cmp	r2, r3
 8000894:	d117      	bne.n	80008c6 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x58>
                // Replace with last element
                list_[i] = list_[count_ - 1];
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6a1b      	ldr	r3, [r3, #32]
 800089a:	1e5a      	subs	r2, r3, #1
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	68fa      	ldr	r2, [r7, #12]
 80008a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                list_[count_ - 1] = nullptr;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6a1b      	ldr	r3, [r3, #32]
 80008ae:	1e5a      	subs	r2, r3, #1
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2100      	movs	r1, #0
 80008b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                --count_;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6a1b      	ldr	r3, [r3, #32]
 80008bc:	1e5a      	subs	r2, r3, #1
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	621a      	str	r2, [r3, #32]
                return true;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e008      	b.n	80008d8 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x6a>
        for (size_t i = 0; i < count_; ++i) {
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	3301      	adds	r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a1b      	ldr	r3, [r3, #32]
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3d8      	bcc.n	8000888 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x1a>
            }
        }
        return false; // not found
 80008d6:	2300      	movs	r3, #0
    }
 80008d8:	4618      	mov	r0, r3
 80008da:	3714      	adds	r7, #20
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <_ZNK3ISRI9ButtonISRLj8EE4sizeEv>:
    }

    // ------------------------------------------------------
    // Get current number of elements
    // ------------------------------------------------------
    size_t size() const { return count_; }
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	6a1b      	ldr	r3, [r3, #32]
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <_ZNK3ISRI9ButtonISRLj8EE3getEj>:
    T* get(size_t index) const {
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
        if (index >= count_) return nullptr;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6a1b      	ldr	r3, [r3, #32]
 800090a:	683a      	ldr	r2, [r7, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d301      	bcc.n	8000914 <_ZNK3ISRI9ButtonISRLj8EE3getEj+0x18>
 8000910:	2300      	movs	r3, #0
 8000912:	e003      	b.n	800091c <_ZNK3ISRI9ButtonISRLj8EE3getEj+0x20>
        return list_[index];
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	683a      	ldr	r2, [r7, #0]
 8000918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 800091c:	4618      	mov	r0, r3
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <_ZN3LedD1Ev>:
class Led : public GpioBase{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	4a05      	ldr	r2, [pc, #20]	@ (8000948 <_ZN3LedD1Ev+0x20>)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fde3 	bl	8000504 <_ZN8GpioBaseD1Ev>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4618      	mov	r0, r3
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	0800643c 	.word	0x0800643c

0800094c <_ZN3LedD0Ev>:
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffe7 	bl	8000928 <_ZN3LedD1Ev>
 800095a:	210c      	movs	r1, #12
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f005 fcb5 	bl	80062cc <_ZdlPvj>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4618      	mov	r0, r3
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <_Z41__static_initialization_and_destruction_0v>:
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
ISR<ButtonISR, BUTTON_ISR_MAX> ButtonISR::ISR_LIST;
 8000970:	4802      	ldr	r0, [pc, #8]	@ (800097c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000972:	f7ff ff2c 	bl	80007ce <_ZN3ISRI9ButtonISRLj8EEC1Ev>
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	2000007c 	.word	0x2000007c

08000980 <_GLOBAL__sub_I__ZN8GpioBase8s_initedE>:
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
 8000984:	f7ff fff2 	bl	800096c <_Z41__static_initialization_and_destruction_0v>
 8000988:	bd80      	pop	{r7, pc}

0800098a <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>:

// ----------- UartBase implementation -----------
// Track which UARTs have been initialized
bool UartBase::isInit[]= {false};

UartBase::UartBase(USART_TypeDef* Instance, UART_HandleTypeDef* huart):_Instance(Instance), _huart(huart){
 800098a:	b580      	push	{r7, lr}
 800098c:	b084      	sub	sp, #16
 800098e:	af00      	add	r7, sp, #0
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	68ba      	ldr	r2, [r7, #8]
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	605a      	str	r2, [r3, #4]
	UartBase::init();
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f000 f806 	bl	80009b4 <_ZN8UartBase4initEv>
}
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	4618      	mov	r0, r3
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <_ZN8UartBase4initEv>:
		isInit[0]= false;
		HAL_UART_MspDeInit(_huart);// Initialize UART if needed
	}
}
// Initialize UART only once
void UartBase::init(){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	 // Deinitialize if instance is USART2 (can be extended for others)
	if(_Instance == USART2){
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a08      	ldr	r2, [pc, #32]	@ (80009e4 <_ZN8UartBase4initEv+0x30>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d10a      	bne.n	80009dc <_ZN8UartBase4initEv+0x28>
		if(isInit[0]) return;
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <_ZN8UartBase4initEv+0x34>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d105      	bne.n	80009da <_ZN8UartBase4initEv+0x26>
		isInit[0]= true;
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <_ZN8UartBase4initEv+0x34>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	701a      	strb	r2, [r3, #0]
		MX_USART2_UART_Init();
 80009d4:	f000 ff0e 	bl	80017f4 <MX_USART2_UART_Init>
 80009d8:	e000      	b.n	80009dc <_ZN8UartBase4initEv+0x28>
		if(isInit[0]) return;
 80009da:	bf00      	nop
	}
}
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40004400 	.word	0x40004400
 80009e8:	200000a0 	.word	0x200000a0

080009ec <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef>:


// ----------- UartIT implementation -----------
ISR<UartIT, UART_ISR_MAX> UartIT::ISR_LIST;

UartIT::UartIT(USART_TypeDef* Instance, UART_HandleTypeDef* huart)
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
	:UartBase(Instance, huart), _is_tx_done(true){
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	3304      	adds	r3, #4
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	68b9      	ldr	r1, [r7, #8]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ffc2 	bl	800098a <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>
 8000a06:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x54>)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	2201      	movs	r2, #1
 8000a10:	731a      	strb	r2, [r3, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	334e      	adds	r3, #78	@ 0x4e
 8000a16:	4618      	mov	r0, r3
 8000a18:	f000 f91b 	bl	8000c52 <_ZN14CircularBufferIhLt128EEC1Ev>
#if USE_HAL_UART_REGISTER_CALLBACKS != 1
#error"USE_HAL_UART_REGISTER_CALLBACKS must be set 1"
#endif
	 // Register callbacks
	huart->TxCpltCallback = TxCpltCallback;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a09      	ldr	r2, [pc, #36]	@ (8000a44 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x58>)
 8000a20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	huart->RxEventCallback = RxEventCallback;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x5c>)
 8000a28:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	// Add this instance to ISR list
	(void)ISR_LIST.add(this);
 8000a2c:	68f9      	ldr	r1, [r7, #12]
 8000a2e:	4807      	ldr	r0, [pc, #28]	@ (8000a4c <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x60>)
 8000a30:	f000 f92a 	bl	8000c88 <_ZN3ISRI6UartITLj2EE3addEPS0_>
}
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	4618      	mov	r0, r3
 8000a38:	3710      	adds	r7, #16
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	0800645c 	.word	0x0800645c
 8000a44:	08000a51 	.word	0x08000a51
 8000a48:	08000ab9 	.word	0x08000ab9
 8000a4c:	200000a4 	.word	0x200000a4

08000a50 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef>:
UartIT::~UartIT(void){
	 // No heap, so no delete needed
	(void)ISR_LIST.remove(this);
}
// TX complete callback (called by HAL)
void UartIT::TxCpltCallback(UART_HandleTypeDef* huart){
 8000a50:	b590      	push	{r4, r7, lr}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000a58:	2300      	movs	r3, #0
 8000a5a:	81fb      	strh	r3, [r7, #14]
 8000a5c:	e019      	b.n	8000a92 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x42>
		if(ISR_LIST.get(i)->_huart == huart){
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	4619      	mov	r1, r3
 8000a62:	4814      	ldr	r0, [pc, #80]	@ (8000ab4 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000a64:	f000 f950 	bl	8000d08 <_ZNK3ISRI6UartITLj2EE3getEj>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	687a      	ldr	r2, [r7, #4]
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	bf0c      	ite	eq
 8000a72:	2301      	moveq	r3, #1
 8000a74:	2300      	movne	r3, #0
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d007      	beq.n	8000a8c <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x3c>
			ISR_LIST.get(i)->_is_tx_done= true;
 8000a7c:	89fb      	ldrh	r3, [r7, #14]
 8000a7e:	4619      	mov	r1, r3
 8000a80:	480c      	ldr	r0, [pc, #48]	@ (8000ab4 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000a82:	f000 f941 	bl	8000d08 <_ZNK3ISRI6UartITLj2EE3getEj>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2201      	movs	r2, #1
 8000a8a:	731a      	strb	r2, [r3, #12]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000a8c:	89fb      	ldrh	r3, [r7, #14]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	81fb      	strh	r3, [r7, #14]
 8000a92:	89fc      	ldrh	r4, [r7, #14]
 8000a94:	4807      	ldr	r0, [pc, #28]	@ (8000ab4 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000a96:	f000 f92b 	bl	8000cf0 <_ZNK3ISRI6UartITLj2EE4sizeEv>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	429c      	cmp	r4, r3
 8000a9e:	bf34      	ite	cc
 8000aa0:	2301      	movcc	r3, #1
 8000aa2:	2300      	movcs	r3, #0
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d1d9      	bne.n	8000a5e <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0xe>
		}
	}
}
 8000aaa:	bf00      	nop
 8000aac:	bf00      	nop
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd90      	pop	{r4, r7, pc}
 8000ab4:	200000a4 	.word	0x200000a4

08000ab8 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft>:
// RX event callback (called by HAL when idle or buffer full)
void UartIT::RxEventCallback(UART_HandleTypeDef* huart, uint16_t Pos){
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	81fb      	strh	r3, [r7, #14]
 8000ac8:	e01e      	b.n	8000b08 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x50>
		if(ISR_LIST.get(i)->_huart == huart){
 8000aca:	89fb      	ldrh	r3, [r7, #14]
 8000acc:	4619      	mov	r1, r3
 8000ace:	4817      	ldr	r0, [pc, #92]	@ (8000b2c <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x74>)
 8000ad0:	f000 f91a 	bl	8000d08 <_ZNK3ISRI6UartITLj2EE3getEj>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	bf0c      	ite	eq
 8000ade:	2301      	moveq	r3, #1
 8000ae0:	2300      	movne	r3, #0
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d00c      	beq.n	8000b02 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x4a>
			ISR_LIST.get(i)->put(0,Pos); // store received data
 8000ae8:	89fb      	ldrh	r3, [r7, #14]
 8000aea:	4619      	mov	r1, r3
 8000aec:	480f      	ldr	r0, [pc, #60]	@ (8000b2c <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x74>)
 8000aee:	f000 f90b 	bl	8000d08 <_ZNK3ISRI6UartITLj2EE3getEj>
 8000af2:	4603      	mov	r3, r0
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	3208      	adds	r2, #8
 8000af8:	6814      	ldr	r4, [r2, #0]
 8000afa:	887a      	ldrh	r2, [r7, #2]
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	47a0      	blx	r4
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000b02:	89fb      	ldrh	r3, [r7, #14]
 8000b04:	3301      	adds	r3, #1
 8000b06:	81fb      	strh	r3, [r7, #14]
 8000b08:	89fc      	ldrh	r4, [r7, #14]
 8000b0a:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x74>)
 8000b0c:	f000 f8f0 	bl	8000cf0 <_ZNK3ISRI6UartITLj2EE4sizeEv>
 8000b10:	4603      	mov	r3, r0
 8000b12:	429c      	cmp	r4, r3
 8000b14:	bf34      	ite	cc
 8000b16:	2301      	movcc	r3, #1
 8000b18:	2300      	movcs	r3, #0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d1d4      	bne.n	8000aca <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x12>
		}
	}
}
 8000b20:	bf00      	nop
 8000b22:	bf00      	nop
 8000b24:	3714      	adds	r7, #20
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd90      	pop	{r4, r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	200000a4 	.word	0x200000a4

08000b30 <_ZN6UartIT5writeEPht>:
// Non-blocking transmit
HAL_StatusTypeDef UartIT::write(uint8_t *pData, uint16_t Size){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	80fb      	strh	r3, [r7, #6]
	if(!_is_tx_done) return HAL_BUSY;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	7b1b      	ldrb	r3, [r3, #12]
 8000b42:	f083 0301 	eor.w	r3, r3, #1
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <_ZN6UartIT5writeEPht+0x20>
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	e00b      	b.n	8000b68 <_ZN6UartIT5writeEPht+0x38>
	_is_tx_done= false;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2200      	movs	r2, #0
 8000b54:	731a      	strb	r2, [r3, #12]
	return HAL_UART_Transmit_IT(_huart, pData, Size);
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	88fa      	ldrh	r2, [r7, #6]
 8000b5c:	68b9      	ldr	r1, [r7, #8]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f003 fee8 	bl	8004934 <HAL_UART_Transmit_IT>
 8000b64:	4603      	mov	r3, r0
 8000b66:	bf00      	nop
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3710      	adds	r7, #16
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <_ZN6UartIT4readEPht>:
// Read available data from circular buffer
uint16_t UartIT::read(uint8_t *pData, uint16_t Size){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	80fb      	strh	r3, [r7, #6]
	return _buffer.pull(pData, Size);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	334e      	adds	r3, #78	@ 0x4e
 8000b82:	88fa      	ldrh	r2, [r7, #6]
 8000b84:	68b9      	ldr	r1, [r7, #8]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 f8d4 	bl	8000d34 <_ZN14CircularBufferIhLt128EE4pullEPht>
 8000b8c:	4603      	mov	r3, r0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <_ZN6UartIT10start_readEv>:
// Start UART reception using ReceiveToIdle interrupt mode
HAL_StatusTypeDef UartIT::start_read(void){
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
	memset(_read_buffer,0,sizeof(_read_buffer));
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	330d      	adds	r3, #13
 8000ba2:	2240      	movs	r2, #64	@ 0x40
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f005 fba8 	bl	80062fc <memset>
	return HAL_UARTEx_ReceiveToIdle_IT(_huart, _read_buffer, sizeof(_read_buffer));
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6898      	ldr	r0, [r3, #8]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	330d      	adds	r3, #13
 8000bb4:	2240      	movs	r2, #64	@ 0x40
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f005 fb38 	bl	800622c <HAL_UARTEx_ReceiveToIdle_IT>
 8000bbc:	4603      	mov	r3, r0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_ZN6UartIT3putEtt>:
// Move new RX data into the circular buffer
void UartIT::put(uint16_t index, uint16_t size){
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b082      	sub	sp, #8
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
 8000bce:	460b      	mov	r3, r1
 8000bd0:	807b      	strh	r3, [r7, #2]
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	803b      	strh	r3, [r7, #0]
	_buffer.put(&_read_buffer[index], size);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f103 004e 	add.w	r0, r3, #78	@ 0x4e
 8000bdc:	887b      	ldrh	r3, [r7, #2]
 8000bde:	3308      	adds	r3, #8
 8000be0:	687a      	ldr	r2, [r7, #4]
 8000be2:	4413      	add	r3, r2
 8000be4:	3305      	adds	r3, #5
 8000be6:	883a      	ldrh	r2, [r7, #0]
 8000be8:	4619      	mov	r1, r3
 8000bea:	f000 f8e7 	bl	8000dbc <_ZN14CircularBufferIhLt128EE3putEPKht>
	start_read();// restart reception immediately
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	4798      	blx	r3
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <_ZN6UartIT10is_tx_doneEv>:
// Return TX done flag
bool UartIT::is_tx_done(void){
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
	return _is_tx_done;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	7b1b      	ldrb	r3, [r3, #12]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <_ZN3ISRI6UartITLj2EEC1Ev>:
    ISR() : count_(0) {
 8000c1a:	b480      	push	{r7}
 8000c1c:	b085      	sub	sp, #20
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
        for (size_t i = 0; i < MAX; ++i) {
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	e007      	b.n	8000c3e <_ZN3ISRI6UartITLj2EEC1Ev+0x24>
            list_[i] = nullptr;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	68fa      	ldr	r2, [r7, #12]
 8000c32:	2100      	movs	r1, #0
 8000c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d9f4      	bls.n	8000c2e <_ZN3ISRI6UartITLj2EEC1Ev+0x14>
    }
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4618      	mov	r0, r3
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <_ZN14CircularBufferIhLt128EEC1Ev>:

template <class T, uint16_t N>
class CircularBuffer {
public:
    // Constructor: initialize indices and clear memory
    CircularBuffer() : _in_pos(0), _out_pos(0), _stored(0) {
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b082      	sub	sp, #8
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
        memset(_buffer, 0, sizeof(_buffer));
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2280      	movs	r2, #128	@ 0x80
 8000c76:	2100      	movs	r1, #0
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f005 fb3f 	bl	80062fc <memset>
    }
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <_ZN3ISRI6UartITLj2EE3addEPS0_>:
    bool add(T* obj) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d101      	bne.n	8000c9c <_ZN3ISRI6UartITLj2EE3addEPS0_+0x14>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	e023      	b.n	8000ce4 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	e00b      	b.n	8000cba <_ZN3ISRI6UartITLj2EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000caa:	683a      	ldr	r2, [r7, #0]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d101      	bne.n	8000cb4 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x2c>
                return true;  // already in list
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e017      	b.n	8000ce4 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d3ee      	bcc.n	8000ca2 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x1a>
        if (count_ >= MAX) {
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d901      	bls.n	8000cd0 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x48>
            return false; // list full
 8000ccc:	2300      	movs	r3, #0
 8000cce:	e009      	b.n	8000ce4 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        list_[count_++] = obj;
 8000cd0:	6839      	ldr	r1, [r7, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	1c58      	adds	r0, r3, #1
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	6090      	str	r0, [r2, #8]
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 8000ce2:	2301      	movs	r3, #1
    }
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3714      	adds	r7, #20
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <_ZNK3ISRI6UartITLj2EE4sizeEv>:
    size_t size() const { return count_; }
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <_ZNK3ISRI6UartITLj2EE3getEj>:
    T* get(size_t index) const {
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
        if (index >= count_) return nullptr;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	683a      	ldr	r2, [r7, #0]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d301      	bcc.n	8000d20 <_ZNK3ISRI6UartITLj2EE3getEj+0x18>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	e003      	b.n	8000d28 <_ZNK3ISRI6UartITLj2EE3getEj+0x20>
        return list_[index];
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 8000d28:	4618      	mov	r0, r3
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <_ZN14CircularBufferIhLt128EE4pullEPht>:
            }
        }
    }

    // Read up to "size" elements from the buffer
    uint16_t pull(T *data, uint16_t size) {
 8000d34:	b480      	push	{r7}
 8000d36:	b087      	sub	sp, #28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	80fb      	strh	r3, [r7, #6]
        uint16_t read_size = 0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < size; i++) {
 8000d46:	2300      	movs	r3, #0
 8000d48:	82bb      	strh	r3, [r7, #20]
 8000d4a:	e02a      	b.n	8000da2 <_ZN14CircularBufferIhLt128EE4pullEPht+0x6e>
            if (_stored == 0) break;           // no more data
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d02a      	beq.n	8000dac <_ZN14CircularBufferIhLt128EE4pullEPht+0x78>
            data[i] = _buffer[_out_pos++];     // read element
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000d5c:	1c5a      	adds	r2, r3, #1
 8000d5e:	b291      	uxth	r1, r2
 8000d60:	68fa      	ldr	r2, [r7, #12]
 8000d62:	f8a2 1082 	strh.w	r1, [r2, #130]	@ 0x82
 8000d66:	4619      	mov	r1, r3
 8000d68:	8abb      	ldrh	r3, [r7, #20]
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	5c52      	ldrb	r2, [r2, r1]
 8000d72:	701a      	strb	r2, [r3, #0]
            if (_out_pos >= N) _out_pos = 0;   // wrap-around
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000d7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d7c:	d903      	bls.n	8000d86 <_ZN14CircularBufferIhLt128EE4pullEPht+0x52>
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	2200      	movs	r2, #0
 8000d82:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
            _stored--;                         // decrease stored count
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
            read_size++;
 8000d96:	8afb      	ldrh	r3, [r7, #22]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < size; i++) {
 8000d9c:	8abb      	ldrh	r3, [r7, #20]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	82bb      	strh	r3, [r7, #20]
 8000da2:	8aba      	ldrh	r2, [r7, #20]
 8000da4:	88fb      	ldrh	r3, [r7, #6]
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d3d0      	bcc.n	8000d4c <_ZN14CircularBufferIhLt128EE4pullEPht+0x18>
 8000daa:	e000      	b.n	8000dae <_ZN14CircularBufferIhLt128EE4pullEPht+0x7a>
            if (_stored == 0) break;           // no more data
 8000dac:	bf00      	nop
        }
        return read_size;
 8000dae:	8afb      	ldrh	r3, [r7, #22]
    }
 8000db0:	4618      	mov	r0, r3
 8000db2:	371c      	adds	r7, #28
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <_ZN14CircularBufferIhLt128EE3putEPKht>:
    void put(const T *data, uint16_t size) {
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	80fb      	strh	r3, [r7, #6]
        for (uint16_t i = 0; i < size; i++) {
 8000dca:	2300      	movs	r3, #0
 8000dcc:	82fb      	strh	r3, [r7, #22]
 8000dce:	e039      	b.n	8000e44 <_ZN14CircularBufferIhLt128EE3putEPKht+0x88>
            _buffer[_in_pos++] = data[i];      // write data
 8000dd0:	8afb      	ldrh	r3, [r7, #22]
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	7819      	ldrb	r1, [r3, #0]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000dde:	1c5a      	adds	r2, r3, #1
 8000de0:	b290      	uxth	r0, r2
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	f8a2 0080 	strh.w	r0, [r2, #128]	@ 0x80
 8000de8:	461a      	mov	r2, r3
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	5499      	strb	r1, [r3, r2]
            if (_in_pos >= N) _in_pos = 0;     // wrap-around
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000df4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000df6:	d903      	bls.n	8000e00 <_ZN14CircularBufferIhLt128EE3putEPKht+0x44>
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
            if (_stored < N) {
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000e06:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e08:	d808      	bhi.n	8000e1c <_ZN14CircularBufferIhLt128EE3putEPKht+0x60>
                _stored++;                     // increment count
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000e10:	3301      	adds	r3, #1
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
 8000e1a:	e010      	b.n	8000e3e <_ZN14CircularBufferIhLt128EE3putEPKht+0x82>
                _out_pos++;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000e22:	3301      	adds	r3, #1
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
                if (_out_pos >= N) _out_pos = 0;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000e32:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e34:	d903      	bls.n	8000e3e <_ZN14CircularBufferIhLt128EE3putEPKht+0x82>
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
        for (uint16_t i = 0; i < size; i++) {
 8000e3e:	8afb      	ldrh	r3, [r7, #22]
 8000e40:	3301      	adds	r3, #1
 8000e42:	82fb      	strh	r3, [r7, #22]
 8000e44:	8afa      	ldrh	r2, [r7, #22]
 8000e46:	88fb      	ldrh	r3, [r7, #6]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d3c1      	bcc.n	8000dd0 <_ZN14CircularBufferIhLt128EE3putEPKht+0x14>
    }
 8000e4c:	bf00      	nop
 8000e4e:	bf00      	nop
 8000e50:	371c      	adds	r7, #28
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
	...

08000e5c <_Z41__static_initialization_and_destruction_0v>:
		last_size = 0;
		return;
	}

	last_size = Size;
}
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
ISR<UartIT, UART_ISR_MAX> UartIT::ISR_LIST;
 8000e60:	4802      	ldr	r0, [pc, #8]	@ (8000e6c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000e62:	f7ff feda 	bl	8000c1a <_ZN3ISRI6UartITLj2EEC1Ev>
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	200000a4 	.word	0x200000a4

08000e70 <_GLOBAL__sub_I__ZN8UartBase6isInitE>:
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	f7ff fff2 	bl	8000e5c <_Z41__static_initialization_and_destruction_0v>
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e92:	4b29      	ldr	r3, [pc, #164]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e96:	4a28      	ldr	r2, [pc, #160]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000e98:	f043 0304 	orr.w	r3, r3, #4
 8000e9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e9e:	4b26      	ldr	r3, [pc, #152]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	f003 0304 	and.w	r3, r3, #4
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eaa:	4b23      	ldr	r3, [pc, #140]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	4a22      	ldr	r2, [pc, #136]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000eb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb6:	4b20      	ldr	r3, [pc, #128]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ece:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <MX_GPIO_Init+0xbc>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin, GPIO_PIN_SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	2120      	movs	r1, #32
 8000ede:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ee2:	f001 fb27 	bl	8002534 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ee6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000eec:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ef0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef6:	f107 030c 	add.w	r3, r7, #12
 8000efa:	4619      	mov	r1, r3
 8000efc:	480f      	ldr	r0, [pc, #60]	@ (8000f3c <MX_GPIO_Init+0xc0>)
 8000efe:	f001 f96f 	bl	80021e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ON_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_ON_BOARD_Pin;
 8000f02:	2320      	movs	r3, #32
 8000f04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f06:	2301      	movs	r3, #1
 8000f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_ON_BOARD_GPIO_Port, &GPIO_InitStruct);
 8000f12:	f107 030c 	add.w	r3, r7, #12
 8000f16:	4619      	mov	r1, r3
 8000f18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f1c:	f001 f960 	bl	80021e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2100      	movs	r1, #0
 8000f24:	2028      	movs	r0, #40	@ 0x28
 8000f26:	f000 ff3e 	bl	8001da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f2a:	2028      	movs	r0, #40	@ 0x28
 8000f2c:	f000 ff57 	bl	8001dde <HAL_NVIC_EnableIRQ>

}
 8000f30:	bf00      	nop
 8000f32:	3720      	adds	r7, #32
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	48000800 	.word	0x48000800

08000f40 <_Z14blueB_callbackv>:

void SystemClock_Config(void);

/* USER CODE BEGIN 0 */
volatile uint32_t blueB_latch= 0;
void blueB_callback(){
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	blueB_latch++;
 8000f44:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <_Z14blueB_callbackv+0x18>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	4a03      	ldr	r2, [pc, #12]	@ (8000f58 <_Z14blueB_callbackv+0x18>)
 8000f4c:	6013      	str	r3, [r2, #0]
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	200000b0 	.word	0x200000b0

08000f5c <main>:

extern "C" int main(void)
{
 8000f5c:	b5b0      	push	{r4, r5, r7, lr}
 8000f5e:	b0de      	sub	sp, #376	@ 0x178
 8000f60:	af02      	add	r7, sp, #8


  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f62:	f000 fdac 	bl	8001abe <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000f66:	f000 f8ff 	bl	8001168 <_Z18SystemClock_Configv>

//  Button buttonBlue(blueButton_GPIO_Port, blueButton_Pin);

  // ld2 using interrupt from Button blue
  Led ld2(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin);
 8000f6a:	f507 70a6 	add.w	r0, r7, #332	@ 0x14c
 8000f6e:	2300      	movs	r3, #0
 8000f70:	2220      	movs	r2, #32
 8000f72:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000f76:	f7ff fb3d 	bl	80005f4 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState>
  ButtonISR ButtonBlue(GPIOC, GPIO_PIN_13);
 8000f7a:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8000f7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f82:	4970      	ldr	r1, [pc, #448]	@ (8001144 <main+0x1e8>)
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fb79 	bl	800067c <_ZN9ButtonISRC1EP12GPIO_TypeDeft>
  ButtonBlue.set_isr_cb(blueB_callback);
 8000f8a:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8000f8e:	496e      	ldr	r1, [pc, #440]	@ (8001148 <main+0x1ec>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fbbb 	bl	800070c <_ZN9ButtonISR10set_isr_cbEPFvvE>
  uint32_t blueB_state= 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c

  // Uart2
//  UartBase uart2(USART2, &huart2);
  UartIT uartIt2(USART2, &huart2);
 8000f9c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000fa0:	4a6a      	ldr	r2, [pc, #424]	@ (800114c <main+0x1f0>)
 8000fa2:	496b      	ldr	r1, [pc, #428]	@ (8001150 <main+0x1f4>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fd21 	bl	80009ec <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef>
//  UartDMA uartIt2(USART1, &huart1); // DMA Uart1

  uint8_t c[64]= "Pragram start\n\r";
 8000faa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8000fae:	f5a3 75a4 	sub.w	r5, r3, #328	@ 0x148
 8000fb2:	4b68      	ldr	r3, [pc, #416]	@ (8001154 <main+0x1f8>)
 8000fb4:	462c      	mov	r4, r5
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	6859      	ldr	r1, [r3, #4]
 8000fba:	689a      	ldr	r2, [r3, #8]
 8000fbc:	68db      	ldr	r3, [r3, #12]
 8000fbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc0:	f105 0310 	add.w	r3, r5, #16
 8000fc4:	2230      	movs	r2, #48	@ 0x30
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f005 f997 	bl	80062fc <memset>
  uartIt2.write(c, strlen((char*)c));
 8000fce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff f8f8 	bl	80001c8 <strlen>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000fe0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fda3 	bl	8000b30 <_ZN6UartIT5writeEPht>
  while(!uartIt2.is_tx_done());
 8000fea:	bf00      	nop
 8000fec:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fe06 	bl	8000c02 <_ZN6UartIT10is_tx_doneEv>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	f083 0301 	eor.w	r3, r3, #1
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f4      	bne.n	8000fec <main+0x90>
  memset(c,0,sizeof(c));
 8001002:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001006:	2240      	movs	r2, #64	@ 0x40
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f005 f976 	bl	80062fc <memset>
  uartIt2.start_read();
 8001010:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fdbe 	bl	8000b96 <_ZN6UartIT10start_readEv>

  // timer3
  // 1. Create the Timer_Base object (assuming 'htim3' is the HAL handle)
  TimBase timer3(TIM3, &htim3);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4a4e      	ldr	r2, [pc, #312]	@ (8001158 <main+0x1fc>)
 8001020:	494e      	ldr	r1, [pc, #312]	@ (800115c <main+0x200>)
 8001022:	4618      	mov	r0, r3
 8001024:	f000 fa7e 	bl	8001524 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>
  // 2. Start the timer
  timer3.start();
 8001028:	f107 031c 	add.w	r3, r7, #28
 800102c:	4618      	mov	r0, r3
 800102e:	f000 fabf 	bl	80015b0 <_ZN7TimBase5startEv>
  // timer3
  TimIt timer2(TIM2, &htim2);
 8001032:	463b      	mov	r3, r7
 8001034:	4a4a      	ldr	r2, [pc, #296]	@ (8001160 <main+0x204>)
 8001036:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800103a:	4618      	mov	r0, r3
 800103c:	f000 faf2 	bl	8001624 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>
  uint64_t tick_ms_pre = 0;
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	f04f 0300 	mov.w	r3, #0
 8001048:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
  timer2.start();
 800104c:	463b      	mov	r3, r7
 800104e:	4618      	mov	r0, r3
 8001050:	f000 fb12 	bl	8001678 <_ZN5TimIt5startEv>

	  // toggle the ld2 using blue Button
//	  ld2.write(buttonBlue.readButtonState());

	  // toggle the ld2 using Interrupt from blue Button
	  if(blueB_state != blueB_latch){
 8001054:	4b43      	ldr	r3, [pc, #268]	@ (8001164 <main+0x208>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 800105c:	429a      	cmp	r2, r3
 800105e:	bf14      	ite	ne
 8001060:	2301      	movne	r3, #1
 8001062:	2300      	moveq	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d00c      	beq.n	8001084 <main+0x128>
		  HAL_Delay(500);
 800106a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800106e:	f000 fd9b 	bl	8001ba8 <HAL_Delay>

		  blueB_state = blueB_latch;
 8001072:	4b3c      	ldr	r3, [pc, #240]	@ (8001164 <main+0x208>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		  ld2.toggle();
 800107a:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fad4 	bl	800062c <_ZNK3Led6toggleEv>
	  }


	  // ---------------Uart2--------------------
	  uint16_t len= uartIt2.read(c, sizeof(c));
 8001084:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001088:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800108c:	2240      	movs	r2, #64	@ 0x40
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fd6e 	bl	8000b70 <_ZN6UartIT4readEPht>
 8001094:	4603      	mov	r3, r0
 8001096:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e

	  if(len>0){
 800109a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d014      	beq.n	80010cc <main+0x170>
		  while(!uartIt2.is_tx_done());
 80010a2:	bf00      	nop
 80010a4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fdaa 	bl	8000c02 <_ZN6UartIT10is_tx_doneEv>
 80010ae:	4603      	mov	r3, r0
 80010b0:	f083 0301 	eor.w	r3, r3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f4      	bne.n	80010a4 <main+0x148>
		  uartIt2.write(c, len);
 80010ba:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80010be:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80010c2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fd32 	bl	8000b30 <_ZN6UartIT5writeEPht>
	  }
	  memset(c,0,sizeof(c));
 80010cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010d0:	2240      	movs	r2, #64	@ 0x40
 80010d2:	2100      	movs	r1, #0
 80010d4:	4618      	mov	r0, r3
 80010d6:	f005 f911 	bl	80062fc <memset>

    // --------------Timer3------------------------

	  uint32_t start_time = timer3.read();
 80010da:	f107 031c 	add.w	r3, r7, #28
 80010de:	4618      	mov	r0, r3
 80010e0:	f000 fa82 	bl	80015e8 <_ZN7TimBase4readEv>
 80010e4:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
	  while (timer3.read() - start_time < 1500);
 80010e8:	bf00      	nop
 80010ea:	f107 031c 	add.w	r3, r7, #28
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fa7a 	bl	80015e8 <_ZN7TimBase4readEv>
 80010f4:	4602      	mov	r2, r0
 80010f6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001100:	4293      	cmp	r3, r2
 8001102:	bf94      	ite	ls
 8001104:	2301      	movls	r3, #1
 8001106:	2300      	movhi	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1ed      	bne.n	80010ea <main+0x18e>
	  // timer2 interrupt
	  if(timer2.delay_Ms(tick_ms_pre, 1000)){
 800110e:	4639      	mov	r1, r7
 8001110:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001114:	f04f 0300 	mov.w	r3, #0
 8001118:	e9cd 2300 	strd	r2, r3, [sp]
 800111c:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8001120:	4608      	mov	r0, r1
 8001122:	f000 faeb 	bl	80016fc <_ZN5TimIt8delay_MsEyy>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d004      	beq.n	8001136 <main+0x1da>
		  ld2.toggle();
 800112c:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fa7b 	bl	800062c <_ZNK3Led6toggleEv>
	  }
	  tick_ms_pre = timer2.read();
 8001136:	463b      	mov	r3, r7
 8001138:	4618      	mov	r0, r3
 800113a:	f000 fab9 	bl	80016b0 <_ZN5TimIt4readEv>
 800113e:	e9c7 0158 	strd	r0, r1, [r7, #352]	@ 0x160

  }
 8001142:	e787      	b.n	8001054 <main+0xf8>
 8001144:	48000800 	.word	0x48000800
 8001148:	08000f41 	.word	0x08000f41
 800114c:	200002fc 	.word	0x200002fc
 8001150:	40004400 	.word	0x40004400
 8001154:	08006404 	.word	0x08006404
 8001158:	20000170 	.word	0x20000170
 800115c:	40000400 	.word	0x40000400
 8001160:	200000b4 	.word	0x200000b4
 8001164:	200000b0 	.word	0x200000b0

08001168 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b096      	sub	sp, #88	@ 0x58
 800116c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116e:	f107 0314 	add.w	r3, r7, #20
 8001172:	2244      	movs	r2, #68	@ 0x44
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f005 f8c0 	bl	80062fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800117c:	463b      	mov	r3, r7
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
 8001188:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800118a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800118e:	f001 fa29 	bl	80025e4 <HAL_PWREx_ControlVoltageScaling>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	bf14      	ite	ne
 8001198:	2301      	movne	r3, #1
 800119a:	2300      	moveq	r3, #0
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80011a2:	f000 f836 	bl	8001212 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011a6:	2310      	movs	r3, #16
 80011a8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011aa:	2301      	movs	r3, #1
 80011ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011b2:	2360      	movs	r3, #96	@ 0x60
 80011b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011b6:	2300      	movs	r3, #0
 80011b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4618      	mov	r0, r3
 80011c0:	f001 fa66 	bl	8002690 <HAL_RCC_OscConfig>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	bf14      	ite	ne
 80011ca:	2301      	movne	r3, #1
 80011cc:	2300      	moveq	r3, #0
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80011d4:	f000 f81d 	bl	8001212 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d8:	230f      	movs	r3, #15
 80011da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011dc:	2300      	movs	r3, #0
 80011de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011ec:	463b      	mov	r3, r7
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f001 fe29 	bl	8002e48 <HAL_RCC_ClockConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	bf14      	ite	ne
 80011fc:	2301      	movne	r3, #1
 80011fe:	2300      	moveq	r3, #0
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8001206:	f000 f804 	bl	8001212 <Error_Handler>
  }
}
 800120a:	bf00      	nop
 800120c:	3758      	adds	r7, #88	@ 0x58
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001216:	b672      	cpsid	i
}
 8001218:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121a:	bf00      	nop
 800121c:	e7fd      	b.n	800121a <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <HAL_MspInit+0x44>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	4a0e      	ldr	r2, [pc, #56]	@ (8001264 <HAL_MspInit+0x44>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6613      	str	r3, [r2, #96]	@ 0x60
 8001232:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <HAL_MspInit+0x44>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <HAL_MspInit+0x44>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	4a08      	ldr	r2, [pc, #32]	@ (8001264 <HAL_MspInit+0x44>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	6593      	str	r3, [r2, #88]	@ 0x58
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_MspInit+0x44>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000

08001268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <NMI_Handler+0x4>

08001270 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <HardFault_Handler+0x4>

08001278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <MemManage_Handler+0x4>

08001280 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <BusFault_Handler+0x4>

08001288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <UsageFault_Handler+0x4>

08001290 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012be:	f000 fc53 	bl	8001b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80012cc:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <DMA1_Channel4_IRQHandler+0x10>)
 80012ce:	f000 fed8 	bl	8002082 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200003fc 	.word	0x200003fc

080012dc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <DMA1_Channel5_IRQHandler+0x10>)
 80012e2:	f000 fece 	bl	8002082 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200003b4 	.word	0x200003b4

080012f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012f4:	4802      	ldr	r0, [pc, #8]	@ (8001300 <TIM2_IRQHandler+0x10>)
 80012f6:	f002 fe1a 	bl	8003f2e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200000b4 	.word	0x200000b4

08001304 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <USART1_IRQHandler+0x10>)
 800130a:	f003 fb71 	bl	80049f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000244 	.word	0x20000244

08001318 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800131c:	4802      	ldr	r0, [pc, #8]	@ (8001328 <USART2_IRQHandler+0x10>)
 800131e:	f003 fb67 	bl	80049f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200002fc 	.word	0x200002fc

0800132c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001330:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001334:	f001 f930 	bl	8002598 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}

0800133c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <SystemInit+0x20>)
 8001342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001346:	4a05      	ldr	r2, [pc, #20]	@ (800135c <SystemInit+0x20>)
 8001348:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800134c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <MX_TIM2_Init+0x98>)
 8001380:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001384:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001386:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <MX_TIM2_Init+0x98>)
 8001388:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800138c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_TIM2_Init+0x98>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79999;
 8001394:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <MX_TIM2_Init+0x98>)
 8001396:	4a19      	ldr	r2, [pc, #100]	@ (80013fc <MX_TIM2_Init+0x9c>)
 8001398:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139a:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <MX_TIM2_Init+0x98>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a0:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <MX_TIM2_Init+0x98>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013a6:	4814      	ldr	r0, [pc, #80]	@ (80013f8 <MX_TIM2_Init+0x98>)
 80013a8:	f002 fc2e 	bl	8003c08 <HAL_TIM_Base_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80013b2:	f7ff ff2e 	bl	8001212 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	4619      	mov	r1, r3
 80013c2:	480d      	ldr	r0, [pc, #52]	@ (80013f8 <MX_TIM2_Init+0x98>)
 80013c4:	f002 fedc 	bl	8004180 <HAL_TIM_ConfigClockSource>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80013ce:	f7ff ff20 	bl	8001212 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	4619      	mov	r1, r3
 80013de:	4806      	ldr	r0, [pc, #24]	@ (80013f8 <MX_TIM2_Init+0x98>)
 80013e0:	f003 f99a 	bl	8004718 <HAL_TIMEx_MasterConfigSynchronization>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80013ea:	f7ff ff12 	bl	8001212 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	3720      	adds	r7, #32
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200000b4 	.word	0x200000b4
 80013fc:	0001387f 	.word	0x0001387f

08001400 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001406:	f107 0310 	add.w	r3, r7, #16
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800141e:	4b1e      	ldr	r3, [pc, #120]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001420:	4a1e      	ldr	r2, [pc, #120]	@ (800149c <MX_TIM3_Init+0x9c>)
 8001422:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 18000-1*4;
 8001424:	4b1c      	ldr	r3, [pc, #112]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001426:	f244 624c 	movw	r2, #17996	@ 0x464c
 800142a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142c:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <MX_TIM3_Init+0x98>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8001432:	4b19      	ldr	r3, [pc, #100]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001434:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001438:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143a:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <MX_TIM3_Init+0x98>)
 800143c:	2200      	movs	r2, #0
 800143e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001440:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001442:	2200      	movs	r2, #0
 8001444:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001446:	4814      	ldr	r0, [pc, #80]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001448:	f002 fbde 	bl	8003c08 <HAL_TIM_Base_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001452:	f7ff fede 	bl	8001212 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001456:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800145c:	f107 0310 	add.w	r3, r7, #16
 8001460:	4619      	mov	r1, r3
 8001462:	480d      	ldr	r0, [pc, #52]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001464:	f002 fe8c 	bl	8004180 <HAL_TIM_ConfigClockSource>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800146e:	f7ff fed0 	bl	8001212 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	4619      	mov	r1, r3
 800147e:	4806      	ldr	r0, [pc, #24]	@ (8001498 <MX_TIM3_Init+0x98>)
 8001480:	f003 f94a 	bl	8004718 <HAL_TIMEx_MasterConfigSynchronization>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800148a:	f7ff fec2 	bl	8001212 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	3720      	adds	r7, #32
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000170 	.word	0x20000170
 800149c:	40000400 	.word	0x40000400

080014a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014b0:	d114      	bne.n	80014dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014b2:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <HAL_TIM_Base_MspInit+0x68>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b6:	4a14      	ldr	r2, [pc, #80]	@ (8001508 <HAL_TIM_Base_MspInit+0x68>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80014be:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_TIM_Base_MspInit+0x68>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	201c      	movs	r0, #28
 80014d0:	f000 fc69 	bl	8001da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014d4:	201c      	movs	r0, #28
 80014d6:	f000 fc82 	bl	8001dde <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80014da:	e010      	b.n	80014fe <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0a      	ldr	r2, [pc, #40]	@ (800150c <HAL_TIM_Base_MspInit+0x6c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d10b      	bne.n	80014fe <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014e6:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <HAL_TIM_Base_MspInit+0x68>)
 80014e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ea:	4a07      	ldr	r2, [pc, #28]	@ (8001508 <HAL_TIM_Base_MspInit+0x68>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014f2:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <HAL_TIM_Base_MspInit+0x68>)
 80014f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000
 800150c:	40000400 	.word	0x40000400

08001510 <_ZN5TimIt21PeriodElapsedCallbackEP19__TIM_HandleTypeDef>:


//---------------- Callbacks------------------

// Function to allow the HAL callback to access the private tick function
void TimIt::PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>:


//--------------------------------------------
// Constructor implementation
TimBase::TimBase(TIM_TypeDef* instance, TIM_HandleTypeDef* htim) :
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
    _instance(instance),
	_htim(htim)
 8001530:	4a08      	ldr	r2, [pc, #32]	@ (8001554 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x30>)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	601a      	str	r2, [r3, #0]
    _instance(instance),
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	68ba      	ldr	r2, [r7, #8]
 800153a:	605a      	str	r2, [r3, #4]
	_htim(htim)
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	609a      	str	r2, [r3, #8]
{
    init(); // Call private initialization
 8001542:	68f8      	ldr	r0, [r7, #12]
 8001544:	f000 f808 	bl	8001558 <_ZN7TimBase4initEv>
}
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	080064cc 	.word	0x080064cc

08001558 <_ZN7TimBase4initEv>:
		HAL_TIM_Base_MspDeInit(_htim);
	}
}

// Internal initialization logic
void TimBase::init() {
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    // Check if the instance is TIM3 (assuming TIM3 is index 2 for the F1 series)
    if (_instance == TIM3) {
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4a10      	ldr	r2, [pc, #64]	@ (80015a8 <_ZN7TimBase4initEv+0x50>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d108      	bne.n	800157c <_ZN7TimBase4initEv+0x24>
        if (_is_init[2]) {
 800156a:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <_ZN7TimBase4initEv+0x54>)
 800156c:	789b      	ldrb	r3, [r3, #2]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d113      	bne.n	800159a <_ZN7TimBase4initEv+0x42>
            return; // Already initialized, exit
        }
        _is_init[2] = true;
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <_ZN7TimBase4initEv+0x54>)
 8001574:	2201      	movs	r2, #1
 8001576:	709a      	strb	r2, [r3, #2]
        // Call the initialization function generated by STM32CubeIDE/MX
        MX_TIM3_Init();
 8001578:	f7ff ff42 	bl	8001400 <MX_TIM3_Init>
    }
    // Check if the instance is TIM2 (assuming TIM2 is index 1 for the F1 series)
    if (_instance == TIM2) {
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001584:	d10c      	bne.n	80015a0 <_ZN7TimBase4initEv+0x48>
        if (_is_init[1]) {
 8001586:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <_ZN7TimBase4initEv+0x54>)
 8001588:	785b      	ldrb	r3, [r3, #1]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d107      	bne.n	800159e <_ZN7TimBase4initEv+0x46>
            return; // Already initialized, exit
        }
        _is_init[1] = true;
 800158e:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <_ZN7TimBase4initEv+0x54>)
 8001590:	2201      	movs	r2, #1
 8001592:	705a      	strb	r2, [r3, #1]
        // Call the initialization function generated by STM32CubeIDE/MX
        MX_TIM2_Init();
 8001594:	f7ff fee4 	bl	8001360 <MX_TIM2_Init>
 8001598:	e002      	b.n	80015a0 <_ZN7TimBase4initEv+0x48>
            return; // Already initialized, exit
 800159a:	bf00      	nop
 800159c:	e000      	b.n	80015a0 <_ZN7TimBase4initEv+0x48>
            return; // Already initialized, exit
 800159e:	bf00      	nop
    }
}
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40000400 	.word	0x40000400
 80015ac:	2000022c 	.word	0x2000022c

080015b0 <_ZN7TimBase5startEv>:

// Start the timer in base mode
HAL_StatusTypeDef TimBase::start() {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
    return HAL_TIM_Base_Start(_htim);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	4618      	mov	r0, r3
 80015be:	f002 fb87 	bl	8003cd0 <HAL_TIM_Base_Start>
 80015c2:	4603      	mov	r3, r0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_ZN7TimBase4stopEv>:

// Stop the timer in base mode
HAL_StatusTypeDef TimBase::stop() {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
    return HAL_TIM_Base_Stop(_htim);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	4618      	mov	r0, r3
 80015da:	f002 fbe1 	bl	8003da0 <HAL_TIM_Base_Stop>
 80015de:	4603      	mov	r3, r0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <_ZN7TimBase4readEv>:

// Read the counter value directly from the register
uint32_t TimBase::read() {
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
    return _htim->Instance->CNT;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_ZN7TimBase5resetEv>:

// Reset the counter value
void TimBase::reset() {
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	_htim->Instance->CNT = 0;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2200      	movs	r2, #0
 8001614:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
	...

08001624 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>:



// Constructor: Takes the timer instance and handle
TimIt::TimIt(TIM_TypeDef* instance, TIM_HandleTypeDef* htim):
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
	TimBase(instance, htim),
	_tick(0)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	68b9      	ldr	r1, [r7, #8]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff74 	bl	8001524 <_ZN7TimBaseC1EP11TIM_TypeDefP19__TIM_HandleTypeDef>
 800163c:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x48>)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	68f9      	ldr	r1, [r7, #12]
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	e9c1 2304 	strd	r2, r3, [r1, #16]
{
#if USE_HAL_TIM_REGISTER_CALLBACKS != 1
#error "USE_HAL-TIM_TEGISTER_CALLBACKS must be set to 1 in stm32l4xx_conf.h"
#endif
	htim->PeriodElapsedCallback = PeriodElapsedCallback;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a07      	ldr	r2, [pc, #28]	@ (8001670 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x4c>)
 8001654:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	ISR_LIST.add(this);
 8001658:	68f9      	ldr	r1, [r7, #12]
 800165a:	4806      	ldr	r0, [pc, #24]	@ (8001674 <_ZN5TimItC1EP11TIM_TypeDefP19__TIM_HandleTypeDef+0x50>)
 800165c:	f000 f885 	bl	800176a <_ZN3ISRI5TimItLj4EE3addEPS0_>
}
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	080064b8 	.word	0x080064b8
 8001670:	08001511 	.word	0x08001511
 8001674:	20000230 	.word	0x20000230

08001678 <_ZN5TimIt5startEv>:
TimIt::~TimIt(){
	ISR_LIST.remove(this);
}

// Overridden start function to start the timer in interrupt mode
HAL_StatusTypeDef TimIt::start(){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Start_IT(_htim);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	4618      	mov	r0, r3
 8001686:	f002 fbb3 	bl	8003df0 <HAL_TIM_Base_Start_IT>
 800168a:	4603      	mov	r3, r0
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <_ZN5TimIt4stopEv>:
// Overridden stop function to stop the timer in interrupt mode
HAL_StatusTypeDef TimIt::stop(){
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Stop_IT(_htim);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f002 fc15 	bl	8003ed0 <HAL_TIM_Base_Stop_IT>
 80016a6:	4603      	mov	r3, r0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <_ZN5TimIt4readEv>:

// Read function returns the 64-bit tick count
uint64_t TimIt::read(){
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	return _tick = 0;
 80016b8:	6879      	ldr	r1, [r7, #4]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	f04f 0300 	mov.w	r3, #0
 80016c2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
}
 80016cc:	4610      	mov	r0, r2
 80016ce:	4619      	mov	r1, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <_ZN5TimIt5resetEv>:
// Reset function resets the tick count
void TimIt::reset(void){
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
	_tick = 0;
 80016e2:	6879      	ldr	r1, [r7, #4]
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <_ZN5TimIt8delay_MsEyy>:
 * @brief Non-blocking delay check function.
 * @param start_time The previously recorded time stamp.
 * @param delay_time The desired delay duration in milliseconds.
 * @return true if the delay time has elapsed.
 */
bool TimIt::delay_Ms(uint64_t start_time, uint64_t delay_time){
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	e9c7 2300 	strd	r2, r3, [r7]
	return (read()- start_time >= delay_time);
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f7ff ffd1 	bl	80016b0 <_ZN5TimIt4readEv>
 800170e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001712:	1a84      	subs	r4, r0, r2
 8001714:	eb61 0503 	sbc.w	r5, r1, r3
 8001718:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800171c:	4294      	cmp	r4, r2
 800171e:	eb75 0303 	sbcs.w	r3, r5, r3
 8001722:	bf2c      	ite	cs
 8001724:	2301      	movcs	r3, #1
 8001726:	2300      	movcc	r3, #0
 8001728:	b2db      	uxtb	r3, r3
}
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bdb0      	pop	{r4, r5, r7, pc}

08001732 <_ZN3ISRI5TimItLj4EEC1Ev>:
    ISR() : count_(0) {
 8001732:	b480      	push	{r7}
 8001734:	b085      	sub	sp, #20
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
        for (size_t i = 0; i < MAX; ++i) {
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	e007      	b.n	8001756 <_ZN3ISRI5TimItLj4EEC1Ev+0x24>
            list_[i] = nullptr;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	2100      	movs	r1, #0
 800174c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	3301      	adds	r3, #1
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2b03      	cmp	r3, #3
 800175a:	d9f4      	bls.n	8001746 <_ZN3ISRI5TimItLj4EEC1Ev+0x14>
    }
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4618      	mov	r0, r3
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <_ZN3ISRI5TimItLj4EE3addEPS0_>:
    bool add(T* obj) {
 800176a:	b480      	push	{r7}
 800176c:	b085      	sub	sp, #20
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d101      	bne.n	800177e <_ZN3ISRI5TimItLj4EE3addEPS0_+0x14>
 800177a:	2300      	movs	r3, #0
 800177c:	e023      	b.n	80017c6 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	e00b      	b.n	800179c <_ZN3ISRI5TimItLj4EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	429a      	cmp	r2, r3
 8001790:	d101      	bne.n	8001796 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x2c>
                return true;  // already in list
 8001792:	2301      	movs	r3, #1
 8001794:	e017      	b.n	80017c6 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	3301      	adds	r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	68fa      	ldr	r2, [r7, #12]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d3ee      	bcc.n	8001784 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x1a>
        if (count_ >= MAX) {
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d901      	bls.n	80017b2 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x48>
            return false; // list full
 80017ae:	2300      	movs	r3, #0
 80017b0:	e009      	b.n	80017c6 <_ZN3ISRI5TimItLj4EE3addEPS0_+0x5c>
        list_[count_++] = obj;
 80017b2:	6839      	ldr	r1, [r7, #0]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	1c58      	adds	r0, r3, #1
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6110      	str	r0, [r2, #16]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 80017c4:	2301      	movs	r3, #1
    }
 80017c6:	4618      	mov	r0, r3
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
	...

080017d4 <_Z41__static_initialization_and_destruction_0v>:

// Local tick function to increment the counter
void TimIt::tick(){
	_tick++;
}
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
ISR<TimIt, TIM_ISR_MAX> TimIt::ISR_LIST;
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80017da:	f7ff ffaa 	bl	8001732 <_ZN3ISRI5TimItLj4EEC1Ev>
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000230 	.word	0x20000230

080017e8 <_GLOBAL__sub_I__ZN7TimBase8_is_initE>:
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	f7ff fff2 	bl	80017d4 <_Z41__static_initialization_and_destruction_0v>
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <MX_USART2_UART_Init>:

}
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <MX_USART2_UART_Init+0x58>)
 80017fa:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <MX_USART2_UART_Init+0x5c>)
 80017fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017fe:	4b13      	ldr	r3, [pc, #76]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001806:	4b11      	ldr	r3, [pc, #68]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <MX_USART2_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <MX_USART2_UART_Init+0x58>)
 800181a:	220c      	movs	r2, #12
 800181c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001824:	4b09      	ldr	r3, [pc, #36]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182a:	4b08      	ldr	r3, [pc, #32]	@ (800184c <MX_USART2_UART_Init+0x58>)
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001830:	4b06      	ldr	r3, [pc, #24]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001832:	2200      	movs	r2, #0
 8001834:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001836:	4805      	ldr	r0, [pc, #20]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001838:	f003 f81e 	bl	8004878 <HAL_UART_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001842:	f7ff fce6 	bl	8001212 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200002fc 	.word	0x200002fc
 8001850:	40004400 	.word	0x40004400

08001854 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b0ae      	sub	sp, #184	@ 0xb8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800186c:	f107 031c 	add.w	r3, r7, #28
 8001870:	2288      	movs	r2, #136	@ 0x88
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f004 fd41 	bl	80062fc <memset>
  if(uartHandle->Instance==USART1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a74      	ldr	r2, [pc, #464]	@ (8001a50 <HAL_UART_MspInit+0x1fc>)
 8001880:	4293      	cmp	r3, r2
 8001882:	f040 8098 	bne.w	80019b6 <HAL_UART_MspInit+0x162>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001886:	2301      	movs	r3, #1
 8001888:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800188a:	2300      	movs	r3, #0
 800188c:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	4618      	mov	r0, r3
 8001894:	f001 fcfc 	bl	8003290 <HAL_RCCEx_PeriphCLKConfig>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800189e:	f7ff fcb8 	bl	8001212 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80018a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a6:	4a6b      	ldr	r2, [pc, #428]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80018a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ae:	4b69      	ldr	r3, [pc, #420]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80018b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018b6:	61bb      	str	r3, [r7, #24]
 80018b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	4b66      	ldr	r3, [pc, #408]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018be:	4a65      	ldr	r2, [pc, #404]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c6:	4b63      	ldr	r3, [pc, #396]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018d2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018ec:	2307      	movs	r3, #7
 80018ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018f6:	4619      	mov	r1, r3
 80018f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fc:	f000 fc70 	bl	80021e0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001900:	4b55      	ldr	r3, [pc, #340]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001902:	4a56      	ldr	r2, [pc, #344]	@ (8001a5c <HAL_UART_MspInit+0x208>)
 8001904:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8001906:	4b54      	ldr	r3, [pc, #336]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001908:	2202      	movs	r2, #2
 800190a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800190c:	4b52      	ldr	r3, [pc, #328]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001912:	4b51      	ldr	r3, [pc, #324]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001914:	2200      	movs	r2, #0
 8001916:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001918:	4b4f      	ldr	r3, [pc, #316]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 800191a:	2280      	movs	r2, #128	@ 0x80
 800191c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800191e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001920:	2200      	movs	r2, #0
 8001922:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001924:	4b4c      	ldr	r3, [pc, #304]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001926:	2200      	movs	r2, #0
 8001928:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800192a:	4b4b      	ldr	r3, [pc, #300]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 800192c:	2220      	movs	r2, #32
 800192e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001930:	4b49      	ldr	r3, [pc, #292]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001932:	2200      	movs	r2, #0
 8001934:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001936:	4848      	ldr	r0, [pc, #288]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 8001938:	f000 fa6c 	bl	8001e14 <HAL_DMA_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8001942:	f7ff fc66 	bl	8001212 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a43      	ldr	r2, [pc, #268]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 800194a:	675a      	str	r2, [r3, #116]	@ 0x74
 800194c:	4a42      	ldr	r2, [pc, #264]	@ (8001a58 <HAL_UART_MspInit+0x204>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001952:	4b43      	ldr	r3, [pc, #268]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 8001954:	4a43      	ldr	r2, [pc, #268]	@ (8001a64 <HAL_UART_MspInit+0x210>)
 8001956:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8001958:	4b41      	ldr	r3, [pc, #260]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 800195a:	2202      	movs	r2, #2
 800195c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800195e:	4b40      	ldr	r3, [pc, #256]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 8001960:	2210      	movs	r2, #16
 8001962:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001964:	4b3e      	ldr	r3, [pc, #248]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800196a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 800196c:	2280      	movs	r2, #128	@ 0x80
 800196e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001970:	4b3b      	ldr	r3, [pc, #236]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001976:	4b3a      	ldr	r3, [pc, #232]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800197c:	4b38      	ldr	r3, [pc, #224]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001982:	4b37      	ldr	r3, [pc, #220]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001988:	4835      	ldr	r0, [pc, #212]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 800198a:	f000 fa43 	bl	8001e14 <HAL_DMA_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_UART_MspInit+0x144>
    {
      Error_Handler();
 8001994:	f7ff fc3d 	bl	8001212 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a31      	ldr	r2, [pc, #196]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 800199c:	671a      	str	r2, [r3, #112]	@ 0x70
 800199e:	4a30      	ldr	r2, [pc, #192]	@ (8001a60 <HAL_UART_MspInit+0x20c>)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2100      	movs	r1, #0
 80019a8:	2025      	movs	r0, #37	@ 0x25
 80019aa:	f000 f9fc 	bl	8001da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019ae:	2025      	movs	r0, #37	@ 0x25
 80019b0:	f000 fa15 	bl	8001dde <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019b4:	e048      	b.n	8001a48 <HAL_UART_MspInit+0x1f4>
  else if(uartHandle->Instance==USART2)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a2b      	ldr	r2, [pc, #172]	@ (8001a68 <HAL_UART_MspInit+0x214>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d143      	bne.n	8001a48 <HAL_UART_MspInit+0x1f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019c0:	2302      	movs	r3, #2
 80019c2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	4618      	mov	r0, r3
 80019ce:	f001 fc5f 	bl	8003290 <HAL_RCCEx_PeriphCLKConfig>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <HAL_UART_MspInit+0x188>
      Error_Handler();
 80019d8:	f7ff fc1b 	bl	8001212 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80019de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80019e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80019e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80019ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f4:	4b17      	ldr	r3, [pc, #92]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f8:	4a16      	ldr	r2, [pc, #88]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a00:	4b14      	ldr	r3, [pc, #80]	@ (8001a54 <HAL_UART_MspInit+0x200>)
 8001a02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a0c:	230c      	movs	r3, #12
 8001a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a12:	2302      	movs	r3, #2
 8001a14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a24:	2307      	movs	r3, #7
 8001a26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a34:	f000 fbd4 	bl	80021e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2026      	movs	r0, #38	@ 0x26
 8001a3e:	f000 f9b2 	bl	8001da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a42:	2026      	movs	r0, #38	@ 0x26
 8001a44:	f000 f9cb 	bl	8001dde <HAL_NVIC_EnableIRQ>
}
 8001a48:	bf00      	nop
 8001a4a:	37b8      	adds	r7, #184	@ 0xb8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40013800 	.word	0x40013800
 8001a54:	40021000 	.word	0x40021000
 8001a58:	200003b4 	.word	0x200003b4
 8001a5c:	40020058 	.word	0x40020058
 8001a60:	200003fc 	.word	0x200003fc
 8001a64:	40020044 	.word	0x40020044
 8001a68:	40004400 	.word	0x40004400

08001a6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001aa4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a70:	f7ff fc64 	bl	800133c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a74:	480c      	ldr	r0, [pc, #48]	@ (8001aa8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a76:	490d      	ldr	r1, [pc, #52]	@ (8001aac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a78:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab0 <LoopForever+0xe>)
  movs r3, #0
 8001a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a7c:	e002      	b.n	8001a84 <LoopCopyDataInit>

08001a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a82:	3304      	adds	r3, #4

08001a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a88:	d3f9      	bcc.n	8001a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab8 <LoopForever+0x16>)
  movs r3, #0
 8001a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a90:	e001      	b.n	8001a96 <LoopFillZerobss>

08001a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a94:	3204      	adds	r2, #4

08001a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a98:	d3fb      	bcc.n	8001a92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a9a:	f004 fc37 	bl	800630c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a9e:	f7ff fa5d 	bl	8000f5c <main>

08001aa2 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa2:	e7fe      	b.n	8001aa2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001aa4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001ab0:	080064f4 	.word	0x080064f4
  ldr r2, =_sbss
 8001ab4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001ab8:	20000588 	.word	0x20000588

08001abc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001abc:	e7fe      	b.n	8001abc <ADC1_2_IRQHandler>

08001abe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac8:	2003      	movs	r0, #3
 8001aca:	f000 f961 	bl	8001d90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ace:	200f      	movs	r0, #15
 8001ad0:	f000 f80e 	bl	8001af0 <HAL_InitTick>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d002      	beq.n	8001ae0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	71fb      	strb	r3, [r7, #7]
 8001ade:	e001      	b.n	8001ae4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ae0:	f7ff fb9e 	bl	8001220 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001af8:	2300      	movs	r3, #0
 8001afa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001afc:	4b17      	ldr	r3, [pc, #92]	@ (8001b5c <HAL_InitTick+0x6c>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d023      	beq.n	8001b4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b04:	4b16      	ldr	r3, [pc, #88]	@ (8001b60 <HAL_InitTick+0x70>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b14      	ldr	r3, [pc, #80]	@ (8001b5c <HAL_InitTick+0x6c>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f96d 	bl	8001dfa <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10f      	bne.n	8001b46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b0f      	cmp	r3, #15
 8001b2a:	d809      	bhi.n	8001b40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295
 8001b34:	f000 f937 	bl	8001da6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b38:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <HAL_InitTick+0x74>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6013      	str	r3, [r2, #0]
 8001b3e:	e007      	b.n	8001b50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	73fb      	strb	r3, [r7, #15]
 8001b44:	e004      	b.n	8001b50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	73fb      	strb	r3, [r7, #15]
 8001b4a:	e001      	b.n	8001b50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000008 	.word	0x20000008
 8001b60:	20000000 	.word	0x20000000
 8001b64:	20000004 	.word	0x20000004

08001b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_IncTick+0x20>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <HAL_IncTick+0x24>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4413      	add	r3, r2
 8001b78:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <HAL_IncTick+0x24>)
 8001b7a:	6013      	str	r3, [r2, #0]
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	20000444 	.word	0x20000444

08001b90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return uwTick;
 8001b94:	4b03      	ldr	r3, [pc, #12]	@ (8001ba4 <HAL_GetTick+0x14>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20000444 	.word	0x20000444

08001ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb0:	f7ff ffee 	bl	8001b90 <HAL_GetTick>
 8001bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc0:	d005      	beq.n	8001bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bec <HAL_Delay+0x44>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4413      	add	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bce:	bf00      	nop
 8001bd0:	f7ff ffde 	bl	8001b90 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d8f7      	bhi.n	8001bd0 <HAL_Delay+0x28>
  {
  }
}
 8001be0:	bf00      	nop
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000008 	.word	0x20000008

08001bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c00:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <__NVIC_SetPriorityGrouping+0x44>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c22:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <__NVIC_SetPriorityGrouping+0x44>)
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	60d3      	str	r3, [r2, #12]
}
 8001c28:	bf00      	nop
 8001c2a:	3714      	adds	r7, #20
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c3c:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <__NVIC_GetPriorityGrouping+0x18>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	0a1b      	lsrs	r3, r3, #8
 8001c42:	f003 0307 	and.w	r3, r3, #7
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	db0b      	blt.n	8001c7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	f003 021f 	and.w	r2, r3, #31
 8001c6c:	4907      	ldr	r1, [pc, #28]	@ (8001c8c <__NVIC_EnableIRQ+0x38>)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	2001      	movs	r0, #1
 8001c76:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000e100 	.word	0xe000e100

08001c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	6039      	str	r1, [r7, #0]
 8001c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	db0a      	blt.n	8001cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	490c      	ldr	r1, [pc, #48]	@ (8001cdc <__NVIC_SetPriority+0x4c>)
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	0112      	lsls	r2, r2, #4
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb8:	e00a      	b.n	8001cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4908      	ldr	r1, [pc, #32]	@ (8001ce0 <__NVIC_SetPriority+0x50>)
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	3b04      	subs	r3, #4
 8001cc8:	0112      	lsls	r2, r2, #4
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	440b      	add	r3, r1
 8001cce:	761a      	strb	r2, [r3, #24]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	e000e100 	.word	0xe000e100
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b089      	sub	sp, #36	@ 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f1c3 0307 	rsb	r3, r3, #7
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	bf28      	it	cs
 8001d02:	2304      	movcs	r3, #4
 8001d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	2b06      	cmp	r3, #6
 8001d0c:	d902      	bls.n	8001d14 <NVIC_EncodePriority+0x30>
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3b03      	subs	r3, #3
 8001d12:	e000      	b.n	8001d16 <NVIC_EncodePriority+0x32>
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d18:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43da      	mvns	r2, r3
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	401a      	ands	r2, r3
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	fa01 f303 	lsl.w	r3, r1, r3
 8001d36:	43d9      	mvns	r1, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3c:	4313      	orrs	r3, r2
         );
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3724      	adds	r7, #36	@ 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
	...

08001d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3b01      	subs	r3, #1
 8001d58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d5c:	d301      	bcc.n	8001d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e00f      	b.n	8001d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <SysTick_Config+0x40>)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6a:	210f      	movs	r1, #15
 8001d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d70:	f7ff ff8e 	bl	8001c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <SysTick_Config+0x40>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7a:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <SysTick_Config+0x40>)
 8001d7c:	2207      	movs	r2, #7
 8001d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	e000e010 	.word	0xe000e010

08001d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff ff29 	bl	8001bf0 <__NVIC_SetPriorityGrouping>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b086      	sub	sp, #24
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	4603      	mov	r3, r0
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001db8:	f7ff ff3e 	bl	8001c38 <__NVIC_GetPriorityGrouping>
 8001dbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	68b9      	ldr	r1, [r7, #8]
 8001dc2:	6978      	ldr	r0, [r7, #20]
 8001dc4:	f7ff ff8e 	bl	8001ce4 <NVIC_EncodePriority>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff5d 	bl	8001c90 <__NVIC_SetPriority>
}
 8001dd6:	bf00      	nop
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff ff31 	bl	8001c54 <__NVIC_EnableIRQ>
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7ff ffa2 	bl	8001d4c <SysTick_Config>
 8001e08:	4603      	mov	r3, r0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
	...

08001e14 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e098      	b.n	8001f58 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8001f64 <HAL_DMA_Init+0x150>)
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d80f      	bhi.n	8001e52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	461a      	mov	r2, r3
 8001e38:	4b4b      	ldr	r3, [pc, #300]	@ (8001f68 <HAL_DMA_Init+0x154>)
 8001e3a:	4413      	add	r3, r2
 8001e3c:	4a4b      	ldr	r2, [pc, #300]	@ (8001f6c <HAL_DMA_Init+0x158>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	091b      	lsrs	r3, r3, #4
 8001e44:	009a      	lsls	r2, r3, #2
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a48      	ldr	r2, [pc, #288]	@ (8001f70 <HAL_DMA_Init+0x15c>)
 8001e4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e50:	e00e      	b.n	8001e70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	4b46      	ldr	r3, [pc, #280]	@ (8001f74 <HAL_DMA_Init+0x160>)
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a43      	ldr	r2, [pc, #268]	@ (8001f6c <HAL_DMA_Init+0x158>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	091b      	lsrs	r3, r3, #4
 8001e64:	009a      	lsls	r2, r3, #2
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a42      	ldr	r2, [pc, #264]	@ (8001f78 <HAL_DMA_Init+0x164>)
 8001e6e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2202      	movs	r2, #2
 8001e74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e8a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001e94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ea0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001eca:	d039      	beq.n	8001f40 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	4a27      	ldr	r2, [pc, #156]	@ (8001f70 <HAL_DMA_Init+0x15c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d11a      	bne.n	8001f0c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ed6:	4b29      	ldr	r3, [pc, #164]	@ (8001f7c <HAL_DMA_Init+0x168>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	f003 031c 	and.w	r3, r3, #28
 8001ee2:	210f      	movs	r1, #15
 8001ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	4924      	ldr	r1, [pc, #144]	@ (8001f7c <HAL_DMA_Init+0x168>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ef0:	4b22      	ldr	r3, [pc, #136]	@ (8001f7c <HAL_DMA_Init+0x168>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6859      	ldr	r1, [r3, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efc:	f003 031c 	and.w	r3, r3, #28
 8001f00:	fa01 f303 	lsl.w	r3, r1, r3
 8001f04:	491d      	ldr	r1, [pc, #116]	@ (8001f7c <HAL_DMA_Init+0x168>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]
 8001f0a:	e019      	b.n	8001f40 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f80 <HAL_DMA_Init+0x16c>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f14:	f003 031c 	and.w	r3, r3, #28
 8001f18:	210f      	movs	r1, #15
 8001f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1e:	43db      	mvns	r3, r3
 8001f20:	4917      	ldr	r1, [pc, #92]	@ (8001f80 <HAL_DMA_Init+0x16c>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001f26:	4b16      	ldr	r3, [pc, #88]	@ (8001f80 <HAL_DMA_Init+0x16c>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6859      	ldr	r1, [r3, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	f003 031c 	and.w	r3, r3, #28
 8001f36:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3a:	4911      	ldr	r1, [pc, #68]	@ (8001f80 <HAL_DMA_Init+0x16c>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	40020407 	.word	0x40020407
 8001f68:	bffdfff8 	.word	0xbffdfff8
 8001f6c:	cccccccd 	.word	0xcccccccd
 8001f70:	40020000 	.word	0x40020000
 8001f74:	bffdfbf8 	.word	0xbffdfbf8
 8001f78:	40020400 	.word	0x40020400
 8001f7c:	400200a8 	.word	0x400200a8
 8001f80:	400204a8 	.word	0x400204a8

08001f84 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d008      	beq.n	8001fae <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2204      	movs	r2, #4
 8001fa0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e022      	b.n	8001ff4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 020e 	bic.w	r2, r2, #14
 8001fbc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f022 0201 	bic.w	r2, r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	f003 021c 	and.w	r2, r3, #28
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	2101      	movs	r1, #1
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d005      	beq.n	8002024 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2204      	movs	r2, #4
 800201c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	73fb      	strb	r3, [r7, #15]
 8002022:	e029      	b.n	8002078 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 020e 	bic.w	r2, r2, #14
 8002032:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0201 	bic.w	r2, r2, #1
 8002042:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002048:	f003 021c 	and.w	r2, r3, #28
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002050:	2101      	movs	r1, #1
 8002052:	fa01 f202 	lsl.w	r2, r1, r2
 8002056:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	4798      	blx	r3
    }
  }
  return status;
 8002078:	7bfb      	ldrb	r3, [r7, #15]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209e:	f003 031c 	and.w	r3, r3, #28
 80020a2:	2204      	movs	r2, #4
 80020a4:	409a      	lsls	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d026      	beq.n	80020fc <HAL_DMA_IRQHandler+0x7a>
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d021      	beq.n	80020fc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0320 	and.w	r3, r3, #32
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d107      	bne.n	80020d6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0204 	bic.w	r2, r2, #4
 80020d4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	f003 021c 	and.w	r2, r3, #28
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	2104      	movs	r1, #4
 80020e4:	fa01 f202 	lsl.w	r2, r1, r2
 80020e8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d071      	beq.n	80021d6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80020fa:	e06c      	b.n	80021d6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002100:	f003 031c 	and.w	r3, r3, #28
 8002104:	2202      	movs	r2, #2
 8002106:	409a      	lsls	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4013      	ands	r3, r2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d02e      	beq.n	800216e <HAL_DMA_IRQHandler+0xec>
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d029      	beq.n	800216e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0320 	and.w	r3, r3, #32
 8002124:	2b00      	cmp	r3, #0
 8002126:	d10b      	bne.n	8002140 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 020a 	bic.w	r2, r2, #10
 8002136:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002144:	f003 021c 	and.w	r2, r3, #28
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214c:	2102      	movs	r1, #2
 800214e:	fa01 f202 	lsl.w	r2, r1, r2
 8002152:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002160:	2b00      	cmp	r3, #0
 8002162:	d038      	beq.n	80021d6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800216c:	e033      	b.n	80021d6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	f003 031c 	and.w	r3, r3, #28
 8002176:	2208      	movs	r2, #8
 8002178:	409a      	lsls	r2, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4013      	ands	r3, r2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d02a      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x156>
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	f003 0308 	and.w	r3, r3, #8
 8002188:	2b00      	cmp	r3, #0
 800218a:	d025      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 020e 	bic.w	r2, r2, #14
 800219a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a0:	f003 021c 	and.w	r2, r3, #28
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a8:	2101      	movs	r1, #1
 80021aa:	fa01 f202 	lsl.w	r2, r1, r2
 80021ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d004      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80021d6:	bf00      	nop
 80021d8:	bf00      	nop
}
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b087      	sub	sp, #28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ee:	e17f      	b.n	80024f0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	2101      	movs	r1, #1
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	4013      	ands	r3, r2
 80021fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 8171 	beq.w	80024ea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 0303 	and.w	r3, r3, #3
 8002210:	2b01      	cmp	r3, #1
 8002212:	d005      	beq.n	8002220 <HAL_GPIO_Init+0x40>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d130      	bne.n	8002282 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	2203      	movs	r2, #3
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	43db      	mvns	r3, r3
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	4013      	ands	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	68da      	ldr	r2, [r3, #12]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002256:	2201      	movs	r2, #1
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4013      	ands	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	091b      	lsrs	r3, r3, #4
 800226c:	f003 0201 	and.w	r2, r3, #1
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 0303 	and.w	r3, r3, #3
 800228a:	2b03      	cmp	r3, #3
 800228c:	d118      	bne.n	80022c0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002292:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002294:	2201      	movs	r2, #1
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	08db      	lsrs	r3, r3, #3
 80022aa:	f003 0201 	and.w	r2, r3, #1
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f003 0303 	and.w	r3, r3, #3
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d017      	beq.n	80022fc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	2203      	movs	r2, #3
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4013      	ands	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	693a      	ldr	r2, [r7, #16]
 80022fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f003 0303 	and.w	r3, r3, #3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d123      	bne.n	8002350 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	08da      	lsrs	r2, r3, #3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3208      	adds	r2, #8
 8002310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	220f      	movs	r2, #15
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4013      	ands	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	4313      	orrs	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	08da      	lsrs	r2, r3, #3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3208      	adds	r2, #8
 800234a:	6939      	ldr	r1, [r7, #16]
 800234c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	2203      	movs	r2, #3
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 0203 	and.w	r2, r3, #3
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 80ac 	beq.w	80024ea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002392:	4b5f      	ldr	r3, [pc, #380]	@ (8002510 <HAL_GPIO_Init+0x330>)
 8002394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002396:	4a5e      	ldr	r2, [pc, #376]	@ (8002510 <HAL_GPIO_Init+0x330>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6613      	str	r3, [r2, #96]	@ 0x60
 800239e:	4b5c      	ldr	r3, [pc, #368]	@ (8002510 <HAL_GPIO_Init+0x330>)
 80023a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
 80023a8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023aa:	4a5a      	ldr	r2, [pc, #360]	@ (8002514 <HAL_GPIO_Init+0x334>)
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	089b      	lsrs	r3, r3, #2
 80023b0:	3302      	adds	r3, #2
 80023b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	220f      	movs	r2, #15
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43db      	mvns	r3, r3
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	4013      	ands	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023d4:	d025      	beq.n	8002422 <HAL_GPIO_Init+0x242>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002518 <HAL_GPIO_Init+0x338>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d01f      	beq.n	800241e <HAL_GPIO_Init+0x23e>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a4e      	ldr	r2, [pc, #312]	@ (800251c <HAL_GPIO_Init+0x33c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d019      	beq.n	800241a <HAL_GPIO_Init+0x23a>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002520 <HAL_GPIO_Init+0x340>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d013      	beq.n	8002416 <HAL_GPIO_Init+0x236>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002524 <HAL_GPIO_Init+0x344>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d00d      	beq.n	8002412 <HAL_GPIO_Init+0x232>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002528 <HAL_GPIO_Init+0x348>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d007      	beq.n	800240e <HAL_GPIO_Init+0x22e>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a4a      	ldr	r2, [pc, #296]	@ (800252c <HAL_GPIO_Init+0x34c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d101      	bne.n	800240a <HAL_GPIO_Init+0x22a>
 8002406:	2306      	movs	r3, #6
 8002408:	e00c      	b.n	8002424 <HAL_GPIO_Init+0x244>
 800240a:	2307      	movs	r3, #7
 800240c:	e00a      	b.n	8002424 <HAL_GPIO_Init+0x244>
 800240e:	2305      	movs	r3, #5
 8002410:	e008      	b.n	8002424 <HAL_GPIO_Init+0x244>
 8002412:	2304      	movs	r3, #4
 8002414:	e006      	b.n	8002424 <HAL_GPIO_Init+0x244>
 8002416:	2303      	movs	r3, #3
 8002418:	e004      	b.n	8002424 <HAL_GPIO_Init+0x244>
 800241a:	2302      	movs	r3, #2
 800241c:	e002      	b.n	8002424 <HAL_GPIO_Init+0x244>
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <HAL_GPIO_Init+0x244>
 8002422:	2300      	movs	r3, #0
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	f002 0203 	and.w	r2, r2, #3
 800242a:	0092      	lsls	r2, r2, #2
 800242c:	4093      	lsls	r3, r2
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002434:	4937      	ldr	r1, [pc, #220]	@ (8002514 <HAL_GPIO_Init+0x334>)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	089b      	lsrs	r3, r3, #2
 800243a:	3302      	adds	r3, #2
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002442:	4b3b      	ldr	r3, [pc, #236]	@ (8002530 <HAL_GPIO_Init+0x350>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002466:	4a32      	ldr	r2, [pc, #200]	@ (8002530 <HAL_GPIO_Init+0x350>)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800246c:	4b30      	ldr	r3, [pc, #192]	@ (8002530 <HAL_GPIO_Init+0x350>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002490:	4a27      	ldr	r2, [pc, #156]	@ (8002530 <HAL_GPIO_Init+0x350>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002496:	4b26      	ldr	r3, [pc, #152]	@ (8002530 <HAL_GPIO_Init+0x350>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	43db      	mvns	r3, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4013      	ands	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002530 <HAL_GPIO_Init+0x350>)
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <HAL_GPIO_Init+0x350>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024e4:	4a12      	ldr	r2, [pc, #72]	@ (8002530 <HAL_GPIO_Init+0x350>)
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	3301      	adds	r3, #1
 80024ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	fa22 f303 	lsr.w	r3, r2, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f47f ae78 	bne.w	80021f0 <HAL_GPIO_Init+0x10>
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	371c      	adds	r7, #28
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40021000 	.word	0x40021000
 8002514:	40010000 	.word	0x40010000
 8002518:	48000400 	.word	0x48000400
 800251c:	48000800 	.word	0x48000800
 8002520:	48000c00 	.word	0x48000c00
 8002524:	48001000 	.word	0x48001000
 8002528:	48001400 	.word	0x48001400
 800252c:	48001800 	.word	0x48001800
 8002530:	40010400 	.word	0x40010400

08002534 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	807b      	strh	r3, [r7, #2]
 8002540:	4613      	mov	r3, r2
 8002542:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002544:	787b      	ldrb	r3, [r7, #1]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800254a:	887a      	ldrh	r2, [r7, #2]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002550:	e002      	b.n	8002558 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002552:	887a      	ldrh	r2, [r7, #2]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002576:	887a      	ldrh	r2, [r7, #2]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4013      	ands	r3, r2
 800257c:	041a      	lsls	r2, r3, #16
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	43d9      	mvns	r1, r3
 8002582:	887b      	ldrh	r3, [r7, #2]
 8002584:	400b      	ands	r3, r1
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	619a      	str	r2, [r3, #24]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025a2:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025a4:	695a      	ldr	r2, [r3, #20]
 80025a6:	88fb      	ldrh	r3, [r7, #6]
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d006      	beq.n	80025bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025ae:	4a05      	ldr	r2, [pc, #20]	@ (80025c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025b0:	88fb      	ldrh	r3, [r7, #6]
 80025b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025b4:	88fb      	ldrh	r3, [r7, #6]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fe f8fc 	bl	80007b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80025bc:	bf00      	nop
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40010400 	.word	0x40010400

080025c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80025cc:	4b04      	ldr	r3, [pc, #16]	@ (80025e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40007000 	.word	0x40007000

080025e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025f2:	d130      	bne.n	8002656 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80025f4:	4b23      	ldr	r3, [pc, #140]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002600:	d038      	beq.n	8002674 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002602:	4b20      	ldr	r3, [pc, #128]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800260a:	4a1e      	ldr	r2, [pc, #120]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800260c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002610:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002612:	4b1d      	ldr	r3, [pc, #116]	@ (8002688 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2232      	movs	r2, #50	@ 0x32
 8002618:	fb02 f303 	mul.w	r3, r2, r3
 800261c:	4a1b      	ldr	r2, [pc, #108]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	0c9b      	lsrs	r3, r3, #18
 8002624:	3301      	adds	r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002628:	e002      	b.n	8002630 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	3b01      	subs	r3, #1
 800262e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002630:	4b14      	ldr	r3, [pc, #80]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800263c:	d102      	bne.n	8002644 <HAL_PWREx_ControlVoltageScaling+0x60>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f2      	bne.n	800262a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002644:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800264c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002650:	d110      	bne.n	8002674 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e00f      	b.n	8002676 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002656:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800265e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002662:	d007      	beq.n	8002674 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002664:	4b07      	ldr	r3, [pc, #28]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800266c:	4a05      	ldr	r2, [pc, #20]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800266e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002672:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40007000 	.word	0x40007000
 8002688:	20000000 	.word	0x20000000
 800268c:	431bde83 	.word	0x431bde83

08002690 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e3ca      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026a2:	4b97      	ldr	r3, [pc, #604]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ac:	4b94      	ldr	r3, [pc, #592]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0310 	and.w	r3, r3, #16
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f000 80e4 	beq.w	800288c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <HAL_RCC_OscConfig+0x4a>
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	2b0c      	cmp	r3, #12
 80026ce:	f040 808b 	bne.w	80027e8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	f040 8087 	bne.w	80027e8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026da:	4b89      	ldr	r3, [pc, #548]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d005      	beq.n	80026f2 <HAL_RCC_OscConfig+0x62>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e3a2      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a1a      	ldr	r2, [r3, #32]
 80026f6:	4b82      	ldr	r3, [pc, #520]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0308 	and.w	r3, r3, #8
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d004      	beq.n	800270c <HAL_RCC_OscConfig+0x7c>
 8002702:	4b7f      	ldr	r3, [pc, #508]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800270a:	e005      	b.n	8002718 <HAL_RCC_OscConfig+0x88>
 800270c:	4b7c      	ldr	r3, [pc, #496]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800270e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002712:	091b      	lsrs	r3, r3, #4
 8002714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002718:	4293      	cmp	r3, r2
 800271a:	d223      	bcs.n	8002764 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	4618      	mov	r0, r3
 8002722:	f000 fd55 	bl	80031d0 <RCC_SetFlashLatencyFromMSIRange>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e383      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002730:	4b73      	ldr	r3, [pc, #460]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a72      	ldr	r2, [pc, #456]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002736:	f043 0308 	orr.w	r3, r3, #8
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	4b70      	ldr	r3, [pc, #448]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	496d      	ldr	r1, [pc, #436]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800274a:	4313      	orrs	r3, r2
 800274c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800274e:	4b6c      	ldr	r3, [pc, #432]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	021b      	lsls	r3, r3, #8
 800275c:	4968      	ldr	r1, [pc, #416]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800275e:	4313      	orrs	r3, r2
 8002760:	604b      	str	r3, [r1, #4]
 8002762:	e025      	b.n	80027b0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002764:	4b66      	ldr	r3, [pc, #408]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a65      	ldr	r2, [pc, #404]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800276a:	f043 0308 	orr.w	r3, r3, #8
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	4b63      	ldr	r3, [pc, #396]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4960      	ldr	r1, [pc, #384]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002782:	4b5f      	ldr	r3, [pc, #380]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	495b      	ldr	r1, [pc, #364]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d109      	bne.n	80027b0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 fd15 	bl	80031d0 <RCC_SetFlashLatencyFromMSIRange>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e343      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027b0:	f000 fc4a 	bl	8003048 <HAL_RCC_GetSysClockFreq>
 80027b4:	4602      	mov	r2, r0
 80027b6:	4b52      	ldr	r3, [pc, #328]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	091b      	lsrs	r3, r3, #4
 80027bc:	f003 030f 	and.w	r3, r3, #15
 80027c0:	4950      	ldr	r1, [pc, #320]	@ (8002904 <HAL_RCC_OscConfig+0x274>)
 80027c2:	5ccb      	ldrb	r3, [r1, r3]
 80027c4:	f003 031f 	and.w	r3, r3, #31
 80027c8:	fa22 f303 	lsr.w	r3, r2, r3
 80027cc:	4a4e      	ldr	r2, [pc, #312]	@ (8002908 <HAL_RCC_OscConfig+0x278>)
 80027ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027d0:	4b4e      	ldr	r3, [pc, #312]	@ (800290c <HAL_RCC_OscConfig+0x27c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff f98b 	bl	8001af0 <HAL_InitTick>
 80027da:	4603      	mov	r3, r0
 80027dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d052      	beq.n	800288a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	e327      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d032      	beq.n	8002856 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027f0:	4b43      	ldr	r3, [pc, #268]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a42      	ldr	r2, [pc, #264]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027fc:	f7ff f9c8 	bl	8001b90 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002804:	f7ff f9c4 	bl	8001b90 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e310      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002816:	4b3a      	ldr	r3, [pc, #232]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002822:	4b37      	ldr	r3, [pc, #220]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a36      	ldr	r2, [pc, #216]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002828:	f043 0308 	orr.w	r3, r3, #8
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b34      	ldr	r3, [pc, #208]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	4931      	ldr	r1, [pc, #196]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800283c:	4313      	orrs	r3, r2
 800283e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002840:	4b2f      	ldr	r3, [pc, #188]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	021b      	lsls	r3, r3, #8
 800284e:	492c      	ldr	r1, [pc, #176]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002850:	4313      	orrs	r3, r2
 8002852:	604b      	str	r3, [r1, #4]
 8002854:	e01a      	b.n	800288c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002856:	4b2a      	ldr	r3, [pc, #168]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a29      	ldr	r2, [pc, #164]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800285c:	f023 0301 	bic.w	r3, r3, #1
 8002860:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002862:	f7ff f995 	bl	8001b90 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800286a:	f7ff f991 	bl	8001b90 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e2dd      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800287c:	4b20      	ldr	r3, [pc, #128]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0302 	and.w	r3, r3, #2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1f0      	bne.n	800286a <HAL_RCC_OscConfig+0x1da>
 8002888:	e000      	b.n	800288c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800288a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	d074      	beq.n	8002982 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b08      	cmp	r3, #8
 800289c:	d005      	beq.n	80028aa <HAL_RCC_OscConfig+0x21a>
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b0c      	cmp	r3, #12
 80028a2:	d10e      	bne.n	80028c2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d10b      	bne.n	80028c2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028aa:	4b15      	ldr	r3, [pc, #84]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d064      	beq.n	8002980 <HAL_RCC_OscConfig+0x2f0>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d160      	bne.n	8002980 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e2ba      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ca:	d106      	bne.n	80028da <HAL_RCC_OscConfig+0x24a>
 80028cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028d6:	6013      	str	r3, [r2, #0]
 80028d8:	e026      	b.n	8002928 <HAL_RCC_OscConfig+0x298>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028e2:	d115      	bne.n	8002910 <HAL_RCC_OscConfig+0x280>
 80028e4:	4b06      	ldr	r3, [pc, #24]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a05      	ldr	r2, [pc, #20]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	4b03      	ldr	r3, [pc, #12]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a02      	ldr	r2, [pc, #8]	@ (8002900 <HAL_RCC_OscConfig+0x270>)
 80028f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	e014      	b.n	8002928 <HAL_RCC_OscConfig+0x298>
 80028fe:	bf00      	nop
 8002900:	40021000 	.word	0x40021000
 8002904:	08006468 	.word	0x08006468
 8002908:	20000000 	.word	0x20000000
 800290c:	20000004 	.word	0x20000004
 8002910:	4ba0      	ldr	r3, [pc, #640]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a9f      	ldr	r2, [pc, #636]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b9d      	ldr	r3, [pc, #628]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a9c      	ldr	r2, [pc, #624]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d013      	beq.n	8002958 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7ff f92e 	bl	8001b90 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002938:	f7ff f92a 	bl	8001b90 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b64      	cmp	r3, #100	@ 0x64
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e276      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800294a:	4b92      	ldr	r3, [pc, #584]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0x2a8>
 8002956:	e014      	b.n	8002982 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7ff f91a 	bl	8001b90 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002960:	f7ff f916 	bl	8001b90 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b64      	cmp	r3, #100	@ 0x64
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e262      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002972:	4b88      	ldr	r3, [pc, #544]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x2d0>
 800297e:	e000      	b.n	8002982 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d060      	beq.n	8002a50 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	2b04      	cmp	r3, #4
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_OscConfig+0x310>
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	2b0c      	cmp	r3, #12
 8002998:	d119      	bne.n	80029ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2b02      	cmp	r3, #2
 800299e:	d116      	bne.n	80029ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a0:	4b7c      	ldr	r3, [pc, #496]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d005      	beq.n	80029b8 <HAL_RCC_OscConfig+0x328>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e23f      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b8:	4b76      	ldr	r3, [pc, #472]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	061b      	lsls	r3, r3, #24
 80029c6:	4973      	ldr	r1, [pc, #460]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029cc:	e040      	b.n	8002a50 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d023      	beq.n	8002a1e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d6:	4b6f      	ldr	r3, [pc, #444]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a6e      	ldr	r2, [pc, #440]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 80029dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e2:	f7ff f8d5 	bl	8001b90 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ea:	f7ff f8d1 	bl	8001b90 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e21d      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029fc:	4b65      	ldr	r3, [pc, #404]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0f0      	beq.n	80029ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a08:	4b62      	ldr	r3, [pc, #392]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	061b      	lsls	r3, r3, #24
 8002a16:	495f      	ldr	r1, [pc, #380]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	604b      	str	r3, [r1, #4]
 8002a1c:	e018      	b.n	8002a50 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a5c      	ldr	r2, [pc, #368]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7ff f8b1 	bl	8001b90 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a30:	e008      	b.n	8002a44 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a32:	f7ff f8ad 	bl	8001b90 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e1f9      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a44:	4b53      	ldr	r3, [pc, #332]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1f0      	bne.n	8002a32 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d03c      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d01c      	beq.n	8002a9e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a64:	4b4b      	ldr	r3, [pc, #300]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a6a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a74:	f7ff f88c 	bl	8001b90 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a7c:	f7ff f888 	bl	8001b90 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e1d4      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a8e:	4b41      	ldr	r3, [pc, #260]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0ef      	beq.n	8002a7c <HAL_RCC_OscConfig+0x3ec>
 8002a9c:	e01b      	b.n	8002ad6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a9e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aa4:	4a3b      	ldr	r2, [pc, #236]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	f023 0301 	bic.w	r3, r3, #1
 8002aaa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aae:	f7ff f86f 	bl	8001b90 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ab6:	f7ff f86b 	bl	8001b90 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e1b7      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ac8:	4b32      	ldr	r3, [pc, #200]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1ef      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0304 	and.w	r3, r3, #4
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 80a6 	beq.w	8002c30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10d      	bne.n	8002b10 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af4:	4b27      	ldr	r3, [pc, #156]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af8:	4a26      	ldr	r2, [pc, #152]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002afe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b00:	4b24      	ldr	r3, [pc, #144]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b10:	4b21      	ldr	r3, [pc, #132]	@ (8002b98 <HAL_RCC_OscConfig+0x508>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d118      	bne.n	8002b4e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b98 <HAL_RCC_OscConfig+0x508>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a1d      	ldr	r2, [pc, #116]	@ (8002b98 <HAL_RCC_OscConfig+0x508>)
 8002b22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b28:	f7ff f832 	bl	8001b90 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b30:	f7ff f82e 	bl	8001b90 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e17a      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b42:	4b15      	ldr	r3, [pc, #84]	@ (8002b98 <HAL_RCC_OscConfig+0x508>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0f0      	beq.n	8002b30 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d108      	bne.n	8002b68 <HAL_RCC_OscConfig+0x4d8>
 8002b56:	4b0f      	ldr	r3, [pc, #60]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b66:	e029      	b.n	8002bbc <HAL_RCC_OscConfig+0x52c>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b05      	cmp	r3, #5
 8002b6e:	d115      	bne.n	8002b9c <HAL_RCC_OscConfig+0x50c>
 8002b70:	4b08      	ldr	r3, [pc, #32]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b76:	4a07      	ldr	r2, [pc, #28]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b78:	f043 0304 	orr.w	r3, r3, #4
 8002b7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b80:	4b04      	ldr	r3, [pc, #16]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b86:	4a03      	ldr	r2, [pc, #12]	@ (8002b94 <HAL_RCC_OscConfig+0x504>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b90:	e014      	b.n	8002bbc <HAL_RCC_OscConfig+0x52c>
 8002b92:	bf00      	nop
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40007000 	.word	0x40007000
 8002b9c:	4b9c      	ldr	r3, [pc, #624]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba2:	4a9b      	ldr	r2, [pc, #620]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002ba4:	f023 0301 	bic.w	r3, r3, #1
 8002ba8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bac:	4b98      	ldr	r3, [pc, #608]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb2:	4a97      	ldr	r2, [pc, #604]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002bb4:	f023 0304 	bic.w	r3, r3, #4
 8002bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d016      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc4:	f7fe ffe4 	bl	8001b90 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bca:	e00a      	b.n	8002be2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bcc:	f7fe ffe0 	bl	8001b90 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e12a      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002be2:	4b8b      	ldr	r3, [pc, #556]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d0ed      	beq.n	8002bcc <HAL_RCC_OscConfig+0x53c>
 8002bf0:	e015      	b.n	8002c1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf2:	f7fe ffcd 	bl	8001b90 <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bf8:	e00a      	b.n	8002c10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfa:	f7fe ffc9 	bl	8001b90 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e113      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c10:	4b7f      	ldr	r3, [pc, #508]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1ed      	bne.n	8002bfa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c1e:	7ffb      	ldrb	r3, [r7, #31]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d105      	bne.n	8002c30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c24:	4b7a      	ldr	r3, [pc, #488]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c28:	4a79      	ldr	r2, [pc, #484]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c2e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 80fe 	beq.w	8002e36 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	f040 80d0 	bne.w	8002de4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c44:	4b72      	ldr	r3, [pc, #456]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f003 0203 	and.w	r2, r3, #3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d130      	bne.n	8002cba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	3b01      	subs	r3, #1
 8002c64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d127      	bne.n	8002cba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c74:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d11f      	bne.n	8002cba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c84:	2a07      	cmp	r2, #7
 8002c86:	bf14      	ite	ne
 8002c88:	2201      	movne	r2, #1
 8002c8a:	2200      	moveq	r2, #0
 8002c8c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d113      	bne.n	8002cba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d109      	bne.n	8002cba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	085b      	lsrs	r3, r3, #1
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d06e      	beq.n	8002d98 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	2b0c      	cmp	r3, #12
 8002cbe:	d069      	beq.n	8002d94 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cc0:	4b53      	ldr	r3, [pc, #332]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d105      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002ccc:	4b50      	ldr	r3, [pc, #320]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e0ad      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002cdc:	4b4c      	ldr	r3, [pc, #304]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a4b      	ldr	r2, [pc, #300]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002ce2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ce6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ce8:	f7fe ff52 	bl	8001b90 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf0:	f7fe ff4e 	bl	8001b90 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e09a      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d02:	4b43      	ldr	r3, [pc, #268]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f0      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d0e:	4b40      	ldr	r3, [pc, #256]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	4b40      	ldr	r3, [pc, #256]	@ (8002e14 <HAL_RCC_OscConfig+0x784>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d1e:	3a01      	subs	r2, #1
 8002d20:	0112      	lsls	r2, r2, #4
 8002d22:	4311      	orrs	r1, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d28:	0212      	lsls	r2, r2, #8
 8002d2a:	4311      	orrs	r1, r2
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d30:	0852      	lsrs	r2, r2, #1
 8002d32:	3a01      	subs	r2, #1
 8002d34:	0552      	lsls	r2, r2, #21
 8002d36:	4311      	orrs	r1, r2
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d3c:	0852      	lsrs	r2, r2, #1
 8002d3e:	3a01      	subs	r2, #1
 8002d40:	0652      	lsls	r2, r2, #25
 8002d42:	4311      	orrs	r1, r2
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d48:	0912      	lsrs	r2, r2, #4
 8002d4a:	0452      	lsls	r2, r2, #17
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	4930      	ldr	r1, [pc, #192]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d54:	4b2e      	ldr	r3, [pc, #184]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a2d      	ldr	r2, [pc, #180]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d60:	4b2b      	ldr	r3, [pc, #172]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a2a      	ldr	r2, [pc, #168]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d6c:	f7fe ff10 	bl	8001b90 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d74:	f7fe ff0c 	bl	8001b90 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e058      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d86:	4b22      	ldr	r3, [pc, #136]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0f0      	beq.n	8002d74 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d92:	e050      	b.n	8002e36 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e04f      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d98:	4b1d      	ldr	r3, [pc, #116]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d148      	bne.n	8002e36 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002da4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a19      	ldr	r2, [pc, #100]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002daa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002db0:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	4a16      	ldr	r2, [pc, #88]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002db6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002dbc:	f7fe fee8 	bl	8001b90 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc4:	f7fe fee4 	bl	8001b90 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e030      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0f0      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x734>
 8002de2:	e028      	b.n	8002e36 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	2b0c      	cmp	r3, #12
 8002de8:	d023      	beq.n	8002e32 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dea:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a08      	ldr	r2, [pc, #32]	@ (8002e10 <HAL_RCC_OscConfig+0x780>)
 8002df0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7fe fecb 	bl	8001b90 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dfc:	e00c      	b.n	8002e18 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfe:	f7fe fec7 	bl	8001b90 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d905      	bls.n	8002e18 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e013      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
 8002e10:	40021000 	.word	0x40021000
 8002e14:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e18:	4b09      	ldr	r3, [pc, #36]	@ (8002e40 <HAL_RCC_OscConfig+0x7b0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1ec      	bne.n	8002dfe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e24:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <HAL_RCC_OscConfig+0x7b0>)
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	4905      	ldr	r1, [pc, #20]	@ (8002e40 <HAL_RCC_OscConfig+0x7b0>)
 8002e2a:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <HAL_RCC_OscConfig+0x7b4>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	60cb      	str	r3, [r1, #12]
 8002e30:	e001      	b.n	8002e36 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3720      	adds	r7, #32
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40021000 	.word	0x40021000
 8002e44:	feeefffc 	.word	0xfeeefffc

08002e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0e7      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e5c:	4b75      	ldr	r3, [pc, #468]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d910      	bls.n	8002e8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6a:	4b72      	ldr	r3, [pc, #456]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f023 0207 	bic.w	r2, r3, #7
 8002e72:	4970      	ldr	r1, [pc, #448]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e7a:	4b6e      	ldr	r3, [pc, #440]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d001      	beq.n	8002e8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0cf      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d010      	beq.n	8002eba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	4b66      	ldr	r3, [pc, #408]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d908      	bls.n	8002eba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea8:	4b63      	ldr	r3, [pc, #396]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	4960      	ldr	r1, [pc, #384]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d04c      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b03      	cmp	r3, #3
 8002ecc:	d107      	bne.n	8002ede <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ece:	4b5a      	ldr	r3, [pc, #360]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d121      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0a6      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d107      	bne.n	8002ef6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ee6:	4b54      	ldr	r3, [pc, #336]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d115      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e09a      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d107      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002efe:	4b4e      	ldr	r3, [pc, #312]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d109      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e08e      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e086      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f1e:	4b46      	ldr	r3, [pc, #280]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f023 0203 	bic.w	r2, r3, #3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4943      	ldr	r1, [pc, #268]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f30:	f7fe fe2e 	bl	8001b90 <HAL_GetTick>
 8002f34:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f36:	e00a      	b.n	8002f4e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f38:	f7fe fe2a 	bl	8001b90 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e06e      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4e:	4b3a      	ldr	r3, [pc, #232]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 020c 	and.w	r2, r3, #12
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d1eb      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d010      	beq.n	8002f8e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	4b31      	ldr	r3, [pc, #196]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d208      	bcs.n	8002f8e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f7c:	4b2e      	ldr	r3, [pc, #184]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	492b      	ldr	r1, [pc, #172]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f8e:	4b29      	ldr	r3, [pc, #164]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d210      	bcs.n	8002fbe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9c:	4b25      	ldr	r3, [pc, #148]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f023 0207 	bic.w	r2, r3, #7
 8002fa4:	4923      	ldr	r1, [pc, #140]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fac:	4b21      	ldr	r3, [pc, #132]	@ (8003034 <HAL_RCC_ClockConfig+0x1ec>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d001      	beq.n	8002fbe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e036      	b.n	800302c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d008      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fca:	4b1b      	ldr	r3, [pc, #108]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	4918      	ldr	r1, [pc, #96]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d009      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fe8:	4b13      	ldr	r3, [pc, #76]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	4910      	ldr	r1, [pc, #64]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ffc:	f000 f824 	bl	8003048 <HAL_RCC_GetSysClockFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b0d      	ldr	r3, [pc, #52]	@ (8003038 <HAL_RCC_ClockConfig+0x1f0>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	490b      	ldr	r1, [pc, #44]	@ (800303c <HAL_RCC_ClockConfig+0x1f4>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	fa22 f303 	lsr.w	r3, r2, r3
 8003018:	4a09      	ldr	r2, [pc, #36]	@ (8003040 <HAL_RCC_ClockConfig+0x1f8>)
 800301a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800301c:	4b09      	ldr	r3, [pc, #36]	@ (8003044 <HAL_RCC_ClockConfig+0x1fc>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7fe fd65 	bl	8001af0 <HAL_InitTick>
 8003026:	4603      	mov	r3, r0
 8003028:	72fb      	strb	r3, [r7, #11]

  return status;
 800302a:	7afb      	ldrb	r3, [r7, #11]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40022000 	.word	0x40022000
 8003038:	40021000 	.word	0x40021000
 800303c:	08006468 	.word	0x08006468
 8003040:	20000000 	.word	0x20000000
 8003044:	20000004 	.word	0x20000004

08003048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003048:	b480      	push	{r7}
 800304a:	b089      	sub	sp, #36	@ 0x24
 800304c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800304e:	2300      	movs	r3, #0
 8003050:	61fb      	str	r3, [r7, #28]
 8003052:	2300      	movs	r3, #0
 8003054:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003056:	4b3e      	ldr	r3, [pc, #248]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003060:	4b3b      	ldr	r3, [pc, #236]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <HAL_RCC_GetSysClockFreq+0x34>
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	2b0c      	cmp	r3, #12
 8003074:	d121      	bne.n	80030ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d11e      	bne.n	80030ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800307c:	4b34      	ldr	r3, [pc, #208]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	2b00      	cmp	r3, #0
 8003086:	d107      	bne.n	8003098 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003088:	4b31      	ldr	r3, [pc, #196]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 800308a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800308e:	0a1b      	lsrs	r3, r3, #8
 8003090:	f003 030f 	and.w	r3, r3, #15
 8003094:	61fb      	str	r3, [r7, #28]
 8003096:	e005      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003098:	4b2d      	ldr	r3, [pc, #180]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	091b      	lsrs	r3, r3, #4
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80030a4:	4a2b      	ldr	r2, [pc, #172]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x10c>)
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10d      	bne.n	80030d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030b8:	e00a      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d102      	bne.n	80030c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030c0:	4b25      	ldr	r3, [pc, #148]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x110>)
 80030c2:	61bb      	str	r3, [r7, #24]
 80030c4:	e004      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	2b08      	cmp	r3, #8
 80030ca:	d101      	bne.n	80030d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030cc:	4b23      	ldr	r3, [pc, #140]	@ (800315c <HAL_RCC_GetSysClockFreq+0x114>)
 80030ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	2b0c      	cmp	r3, #12
 80030d4:	d134      	bne.n	8003140 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f003 0303 	and.w	r3, r3, #3
 80030de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d003      	beq.n	80030ee <HAL_RCC_GetSysClockFreq+0xa6>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	d003      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0xac>
 80030ec:	e005      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80030ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x110>)
 80030f0:	617b      	str	r3, [r7, #20]
      break;
 80030f2:	e005      	b.n	8003100 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80030f4:	4b19      	ldr	r3, [pc, #100]	@ (800315c <HAL_RCC_GetSysClockFreq+0x114>)
 80030f6:	617b      	str	r3, [r7, #20]
      break;
 80030f8:	e002      	b.n	8003100 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	617b      	str	r3, [r7, #20]
      break;
 80030fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003100:	4b13      	ldr	r3, [pc, #76]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	3301      	adds	r3, #1
 800310c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800310e:	4b10      	ldr	r3, [pc, #64]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	fb03 f202 	mul.w	r2, r3, r2
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	fbb2 f3f3 	udiv	r3, r2, r3
 8003124:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003126:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x108>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	0e5b      	lsrs	r3, r3, #25
 800312c:	f003 0303 	and.w	r3, r3, #3
 8003130:	3301      	adds	r3, #1
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	fbb2 f3f3 	udiv	r3, r2, r3
 800313e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003140:	69bb      	ldr	r3, [r7, #24]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3724      	adds	r7, #36	@ 0x24
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	40021000 	.word	0x40021000
 8003154:	08006480 	.word	0x08006480
 8003158:	00f42400 	.word	0x00f42400
 800315c:	007a1200 	.word	0x007a1200

08003160 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003164:	4b03      	ldr	r3, [pc, #12]	@ (8003174 <HAL_RCC_GetHCLKFreq+0x14>)
 8003166:	681b      	ldr	r3, [r3, #0]
}
 8003168:	4618      	mov	r0, r3
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	20000000 	.word	0x20000000

08003178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800317c:	f7ff fff0 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 8003180:	4602      	mov	r2, r0
 8003182:	4b06      	ldr	r3, [pc, #24]	@ (800319c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	0a1b      	lsrs	r3, r3, #8
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	4904      	ldr	r1, [pc, #16]	@ (80031a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800318e:	5ccb      	ldrb	r3, [r1, r3]
 8003190:	f003 031f 	and.w	r3, r3, #31
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003198:	4618      	mov	r0, r3
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40021000 	.word	0x40021000
 80031a0:	08006478 	.word	0x08006478

080031a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80031a8:	f7ff ffda 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 80031ac:	4602      	mov	r2, r0
 80031ae:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	0adb      	lsrs	r3, r3, #11
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	4904      	ldr	r1, [pc, #16]	@ (80031cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80031ba:	5ccb      	ldrb	r3, [r1, r3]
 80031bc:	f003 031f 	and.w	r3, r3, #31
 80031c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40021000 	.word	0x40021000
 80031cc:	08006478 	.word	0x08006478

080031d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031d8:	2300      	movs	r3, #0
 80031da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031e8:	f7ff f9ee 	bl	80025c8 <HAL_PWREx_GetVoltageRange>
 80031ec:	6178      	str	r0, [r7, #20]
 80031ee:	e014      	b.n	800321a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031f0:	4b25      	ldr	r3, [pc, #148]	@ (8003288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f4:	4a24      	ldr	r2, [pc, #144]	@ (8003288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80031fc:	4b22      	ldr	r3, [pc, #136]	@ (8003288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003200:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003208:	f7ff f9de 	bl	80025c8 <HAL_PWREx_GetVoltageRange>
 800320c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800320e:	4b1e      	ldr	r3, [pc, #120]	@ (8003288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	4a1d      	ldr	r2, [pc, #116]	@ (8003288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003214:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003218:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003220:	d10b      	bne.n	800323a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b80      	cmp	r3, #128	@ 0x80
 8003226:	d919      	bls.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2ba0      	cmp	r3, #160	@ 0xa0
 800322c:	d902      	bls.n	8003234 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800322e:	2302      	movs	r3, #2
 8003230:	613b      	str	r3, [r7, #16]
 8003232:	e013      	b.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003234:	2301      	movs	r3, #1
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	e010      	b.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2b80      	cmp	r3, #128	@ 0x80
 800323e:	d902      	bls.n	8003246 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003240:	2303      	movs	r3, #3
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	e00a      	b.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b80      	cmp	r3, #128	@ 0x80
 800324a:	d102      	bne.n	8003252 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800324c:	2302      	movs	r3, #2
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	e004      	b.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b70      	cmp	r3, #112	@ 0x70
 8003256:	d101      	bne.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003258:	2301      	movs	r3, #1
 800325a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800325c:	4b0b      	ldr	r3, [pc, #44]	@ (800328c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f023 0207 	bic.w	r2, r3, #7
 8003264:	4909      	ldr	r1, [pc, #36]	@ (800328c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800326c:	4b07      	ldr	r3, [pc, #28]	@ (800328c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	429a      	cmp	r2, r3
 8003278:	d001      	beq.n	800327e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40021000 	.word	0x40021000
 800328c:	40022000 	.word	0x40022000

08003290 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003298:	2300      	movs	r3, #0
 800329a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800329c:	2300      	movs	r3, #0
 800329e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d041      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032b0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032b4:	d02a      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032b6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032ba:	d824      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032c0:	d008      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032c6:	d81e      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00a      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032d0:	d010      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032d2:	e018      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032d4:	4b86      	ldr	r3, [pc, #536]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	4a85      	ldr	r2, [pc, #532]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032e0:	e015      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3304      	adds	r3, #4
 80032e6:	2100      	movs	r1, #0
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 fabb 	bl	8003864 <RCCEx_PLLSAI1_Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032f2:	e00c      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3320      	adds	r3, #32
 80032f8:	2100      	movs	r1, #0
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 fba6 	bl	8003a4c <RCCEx_PLLSAI2_Config>
 8003300:	4603      	mov	r3, r0
 8003302:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003304:	e003      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	74fb      	strb	r3, [r7, #19]
      break;
 800330a:	e000      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800330c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800330e:	7cfb      	ldrb	r3, [r7, #19]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10b      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003314:	4b76      	ldr	r3, [pc, #472]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003322:	4973      	ldr	r1, [pc, #460]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800332a:	e001      	b.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800332c:	7cfb      	ldrb	r3, [r7, #19]
 800332e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d041      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003340:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003344:	d02a      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003346:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800334a:	d824      	bhi.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800334c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003350:	d008      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003352:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003356:	d81e      	bhi.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800335c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003360:	d010      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003362:	e018      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003364:	4b62      	ldr	r3, [pc, #392]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4a61      	ldr	r2, [pc, #388]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800336a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800336e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003370:	e015      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3304      	adds	r3, #4
 8003376:	2100      	movs	r1, #0
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fa73 	bl	8003864 <RCCEx_PLLSAI1_Config>
 800337e:	4603      	mov	r3, r0
 8003380:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003382:	e00c      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3320      	adds	r3, #32
 8003388:	2100      	movs	r1, #0
 800338a:	4618      	mov	r0, r3
 800338c:	f000 fb5e 	bl	8003a4c <RCCEx_PLLSAI2_Config>
 8003390:	4603      	mov	r3, r0
 8003392:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003394:	e003      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	74fb      	strb	r3, [r7, #19]
      break;
 800339a:	e000      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800339c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800339e:	7cfb      	ldrb	r3, [r7, #19]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10b      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033a4:	4b52      	ldr	r3, [pc, #328]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033b2:	494f      	ldr	r1, [pc, #316]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80033ba:	e001      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033bc:	7cfb      	ldrb	r3, [r7, #19]
 80033be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80a0 	beq.w	800350e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033d2:	4b47      	ldr	r3, [pc, #284]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033e2:	2300      	movs	r3, #0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00d      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e8:	4b41      	ldr	r3, [pc, #260]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ec:	4a40      	ldr	r2, [pc, #256]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80033f4:	4b3e      	ldr	r3, [pc, #248]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033fc:	60bb      	str	r3, [r7, #8]
 80033fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003400:	2301      	movs	r3, #1
 8003402:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003404:	4b3b      	ldr	r3, [pc, #236]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a3a      	ldr	r2, [pc, #232]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800340a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800340e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003410:	f7fe fbbe 	bl	8001b90 <HAL_GetTick>
 8003414:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003416:	e009      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003418:	f7fe fbba 	bl	8001b90 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d902      	bls.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	74fb      	strb	r3, [r7, #19]
        break;
 800342a:	e005      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800342c:	4b31      	ldr	r3, [pc, #196]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0ef      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d15c      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800343e:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003444:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003448:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d01f      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	429a      	cmp	r2, r3
 800345a:	d019      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800345c:	4b24      	ldr	r3, [pc, #144]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003466:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003468:	4b21      	ldr	r3, [pc, #132]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346e:	4a20      	ldr	r2, [pc, #128]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003478:	4b1d      	ldr	r3, [pc, #116]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800347a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800347e:	4a1c      	ldr	r2, [pc, #112]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003480:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003488:	4a19      	ldr	r2, [pc, #100]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d016      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349a:	f7fe fb79 	bl	8001b90 <HAL_GetTick>
 800349e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034a0:	e00b      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a2:	f7fe fb75 	bl	8001b90 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d902      	bls.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	74fb      	strb	r3, [r7, #19]
            break;
 80034b8:	e006      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ba:	4b0d      	ldr	r3, [pc, #52]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0ec      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80034c8:	7cfb      	ldrb	r3, [r7, #19]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10c      	bne.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034ce:	4b08      	ldr	r3, [pc, #32]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034de:	4904      	ldr	r1, [pc, #16]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034e6:	e009      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034e8:	7cfb      	ldrb	r3, [r7, #19]
 80034ea:	74bb      	strb	r3, [r7, #18]
 80034ec:	e006      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034ee:	bf00      	nop
 80034f0:	40021000 	.word	0x40021000
 80034f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f8:	7cfb      	ldrb	r3, [r7, #19]
 80034fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034fc:	7c7b      	ldrb	r3, [r7, #17]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d105      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003502:	4b9e      	ldr	r3, [pc, #632]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003506:	4a9d      	ldr	r2, [pc, #628]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003508:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800350c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00a      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800351a:	4b98      	ldr	r3, [pc, #608]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800351c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003520:	f023 0203 	bic.w	r2, r3, #3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003528:	4994      	ldr	r1, [pc, #592]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352a:	4313      	orrs	r3, r2
 800352c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00a      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800353c:	4b8f      	ldr	r3, [pc, #572]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800353e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003542:	f023 020c 	bic.w	r2, r3, #12
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800354a:	498c      	ldr	r1, [pc, #560]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354c:	4313      	orrs	r3, r2
 800354e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00a      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800355e:	4b87      	ldr	r3, [pc, #540]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003564:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356c:	4983      	ldr	r1, [pc, #524]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356e:	4313      	orrs	r3, r2
 8003570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00a      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003580:	4b7e      	ldr	r3, [pc, #504]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003586:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358e:	497b      	ldr	r1, [pc, #492]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0310 	and.w	r3, r3, #16
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00a      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035a2:	4b76      	ldr	r3, [pc, #472]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b0:	4972      	ldr	r1, [pc, #456]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0320 	and.w	r3, r3, #32
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00a      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035c4:	4b6d      	ldr	r3, [pc, #436]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035d2:	496a      	ldr	r1, [pc, #424]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00a      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035e6:	4b65      	ldr	r3, [pc, #404]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f4:	4961      	ldr	r1, [pc, #388]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00a      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003608:	4b5c      	ldr	r3, [pc, #368]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003616:	4959      	ldr	r1, [pc, #356]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00a      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800362a:	4b54      	ldr	r3, [pc, #336]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003630:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003638:	4950      	ldr	r1, [pc, #320]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800364c:	4b4b      	ldr	r3, [pc, #300]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003652:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365a:	4948      	ldr	r1, [pc, #288]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800366e:	4b43      	ldr	r3, [pc, #268]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003674:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367c:	493f      	ldr	r1, [pc, #252]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d028      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003690:	4b3a      	ldr	r3, [pc, #232]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003696:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800369e:	4937      	ldr	r1, [pc, #220]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036ae:	d106      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036b0:	4b32      	ldr	r3, [pc, #200]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4a31      	ldr	r2, [pc, #196]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ba:	60d3      	str	r3, [r2, #12]
 80036bc:	e011      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036c6:	d10c      	bne.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3304      	adds	r3, #4
 80036cc:	2101      	movs	r1, #1
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 f8c8 	bl	8003864 <RCCEx_PLLSAI1_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036d8:	7cfb      	ldrb	r3, [r7, #19]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036de:	7cfb      	ldrb	r3, [r7, #19]
 80036e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d028      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036ee:	4b23      	ldr	r3, [pc, #140]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fc:	491f      	ldr	r1, [pc, #124]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003708:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800370c:	d106      	bne.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800370e:	4b1b      	ldr	r3, [pc, #108]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	4a1a      	ldr	r2, [pc, #104]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003718:	60d3      	str	r3, [r2, #12]
 800371a:	e011      	b.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003724:	d10c      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	3304      	adds	r3, #4
 800372a:	2101      	movs	r1, #1
 800372c:	4618      	mov	r0, r3
 800372e:	f000 f899 	bl	8003864 <RCCEx_PLLSAI1_Config>
 8003732:	4603      	mov	r3, r0
 8003734:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003736:	7cfb      	ldrb	r3, [r7, #19]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800373c:	7cfb      	ldrb	r3, [r7, #19]
 800373e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d02b      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800374c:	4b0b      	ldr	r3, [pc, #44]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003752:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375a:	4908      	ldr	r1, [pc, #32]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003766:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800376a:	d109      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800376c:	4b03      	ldr	r3, [pc, #12]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	4a02      	ldr	r2, [pc, #8]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003772:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003776:	60d3      	str	r3, [r2, #12]
 8003778:	e014      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800377a:	bf00      	nop
 800377c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003784:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003788:	d10c      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	3304      	adds	r3, #4
 800378e:	2101      	movs	r1, #1
 8003790:	4618      	mov	r0, r3
 8003792:	f000 f867 	bl	8003864 <RCCEx_PLLSAI1_Config>
 8003796:	4603      	mov	r3, r0
 8003798:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800379a:	7cfb      	ldrb	r3, [r7, #19]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80037a0:	7cfb      	ldrb	r3, [r7, #19]
 80037a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d02f      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037be:	4928      	ldr	r1, [pc, #160]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037ce:	d10d      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3304      	adds	r3, #4
 80037d4:	2102      	movs	r1, #2
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 f844 	bl	8003864 <RCCEx_PLLSAI1_Config>
 80037dc:	4603      	mov	r3, r0
 80037de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037e0:	7cfb      	ldrb	r3, [r7, #19]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d014      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037e6:	7cfb      	ldrb	r3, [r7, #19]
 80037e8:	74bb      	strb	r3, [r7, #18]
 80037ea:	e011      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037f4:	d10c      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	3320      	adds	r3, #32
 80037fa:	2102      	movs	r1, #2
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 f925 	bl	8003a4c <RCCEx_PLLSAI2_Config>
 8003802:	4603      	mov	r3, r0
 8003804:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003806:	7cfb      	ldrb	r3, [r7, #19]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800380c:	7cfb      	ldrb	r3, [r7, #19]
 800380e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800381c:	4b10      	ldr	r3, [pc, #64]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003822:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800382a:	490d      	ldr	r1, [pc, #52]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00b      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800383e:	4b08      	ldr	r3, [pc, #32]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003844:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800384e:	4904      	ldr	r1, [pc, #16]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003850:	4313      	orrs	r3, r2
 8003852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003856:	7cbb      	ldrb	r3, [r7, #18]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40021000 	.word	0x40021000

08003864 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003872:	4b75      	ldr	r3, [pc, #468]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d018      	beq.n	80038b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800387e:	4b72      	ldr	r3, [pc, #456]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	f003 0203 	and.w	r2, r3, #3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	429a      	cmp	r2, r3
 800388c:	d10d      	bne.n	80038aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
       ||
 8003892:	2b00      	cmp	r3, #0
 8003894:	d009      	beq.n	80038aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003896:	4b6c      	ldr	r3, [pc, #432]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	091b      	lsrs	r3, r3, #4
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	1c5a      	adds	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
       ||
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d047      	beq.n	800393a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	73fb      	strb	r3, [r7, #15]
 80038ae:	e044      	b.n	800393a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b03      	cmp	r3, #3
 80038b6:	d018      	beq.n	80038ea <RCCEx_PLLSAI1_Config+0x86>
 80038b8:	2b03      	cmp	r3, #3
 80038ba:	d825      	bhi.n	8003908 <RCCEx_PLLSAI1_Config+0xa4>
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d002      	beq.n	80038c6 <RCCEx_PLLSAI1_Config+0x62>
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d009      	beq.n	80038d8 <RCCEx_PLLSAI1_Config+0x74>
 80038c4:	e020      	b.n	8003908 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038c6:	4b60      	ldr	r3, [pc, #384]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d11d      	bne.n	800390e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038d6:	e01a      	b.n	800390e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038d8:	4b5b      	ldr	r3, [pc, #364]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d116      	bne.n	8003912 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e8:	e013      	b.n	8003912 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038ea:	4b57      	ldr	r3, [pc, #348]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10f      	bne.n	8003916 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038f6:	4b54      	ldr	r3, [pc, #336]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d109      	bne.n	8003916 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003906:	e006      	b.n	8003916 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
      break;
 800390c:	e004      	b.n	8003918 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800390e:	bf00      	nop
 8003910:	e002      	b.n	8003918 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003912:	bf00      	nop
 8003914:	e000      	b.n	8003918 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003916:	bf00      	nop
    }

    if(status == HAL_OK)
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10d      	bne.n	800393a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800391e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6819      	ldr	r1, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	3b01      	subs	r3, #1
 8003930:	011b      	lsls	r3, r3, #4
 8003932:	430b      	orrs	r3, r1
 8003934:	4944      	ldr	r1, [pc, #272]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003936:	4313      	orrs	r3, r2
 8003938:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800393a:	7bfb      	ldrb	r3, [r7, #15]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d17d      	bne.n	8003a3c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003940:	4b41      	ldr	r3, [pc, #260]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a40      	ldr	r2, [pc, #256]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003946:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800394a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800394c:	f7fe f920 	bl	8001b90 <HAL_GetTick>
 8003950:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003952:	e009      	b.n	8003968 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003954:	f7fe f91c 	bl	8001b90 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d902      	bls.n	8003968 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	73fb      	strb	r3, [r7, #15]
        break;
 8003966:	e005      	b.n	8003974 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003968:	4b37      	ldr	r3, [pc, #220]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1ef      	bne.n	8003954 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003974:	7bfb      	ldrb	r3, [r7, #15]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d160      	bne.n	8003a3c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d111      	bne.n	80039a4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003980:	4b31      	ldr	r3, [pc, #196]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6892      	ldr	r2, [r2, #8]
 8003990:	0211      	lsls	r1, r2, #8
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	68d2      	ldr	r2, [r2, #12]
 8003996:	0912      	lsrs	r2, r2, #4
 8003998:	0452      	lsls	r2, r2, #17
 800399a:	430a      	orrs	r2, r1
 800399c:	492a      	ldr	r1, [pc, #168]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	610b      	str	r3, [r1, #16]
 80039a2:	e027      	b.n	80039f4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d112      	bne.n	80039d0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039aa:	4b27      	ldr	r3, [pc, #156]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80039b2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6892      	ldr	r2, [r2, #8]
 80039ba:	0211      	lsls	r1, r2, #8
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6912      	ldr	r2, [r2, #16]
 80039c0:	0852      	lsrs	r2, r2, #1
 80039c2:	3a01      	subs	r2, #1
 80039c4:	0552      	lsls	r2, r2, #21
 80039c6:	430a      	orrs	r2, r1
 80039c8:	491f      	ldr	r1, [pc, #124]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	610b      	str	r3, [r1, #16]
 80039ce:	e011      	b.n	80039f4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6892      	ldr	r2, [r2, #8]
 80039e0:	0211      	lsls	r1, r2, #8
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6952      	ldr	r2, [r2, #20]
 80039e6:	0852      	lsrs	r2, r2, #1
 80039e8:	3a01      	subs	r2, #1
 80039ea:	0652      	lsls	r2, r2, #25
 80039ec:	430a      	orrs	r2, r1
 80039ee:	4916      	ldr	r1, [pc, #88]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039f4:	4b14      	ldr	r3, [pc, #80]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a13      	ldr	r2, [pc, #76]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a00:	f7fe f8c6 	bl	8001b90 <HAL_GetTick>
 8003a04:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a06:	e009      	b.n	8003a1c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a08:	f7fe f8c2 	bl	8001b90 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d902      	bls.n	8003a1c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	73fb      	strb	r3, [r7, #15]
          break;
 8003a1a:	e005      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d0ef      	beq.n	8003a08 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a2e:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	4904      	ldr	r1, [pc, #16]	@ (8003a48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40021000 	.word	0x40021000

08003a4c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a56:	2300      	movs	r3, #0
 8003a58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a5a:	4b6a      	ldr	r3, [pc, #424]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d018      	beq.n	8003a98 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a66:	4b67      	ldr	r3, [pc, #412]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0203 	and.w	r2, r3, #3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d10d      	bne.n	8003a92 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
       ||
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d009      	beq.n	8003a92 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a7e:	4b61      	ldr	r3, [pc, #388]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
       ||
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d047      	beq.n	8003b22 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
 8003a96:	e044      	b.n	8003b22 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d018      	beq.n	8003ad2 <RCCEx_PLLSAI2_Config+0x86>
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d825      	bhi.n	8003af0 <RCCEx_PLLSAI2_Config+0xa4>
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d002      	beq.n	8003aae <RCCEx_PLLSAI2_Config+0x62>
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d009      	beq.n	8003ac0 <RCCEx_PLLSAI2_Config+0x74>
 8003aac:	e020      	b.n	8003af0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aae:	4b55      	ldr	r3, [pc, #340]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d11d      	bne.n	8003af6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003abe:	e01a      	b.n	8003af6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ac0:	4b50      	ldr	r3, [pc, #320]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d116      	bne.n	8003afa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad0:	e013      	b.n	8003afa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ad2:	4b4c      	ldr	r3, [pc, #304]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10f      	bne.n	8003afe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ade:	4b49      	ldr	r3, [pc, #292]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d109      	bne.n	8003afe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003aee:	e006      	b.n	8003afe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]
      break;
 8003af4:	e004      	b.n	8003b00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003af6:	bf00      	nop
 8003af8:	e002      	b.n	8003b00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003afa:	bf00      	nop
 8003afc:	e000      	b.n	8003b00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003afe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10d      	bne.n	8003b22 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b06:	4b3f      	ldr	r3, [pc, #252]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6819      	ldr	r1, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	430b      	orrs	r3, r1
 8003b1c:	4939      	ldr	r1, [pc, #228]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d167      	bne.n	8003bf8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b28:	4b36      	ldr	r3, [pc, #216]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a35      	ldr	r2, [pc, #212]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b34:	f7fe f82c 	bl	8001b90 <HAL_GetTick>
 8003b38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b3a:	e009      	b.n	8003b50 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b3c:	f7fe f828 	bl	8001b90 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d902      	bls.n	8003b50 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	73fb      	strb	r3, [r7, #15]
        break;
 8003b4e:	e005      	b.n	8003b5c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b50:	4b2c      	ldr	r3, [pc, #176]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1ef      	bne.n	8003b3c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d14a      	bne.n	8003bf8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d111      	bne.n	8003b8c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b68:	4b26      	ldr	r3, [pc, #152]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6892      	ldr	r2, [r2, #8]
 8003b78:	0211      	lsls	r1, r2, #8
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	68d2      	ldr	r2, [r2, #12]
 8003b7e:	0912      	lsrs	r2, r2, #4
 8003b80:	0452      	lsls	r2, r2, #17
 8003b82:	430a      	orrs	r2, r1
 8003b84:	491f      	ldr	r1, [pc, #124]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	614b      	str	r3, [r1, #20]
 8003b8a:	e011      	b.n	8003bb0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6892      	ldr	r2, [r2, #8]
 8003b9c:	0211      	lsls	r1, r2, #8
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6912      	ldr	r2, [r2, #16]
 8003ba2:	0852      	lsrs	r2, r2, #1
 8003ba4:	3a01      	subs	r2, #1
 8003ba6:	0652      	lsls	r2, r2, #25
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	4916      	ldr	r1, [pc, #88]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003bb0:	4b14      	ldr	r3, [pc, #80]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a13      	ldr	r2, [pc, #76]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bbc:	f7fd ffe8 	bl	8001b90 <HAL_GetTick>
 8003bc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bc2:	e009      	b.n	8003bd8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bc4:	f7fd ffe4 	bl	8001b90 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d902      	bls.n	8003bd8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	73fb      	strb	r3, [r7, #15]
          break;
 8003bd6:	e005      	b.n	8003be4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0ef      	beq.n	8003bc4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d106      	bne.n	8003bf8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003bea:	4b06      	ldr	r3, [pc, #24]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bec:	695a      	ldr	r2, [r3, #20]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	4904      	ldr	r1, [pc, #16]	@ (8003c04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40021000 	.word	0x40021000

08003c08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e054      	b.n	8003cc4 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d111      	bne.n	8003c4a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fd14 	bl	800465c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d102      	bne.n	8003c42 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a23      	ldr	r2, [pc, #140]	@ (8003ccc <HAL_TIM_Base_Init+0xc4>)
 8003c40:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4610      	mov	r0, r2
 8003c5e:	f000 fbbd 	bl	80043dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	080014a1 	.word	0x080014a1

08003cd0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d001      	beq.n	8003ce8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e047      	b.n	8003d78 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2202      	movs	r2, #2
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a23      	ldr	r2, [pc, #140]	@ (8003d84 <HAL_TIM_Base_Start+0xb4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d01d      	beq.n	8003d36 <HAL_TIM_Base_Start+0x66>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d02:	d018      	beq.n	8003d36 <HAL_TIM_Base_Start+0x66>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a1f      	ldr	r2, [pc, #124]	@ (8003d88 <HAL_TIM_Base_Start+0xb8>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d013      	beq.n	8003d36 <HAL_TIM_Base_Start+0x66>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a1e      	ldr	r2, [pc, #120]	@ (8003d8c <HAL_TIM_Base_Start+0xbc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00e      	beq.n	8003d36 <HAL_TIM_Base_Start+0x66>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a1c      	ldr	r2, [pc, #112]	@ (8003d90 <HAL_TIM_Base_Start+0xc0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d009      	beq.n	8003d36 <HAL_TIM_Base_Start+0x66>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a1b      	ldr	r2, [pc, #108]	@ (8003d94 <HAL_TIM_Base_Start+0xc4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d004      	beq.n	8003d36 <HAL_TIM_Base_Start+0x66>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a19      	ldr	r2, [pc, #100]	@ (8003d98 <HAL_TIM_Base_Start+0xc8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d115      	bne.n	8003d62 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	4b17      	ldr	r3, [pc, #92]	@ (8003d9c <HAL_TIM_Base_Start+0xcc>)
 8003d3e:	4013      	ands	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b06      	cmp	r3, #6
 8003d46:	d015      	beq.n	8003d74 <HAL_TIM_Base_Start+0xa4>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d4e:	d011      	beq.n	8003d74 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0201 	orr.w	r2, r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d60:	e008      	b.n	8003d74 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0201 	orr.w	r2, r2, #1
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	e000      	b.n	8003d76 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	40012c00 	.word	0x40012c00
 8003d88:	40000400 	.word	0x40000400
 8003d8c:	40000800 	.word	0x40000800
 8003d90:	40000c00 	.word	0x40000c00
 8003d94:	40013400 	.word	0x40013400
 8003d98:	40014000 	.word	0x40014000
 8003d9c:	00010007 	.word	0x00010007

08003da0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6a1a      	ldr	r2, [r3, #32]
 8003dae:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10f      	bne.n	8003dd8 <HAL_TIM_Base_Stop+0x38>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6a1a      	ldr	r2, [r3, #32]
 8003dbe:	f240 4344 	movw	r3, #1092	@ 0x444
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d107      	bne.n	8003dd8 <HAL_TIM_Base_Stop+0x38>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0201 	bic.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d001      	beq.n	8003e08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e04f      	b.n	8003ea8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68da      	ldr	r2, [r3, #12]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a23      	ldr	r2, [pc, #140]	@ (8003eb4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d01d      	beq.n	8003e66 <HAL_TIM_Base_Start_IT+0x76>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e32:	d018      	beq.n	8003e66 <HAL_TIM_Base_Start_IT+0x76>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1f      	ldr	r2, [pc, #124]	@ (8003eb8 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d013      	beq.n	8003e66 <HAL_TIM_Base_Start_IT+0x76>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a1e      	ldr	r2, [pc, #120]	@ (8003ebc <HAL_TIM_Base_Start_IT+0xcc>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00e      	beq.n	8003e66 <HAL_TIM_Base_Start_IT+0x76>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d009      	beq.n	8003e66 <HAL_TIM_Base_Start_IT+0x76>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d004      	beq.n	8003e66 <HAL_TIM_Base_Start_IT+0x76>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a19      	ldr	r2, [pc, #100]	@ (8003ec8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d115      	bne.n	8003e92 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	4b17      	ldr	r3, [pc, #92]	@ (8003ecc <HAL_TIM_Base_Start_IT+0xdc>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b06      	cmp	r3, #6
 8003e76:	d015      	beq.n	8003ea4 <HAL_TIM_Base_Start_IT+0xb4>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e7e:	d011      	beq.n	8003ea4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e90:	e008      	b.n	8003ea4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f042 0201 	orr.w	r2, r2, #1
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e000      	b.n	8003ea6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	40012c00 	.word	0x40012c00
 8003eb8:	40000400 	.word	0x40000400
 8003ebc:	40000800 	.word	0x40000800
 8003ec0:	40000c00 	.word	0x40000c00
 8003ec4:	40013400 	.word	0x40013400
 8003ec8:	40014000 	.word	0x40014000
 8003ecc:	00010007 	.word	0x00010007

08003ed0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 0201 	bic.w	r2, r2, #1
 8003ee6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6a1a      	ldr	r2, [r3, #32]
 8003eee:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10f      	bne.n	8003f18 <HAL_TIM_Base_Stop_IT+0x48>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6a1a      	ldr	r2, [r3, #32]
 8003efe:	f240 4344 	movw	r3, #1092	@ 0x444
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d107      	bne.n	8003f18 <HAL_TIM_Base_Stop_IT+0x48>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0201 	bic.w	r2, r2, #1
 8003f16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d026      	beq.n	8003f9e <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d021      	beq.n	8003f9e <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f06f 0202 	mvn.w	r2, #2
 8003f62:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	f003 0303 	and.w	r3, r3, #3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	4798      	blx	r3
 8003f82:	e009      	b.n	8003f98 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d026      	beq.n	8003ff6 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d021      	beq.n	8003ff6 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f06f 0204 	mvn.w	r2, #4
 8003fba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d005      	beq.n	8003fdc <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	4798      	blx	r3
 8003fda:	e009      	b.n	8003ff0 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f003 0308 	and.w	r3, r3, #8
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d026      	beq.n	800404e <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d021      	beq.n	800404e <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f06f 0208 	mvn.w	r2, #8
 8004012:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2204      	movs	r2, #4
 8004018:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	f003 0303 	and.w	r3, r3, #3
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	4798      	blx	r3
 8004032:	e009      	b.n	8004048 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f003 0310 	and.w	r3, r3, #16
 8004054:	2b00      	cmp	r3, #0
 8004056:	d026      	beq.n	80040a6 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f003 0310 	and.w	r3, r3, #16
 800405e:	2b00      	cmp	r3, #0
 8004060:	d021      	beq.n	80040a6 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f06f 0210 	mvn.w	r2, #16
 800406a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2208      	movs	r2, #8
 8004070:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	4798      	blx	r3
 800408a:	e009      	b.n	80040a0 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00e      	beq.n	80040ce <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d009      	beq.n	80040ce <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f06f 0201 	mvn.w	r2, #1
 80040c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d104      	bne.n	80040e2 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00e      	beq.n	8004100 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d009      	beq.n	8004100 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80040f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00e      	beq.n	8004128 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004110:	2b00      	cmp	r3, #0
 8004112:	d009      	beq.n	8004128 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00e      	beq.n	8004150 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004138:	2b00      	cmp	r3, #0
 800413a:	d009      	beq.n	8004150 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00e      	beq.n	8004178 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f003 0320 	and.w	r3, r3, #32
 8004160:	2b00      	cmp	r3, #0
 8004162:	d009      	beq.n	8004178 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0220 	mvn.w	r2, #32
 800416c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004178:	bf00      	nop
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004194:	2b01      	cmp	r3, #1
 8004196:	d101      	bne.n	800419c <HAL_TIM_ConfigClockSource+0x1c>
 8004198:	2302      	movs	r3, #2
 800419a:	e0b6      	b.n	800430a <HAL_TIM_ConfigClockSource+0x18a>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2202      	movs	r2, #2
 80041a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80041be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041d8:	d03e      	beq.n	8004258 <HAL_TIM_ConfigClockSource+0xd8>
 80041da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041de:	f200 8087 	bhi.w	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 80041e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041e6:	f000 8086 	beq.w	80042f6 <HAL_TIM_ConfigClockSource+0x176>
 80041ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ee:	d87f      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 80041f0:	2b70      	cmp	r3, #112	@ 0x70
 80041f2:	d01a      	beq.n	800422a <HAL_TIM_ConfigClockSource+0xaa>
 80041f4:	2b70      	cmp	r3, #112	@ 0x70
 80041f6:	d87b      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 80041f8:	2b60      	cmp	r3, #96	@ 0x60
 80041fa:	d050      	beq.n	800429e <HAL_TIM_ConfigClockSource+0x11e>
 80041fc:	2b60      	cmp	r3, #96	@ 0x60
 80041fe:	d877      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 8004200:	2b50      	cmp	r3, #80	@ 0x50
 8004202:	d03c      	beq.n	800427e <HAL_TIM_ConfigClockSource+0xfe>
 8004204:	2b50      	cmp	r3, #80	@ 0x50
 8004206:	d873      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 8004208:	2b40      	cmp	r3, #64	@ 0x40
 800420a:	d058      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x13e>
 800420c:	2b40      	cmp	r3, #64	@ 0x40
 800420e:	d86f      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 8004210:	2b30      	cmp	r3, #48	@ 0x30
 8004212:	d064      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x15e>
 8004214:	2b30      	cmp	r3, #48	@ 0x30
 8004216:	d86b      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 8004218:	2b20      	cmp	r3, #32
 800421a:	d060      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x15e>
 800421c:	2b20      	cmp	r3, #32
 800421e:	d867      	bhi.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
 8004220:	2b00      	cmp	r3, #0
 8004222:	d05c      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x15e>
 8004224:	2b10      	cmp	r3, #16
 8004226:	d05a      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x15e>
 8004228:	e062      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800423a:	f000 f9ef 	bl	800461c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800424c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68ba      	ldr	r2, [r7, #8]
 8004254:	609a      	str	r2, [r3, #8]
      break;
 8004256:	e04f      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004268:	f000 f9d8 	bl	800461c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800427a:	609a      	str	r2, [r3, #8]
      break;
 800427c:	e03c      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800428a:	461a      	mov	r2, r3
 800428c:	f000 f94c 	bl	8004528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2150      	movs	r1, #80	@ 0x50
 8004296:	4618      	mov	r0, r3
 8004298:	f000 f9a5 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 800429c:	e02c      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 f96b 	bl	8004586 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2160      	movs	r1, #96	@ 0x60
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 f995 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e01c      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ca:	461a      	mov	r2, r3
 80042cc:	f000 f92c 	bl	8004528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2140      	movs	r1, #64	@ 0x40
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 f985 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 80042dc:	e00c      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4619      	mov	r1, r3
 80042e8:	4610      	mov	r0, r2
 80042ea:	f000 f97c 	bl	80045e6 <TIM_ITRx_SetConfig>
      break;
 80042ee:	e003      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	73fb      	strb	r3, [r7, #15]
      break;
 80042f4:	e000      	b.n	80042f8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80042f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004308:	7bfb      	ldrb	r3, [r7, #15]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr

08004326 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800432e:	bf00      	nop
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr

0800433a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800434e:	b480      	push	{r7}
 8004350:	b083      	sub	sp, #12
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004376:	b480      	push	{r7}
 8004378:	b083      	sub	sp, #12
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
	...

080043dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a46      	ldr	r2, [pc, #280]	@ (8004508 <TIM_Base_SetConfig+0x12c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d013      	beq.n	800441c <TIM_Base_SetConfig+0x40>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043fa:	d00f      	beq.n	800441c <TIM_Base_SetConfig+0x40>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a43      	ldr	r2, [pc, #268]	@ (800450c <TIM_Base_SetConfig+0x130>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d00b      	beq.n	800441c <TIM_Base_SetConfig+0x40>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a42      	ldr	r2, [pc, #264]	@ (8004510 <TIM_Base_SetConfig+0x134>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d007      	beq.n	800441c <TIM_Base_SetConfig+0x40>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a41      	ldr	r2, [pc, #260]	@ (8004514 <TIM_Base_SetConfig+0x138>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d003      	beq.n	800441c <TIM_Base_SetConfig+0x40>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a40      	ldr	r2, [pc, #256]	@ (8004518 <TIM_Base_SetConfig+0x13c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d108      	bne.n	800442e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4313      	orrs	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a35      	ldr	r2, [pc, #212]	@ (8004508 <TIM_Base_SetConfig+0x12c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d01f      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443c:	d01b      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a32      	ldr	r2, [pc, #200]	@ (800450c <TIM_Base_SetConfig+0x130>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d017      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a31      	ldr	r2, [pc, #196]	@ (8004510 <TIM_Base_SetConfig+0x134>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d013      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a30      	ldr	r2, [pc, #192]	@ (8004514 <TIM_Base_SetConfig+0x138>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d00f      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a2f      	ldr	r2, [pc, #188]	@ (8004518 <TIM_Base_SetConfig+0x13c>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d00b      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a2e      	ldr	r2, [pc, #184]	@ (800451c <TIM_Base_SetConfig+0x140>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d007      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a2d      	ldr	r2, [pc, #180]	@ (8004520 <TIM_Base_SetConfig+0x144>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d003      	beq.n	8004476 <TIM_Base_SetConfig+0x9a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a2c      	ldr	r2, [pc, #176]	@ (8004524 <TIM_Base_SetConfig+0x148>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d108      	bne.n	8004488 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800447c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	4313      	orrs	r3, r2
 8004486:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	4313      	orrs	r3, r2
 8004494:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a16      	ldr	r2, [pc, #88]	@ (8004508 <TIM_Base_SetConfig+0x12c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d00f      	beq.n	80044d4 <TIM_Base_SetConfig+0xf8>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a18      	ldr	r2, [pc, #96]	@ (8004518 <TIM_Base_SetConfig+0x13c>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d00b      	beq.n	80044d4 <TIM_Base_SetConfig+0xf8>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a17      	ldr	r2, [pc, #92]	@ (800451c <TIM_Base_SetConfig+0x140>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d007      	beq.n	80044d4 <TIM_Base_SetConfig+0xf8>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a16      	ldr	r2, [pc, #88]	@ (8004520 <TIM_Base_SetConfig+0x144>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d003      	beq.n	80044d4 <TIM_Base_SetConfig+0xf8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a15      	ldr	r2, [pc, #84]	@ (8004524 <TIM_Base_SetConfig+0x148>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d103      	bne.n	80044dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	691a      	ldr	r2, [r3, #16]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d105      	bne.n	80044fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f023 0201 	bic.w	r2, r3, #1
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	611a      	str	r2, [r3, #16]
  }
}
 80044fa:	bf00      	nop
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	40012c00 	.word	0x40012c00
 800450c:	40000400 	.word	0x40000400
 8004510:	40000800 	.word	0x40000800
 8004514:	40000c00 	.word	0x40000c00
 8004518:	40013400 	.word	0x40013400
 800451c:	40014000 	.word	0x40014000
 8004520:	40014400 	.word	0x40014400
 8004524:	40014800 	.word	0x40014800

08004528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	f023 0201 	bic.w	r2, r3, #1
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	4313      	orrs	r3, r2
 800455c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f023 030a 	bic.w	r3, r3, #10
 8004564:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4313      	orrs	r3, r2
 800456c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	621a      	str	r2, [r3, #32]
}
 800457a:	bf00      	nop
 800457c:	371c      	adds	r7, #28
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004586:	b480      	push	{r7}
 8004588:	b087      	sub	sp, #28
 800458a:	af00      	add	r7, sp, #0
 800458c:	60f8      	str	r0, [r7, #12]
 800458e:	60b9      	str	r1, [r7, #8]
 8004590:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	f023 0210 	bic.w	r2, r3, #16
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	031b      	lsls	r3, r3, #12
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	697a      	ldr	r2, [r7, #20]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	621a      	str	r2, [r3, #32]
}
 80045da:	bf00      	nop
 80045dc:	371c      	adds	r7, #28
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b085      	sub	sp, #20
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4313      	orrs	r3, r2
 8004604:	f043 0307 	orr.w	r3, r3, #7
 8004608:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	609a      	str	r2, [r3, #8]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004636:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	021a      	lsls	r2, r3, #8
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	431a      	orrs	r2, r3
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	4313      	orrs	r3, r2
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	697a      	ldr	r2, [r7, #20]
 800464e:	609a      	str	r2, [r3, #8]
}
 8004650:	bf00      	nop
 8004652:	371c      	adds	r7, #28
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a1e      	ldr	r2, [pc, #120]	@ (80046e0 <TIM_ResetCallback+0x84>)
 8004668:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a1d      	ldr	r2, [pc, #116]	@ (80046e4 <TIM_ResetCallback+0x88>)
 8004670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a1c      	ldr	r2, [pc, #112]	@ (80046e8 <TIM_ResetCallback+0x8c>)
 8004678:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a1b      	ldr	r2, [pc, #108]	@ (80046ec <TIM_ResetCallback+0x90>)
 8004680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a1a      	ldr	r2, [pc, #104]	@ (80046f0 <TIM_ResetCallback+0x94>)
 8004688:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a19      	ldr	r2, [pc, #100]	@ (80046f4 <TIM_ResetCallback+0x98>)
 8004690:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a18      	ldr	r2, [pc, #96]	@ (80046f8 <TIM_ResetCallback+0x9c>)
 8004698:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a17      	ldr	r2, [pc, #92]	@ (80046fc <TIM_ResetCallback+0xa0>)
 80046a0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a16      	ldr	r2, [pc, #88]	@ (8004700 <TIM_ResetCallback+0xa4>)
 80046a8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a15      	ldr	r2, [pc, #84]	@ (8004704 <TIM_ResetCallback+0xa8>)
 80046b0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a14      	ldr	r2, [pc, #80]	@ (8004708 <TIM_ResetCallback+0xac>)
 80046b8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a13      	ldr	r2, [pc, #76]	@ (800470c <TIM_ResetCallback+0xb0>)
 80046c0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a12      	ldr	r2, [pc, #72]	@ (8004710 <TIM_ResetCallback+0xb4>)
 80046c8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a11      	ldr	r2, [pc, #68]	@ (8004714 <TIM_ResetCallback+0xb8>)
 80046d0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	08004313 	.word	0x08004313
 80046e4:	08004327 	.word	0x08004327
 80046e8:	0800439f 	.word	0x0800439f
 80046ec:	080043b3 	.word	0x080043b3
 80046f0:	0800434f 	.word	0x0800434f
 80046f4:	08004363 	.word	0x08004363
 80046f8:	0800433b 	.word	0x0800433b
 80046fc:	08004377 	.word	0x08004377
 8004700:	0800438b 	.word	0x0800438b
 8004704:	080043c7 	.word	0x080043c7
 8004708:	08004829 	.word	0x08004829
 800470c:	0800483d 	.word	0x0800483d
 8004710:	08004851 	.word	0x08004851
 8004714:	08004865 	.word	0x08004865

08004718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800472c:	2302      	movs	r3, #2
 800472e:	e068      	b.n	8004802 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a2e      	ldr	r2, [pc, #184]	@ (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d004      	beq.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a2d      	ldr	r2, [pc, #180]	@ (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d108      	bne.n	8004776 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800476a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4313      	orrs	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a1e      	ldr	r2, [pc, #120]	@ (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d01d      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a2:	d018      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004818 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d013      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a1a      	ldr	r2, [pc, #104]	@ (800481c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00e      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a18      	ldr	r2, [pc, #96]	@ (8004820 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d009      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a13      	ldr	r2, [pc, #76]	@ (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d004      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a14      	ldr	r2, [pc, #80]	@ (8004824 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d10c      	bne.n	80047f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	40012c00 	.word	0x40012c00
 8004814:	40013400 	.word	0x40013400
 8004818:	40000400 	.word	0x40000400
 800481c:	40000800 	.word	0x40000800
 8004820:	40000c00 	.word	0x40000c00
 8004824:	40014000 	.word	0x40014000

08004828 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e04e      	b.n	8004928 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800488e:	2b00      	cmp	r3, #0
 8004890:	d114      	bne.n	80048bc <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fc18 	bl	80050d0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d103      	bne.n	80048b2 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a20      	ldr	r2, [pc, #128]	@ (8004930 <HAL_UART_Init+0xb8>)
 80048ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2224      	movs	r2, #36	@ 0x24
 80048c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0201 	bic.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d002      	beq.n	80048e0 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 fef6 	bl	80056cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fc3b 	bl	800515c <UART_SetConfig>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e01b      	b.n	8004928 <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800490e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 ff75 	bl	8005810 <UART_CheckIdleState>
 8004926:	4603      	mov	r3, r0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3708      	adds	r7, #8
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	08001855 	.word	0x08001855

08004934 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004934:	b480      	push	{r7}
 8004936:	b08b      	sub	sp, #44	@ 0x2c
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004946:	2b20      	cmp	r3, #32
 8004948:	d147      	bne.n	80049da <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d002      	beq.n	8004956 <HAL_UART_Transmit_IT+0x22>
 8004950:	88fb      	ldrh	r3, [r7, #6]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e040      	b.n	80049dc <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	88fa      	ldrh	r2, [r7, #6]
 8004964:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	88fa      	ldrh	r2, [r7, #6]
 800496c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2221      	movs	r2, #33	@ 0x21
 8004982:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800498c:	d107      	bne.n	800499e <HAL_UART_Transmit_IT+0x6a>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d103      	bne.n	800499e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4a13      	ldr	r2, [pc, #76]	@ (80049e8 <HAL_UART_Transmit_IT+0xb4>)
 800499a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800499c:	e002      	b.n	80049a4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a12      	ldr	r2, [pc, #72]	@ (80049ec <HAL_UART_Transmit_IT+0xb8>)
 80049a2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	613b      	str	r3, [r7, #16]
   return(result);
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c2:	623b      	str	r3, [r7, #32]
 80049c4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c6:	69f9      	ldr	r1, [r7, #28]
 80049c8:	6a3a      	ldr	r2, [r7, #32]
 80049ca:	e841 2300 	strex	r3, r2, [r1]
 80049ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1e6      	bne.n	80049a4 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	e000      	b.n	80049dc <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80049da:	2302      	movs	r3, #2
  }
}
 80049dc:	4618      	mov	r0, r3
 80049de:	372c      	adds	r7, #44	@ 0x2c
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	08005d77 	.word	0x08005d77
 80049ec:	08005cc1 	.word	0x08005cc1

080049f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b0ba      	sub	sp, #232	@ 0xe8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004a1a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004a1e:	4013      	ands	r3, r2
 8004a20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004a24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d115      	bne.n	8004a58 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a30:	f003 0320 	and.w	r3, r3, #32
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00f      	beq.n	8004a58 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a3c:	f003 0320 	and.w	r3, r3, #32
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d009      	beq.n	8004a58 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 82d8 	beq.w	8004ffe <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	4798      	blx	r3
      }
      return;
 8004a56:	e2d2      	b.n	8004ffe <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004a58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 811d 	beq.w	8004c9c <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d106      	bne.n	8004a7c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004a6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004a72:	4b88      	ldr	r3, [pc, #544]	@ (8004c94 <HAL_UART_IRQHandler+0x2a4>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f000 8110 	beq.w	8004c9c <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d011      	beq.n	8004aac <HAL_UART_IRQHandler+0xbc>
 8004a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00b      	beq.n	8004aac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aa2:	f043 0201 	orr.w	r2, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d011      	beq.n	8004adc <HAL_UART_IRQHandler+0xec>
 8004ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00b      	beq.n	8004adc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2202      	movs	r2, #2
 8004aca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad2:	f043 0204 	orr.w	r2, r3, #4
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ae0:	f003 0304 	and.w	r3, r3, #4
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d011      	beq.n	8004b0c <HAL_UART_IRQHandler+0x11c>
 8004ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00b      	beq.n	8004b0c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2204      	movs	r2, #4
 8004afa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b02:	f043 0202 	orr.w	r2, r3, #2
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d017      	beq.n	8004b48 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b1c:	f003 0320 	and.w	r3, r3, #32
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d105      	bne.n	8004b30 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004b24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b28:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00b      	beq.n	8004b48 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2208      	movs	r2, #8
 8004b36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b3e:	f043 0208 	orr.w	r2, r3, #8
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d012      	beq.n	8004b7a <HAL_UART_IRQHandler+0x18a>
 8004b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00c      	beq.n	8004b7a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b70:	f043 0220 	orr.w	r2, r3, #32
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 823e 	beq.w	8005002 <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b8a:	f003 0320 	and.w	r3, r3, #32
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00d      	beq.n	8004bae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d007      	beq.n	8004bae <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bb4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc2:	2b40      	cmp	r3, #64	@ 0x40
 8004bc4:	d005      	beq.n	8004bd2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004bc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d053      	beq.n	8004c7a <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fff8 	bl	8005bc8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be2:	2b40      	cmp	r3, #64	@ 0x40
 8004be4:	d143      	bne.n	8004c6e <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	3308      	adds	r3, #8
 8004bec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004bfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3308      	adds	r3, #8
 8004c0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004c12:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004c16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004c1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004c22:	e841 2300 	strex	r3, r2, [r1]
 8004c26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004c2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1d9      	bne.n	8004be6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d013      	beq.n	8004c62 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3e:	4a16      	ldr	r2, [pc, #88]	@ (8004c98 <HAL_UART_IRQHandler+0x2a8>)
 8004c40:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fd f9da 	bl	8002000 <HAL_DMA_Abort_IT>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d01d      	beq.n	8004c8e <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004c5c:	4610      	mov	r0, r2
 8004c5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c60:	e015      	b.n	8004c8e <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c6c:	e00f      	b.n	8004c8e <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c78:	e009      	b.n	8004c8e <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004c8c:	e1b9      	b.n	8005002 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c8e:	bf00      	nop
    return;
 8004c90:	e1b7      	b.n	8005002 <HAL_UART_IRQHandler+0x612>
 8004c92:	bf00      	nop
 8004c94:	04000120 	.word	0x04000120
 8004c98:	08005c91 	.word	0x08005c91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	f040 8170 	bne.w	8004f86 <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004caa:	f003 0310 	and.w	r3, r3, #16
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f000 8169 	beq.w	8004f86 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cb8:	f003 0310 	and.w	r3, r3, #16
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 8162 	beq.w	8004f86 <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd4:	2b40      	cmp	r3, #64	@ 0x40
 8004cd6:	f040 80d8 	bne.w	8004e8a <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ce6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f000 80af 	beq.w	8004e4e <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004cf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	f080 80a7 	bcs.w	8004e4e <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d06:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0320 	and.w	r3, r3, #32
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f040 8086 	bne.w	8004e28 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004d30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	461a      	mov	r2, r3
 8004d42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004d46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d4a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004d52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d56:	e841 2300 	strex	r3, r2, [r1]
 8004d5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004d5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1da      	bne.n	8004d1c <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3308      	adds	r3, #8
 8004d6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004d76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3308      	adds	r3, #8
 8004d86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004d8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004d92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004d9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e1      	bne.n	8004d66 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	3308      	adds	r3, #8
 8004da8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004db2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004db4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004db8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3308      	adds	r3, #8
 8004dc2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004dc6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004dc8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004dcc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004dce:	e841 2300 	strex	r3, r2, [r1]
 8004dd2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004dd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1e3      	bne.n	8004da2 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004df0:	e853 3f00 	ldrex	r3, [r3]
 8004df4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004df8:	f023 0310 	bic.w	r3, r3, #16
 8004dfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	461a      	mov	r2, r3
 8004e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e12:	e841 2300 	strex	r3, r2, [r1]
 8004e16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1e4      	bne.n	8004de8 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fd f8ae 	bl	8001f84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 8004e40:	b292      	uxth	r2, r2
 8004e42:	1a8a      	subs	r2, r1, r2
 8004e44:	b292      	uxth	r2, r2
 8004e46:	4611      	mov	r1, r2
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004e4c:	e0db      	b.n	8005006 <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004e54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	f040 80d4 	bne.w	8005006 <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0320 	and.w	r3, r3, #32
 8004e6a:	2b20      	cmp	r3, #32
 8004e6c:	f040 80cb 	bne.w	8005006 <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8004e82:	4611      	mov	r1, r2
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	4798      	blx	r3
      return;
 8004e88:	e0bd      	b.n	8005006 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 80af 	beq.w	800500a <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 8004eac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f000 80aa 	beq.w	800500a <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ebe:	e853 3f00 	ldrex	r3, [r3]
 8004ec2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eda:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004edc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ede:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ee0:	e841 2300 	strex	r3, r2, [r1]
 8004ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1e4      	bne.n	8004eb6 <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	3308      	adds	r3, #8
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef6:	e853 3f00 	ldrex	r3, [r3]
 8004efa:	623b      	str	r3, [r7, #32]
   return(result);
 8004efc:	6a3b      	ldr	r3, [r7, #32]
 8004efe:	f023 0301 	bic.w	r3, r3, #1
 8004f02:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3308      	adds	r3, #8
 8004f0c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004f10:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f18:	e841 2300 	strex	r3, r2, [r1]
 8004f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d1e3      	bne.n	8004eec <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f023 0310 	bic.w	r3, r3, #16
 8004f4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	461a      	mov	r2, r3
 8004f56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f5a:	61fb      	str	r3, [r7, #28]
 8004f5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5e:	69b9      	ldr	r1, [r7, #24]
 8004f60:	69fa      	ldr	r2, [r7, #28]
 8004f62:	e841 2300 	strex	r3, r2, [r1]
 8004f66:	617b      	str	r3, [r7, #20]
   return(result);
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1e4      	bne.n	8004f38 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2202      	movs	r2, #2
 8004f72:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f7a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8004f7e:	4611      	mov	r1, r2
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004f84:	e041      	b.n	800500a <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d010      	beq.n	8004fb4 <HAL_UART_IRQHandler+0x5c4>
 8004f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004fa6:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004fb2:	e02d      	b.n	8005010 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00e      	beq.n	8004fde <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d008      	beq.n	8004fde <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d01c      	beq.n	800500e <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	4798      	blx	r3
    }
    return;
 8004fdc:	e017      	b.n	800500e <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d012      	beq.n	8005010 <HAL_UART_IRQHandler+0x620>
 8004fea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00c      	beq.n	8005010 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 ff1d 	bl	8005e36 <UART_EndTransmit_IT>
    return;
 8004ffc:	e008      	b.n	8005010 <HAL_UART_IRQHandler+0x620>
      return;
 8004ffe:	bf00      	nop
 8005000:	e006      	b.n	8005010 <HAL_UART_IRQHandler+0x620>
    return;
 8005002:	bf00      	nop
 8005004:	e004      	b.n	8005010 <HAL_UART_IRQHandler+0x620>
      return;
 8005006:	bf00      	nop
 8005008:	e002      	b.n	8005010 <HAL_UART_IRQHandler+0x620>
      return;
 800500a:	bf00      	nop
 800500c:	e000      	b.n	8005010 <HAL_UART_IRQHandler+0x620>
    return;
 800500e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005010:	37e8      	adds	r7, #232	@ 0xe8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop

08005018 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	460b      	mov	r3, r1
 80050c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a16      	ldr	r2, [pc, #88]	@ (8005134 <UART_InitCallbacksToDefault+0x64>)
 80050dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a15      	ldr	r2, [pc, #84]	@ (8005138 <UART_InitCallbacksToDefault+0x68>)
 80050e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a14      	ldr	r2, [pc, #80]	@ (800513c <UART_InitCallbacksToDefault+0x6c>)
 80050ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a13      	ldr	r2, [pc, #76]	@ (8005140 <UART_InitCallbacksToDefault+0x70>)
 80050f4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a12      	ldr	r2, [pc, #72]	@ (8005144 <UART_InitCallbacksToDefault+0x74>)
 80050fc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a11      	ldr	r2, [pc, #68]	@ (8005148 <UART_InitCallbacksToDefault+0x78>)
 8005104:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a10      	ldr	r2, [pc, #64]	@ (800514c <UART_InitCallbacksToDefault+0x7c>)
 800510c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a0f      	ldr	r2, [pc, #60]	@ (8005150 <UART_InitCallbacksToDefault+0x80>)
 8005114:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a0e      	ldr	r2, [pc, #56]	@ (8005154 <UART_InitCallbacksToDefault+0x84>)
 800511c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a0d      	ldr	r2, [pc, #52]	@ (8005158 <UART_InitCallbacksToDefault+0x88>)
 8005124:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	0800502d 	.word	0x0800502d
 8005138:	08005019 	.word	0x08005019
 800513c:	08005055 	.word	0x08005055
 8005140:	08005041 	.word	0x08005041
 8005144:	08005069 	.word	0x08005069
 8005148:	0800507d 	.word	0x0800507d
 800514c:	08005091 	.word	0x08005091
 8005150:	080050a5 	.word	0x080050a5
 8005154:	08006219 	.word	0x08006219
 8005158:	080050b9 	.word	0x080050b9

0800515c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800515c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005160:	b08a      	sub	sp, #40	@ 0x28
 8005162:	af00      	add	r7, sp, #0
 8005164:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	689a      	ldr	r2, [r3, #8]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	431a      	orrs	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	431a      	orrs	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	4313      	orrs	r3, r2
 8005182:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	4ba4      	ldr	r3, [pc, #656]	@ (800541c <UART_SetConfig+0x2c0>)
 800518c:	4013      	ands	r3, r2
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005194:	430b      	orrs	r3, r1
 8005196:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a99      	ldr	r2, [pc, #612]	@ (8005420 <UART_SetConfig+0x2c4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d004      	beq.n	80051c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c4:	4313      	orrs	r3, r2
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d8:	430a      	orrs	r2, r1
 80051da:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a90      	ldr	r2, [pc, #576]	@ (8005424 <UART_SetConfig+0x2c8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d126      	bne.n	8005234 <UART_SetConfig+0xd8>
 80051e6:	4b90      	ldr	r3, [pc, #576]	@ (8005428 <UART_SetConfig+0x2cc>)
 80051e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ec:	f003 0303 	and.w	r3, r3, #3
 80051f0:	2b03      	cmp	r3, #3
 80051f2:	d81b      	bhi.n	800522c <UART_SetConfig+0xd0>
 80051f4:	a201      	add	r2, pc, #4	@ (adr r2, 80051fc <UART_SetConfig+0xa0>)
 80051f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fa:	bf00      	nop
 80051fc:	0800520d 	.word	0x0800520d
 8005200:	0800521d 	.word	0x0800521d
 8005204:	08005215 	.word	0x08005215
 8005208:	08005225 	.word	0x08005225
 800520c:	2301      	movs	r3, #1
 800520e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005212:	e116      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005214:	2302      	movs	r3, #2
 8005216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800521a:	e112      	b.n	8005442 <UART_SetConfig+0x2e6>
 800521c:	2304      	movs	r3, #4
 800521e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005222:	e10e      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005224:	2308      	movs	r3, #8
 8005226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800522a:	e10a      	b.n	8005442 <UART_SetConfig+0x2e6>
 800522c:	2310      	movs	r3, #16
 800522e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005232:	e106      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a7c      	ldr	r2, [pc, #496]	@ (800542c <UART_SetConfig+0x2d0>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d138      	bne.n	80052b0 <UART_SetConfig+0x154>
 800523e:	4b7a      	ldr	r3, [pc, #488]	@ (8005428 <UART_SetConfig+0x2cc>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005244:	f003 030c 	and.w	r3, r3, #12
 8005248:	2b0c      	cmp	r3, #12
 800524a:	d82d      	bhi.n	80052a8 <UART_SetConfig+0x14c>
 800524c:	a201      	add	r2, pc, #4	@ (adr r2, 8005254 <UART_SetConfig+0xf8>)
 800524e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005252:	bf00      	nop
 8005254:	08005289 	.word	0x08005289
 8005258:	080052a9 	.word	0x080052a9
 800525c:	080052a9 	.word	0x080052a9
 8005260:	080052a9 	.word	0x080052a9
 8005264:	08005299 	.word	0x08005299
 8005268:	080052a9 	.word	0x080052a9
 800526c:	080052a9 	.word	0x080052a9
 8005270:	080052a9 	.word	0x080052a9
 8005274:	08005291 	.word	0x08005291
 8005278:	080052a9 	.word	0x080052a9
 800527c:	080052a9 	.word	0x080052a9
 8005280:	080052a9 	.word	0x080052a9
 8005284:	080052a1 	.word	0x080052a1
 8005288:	2300      	movs	r3, #0
 800528a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800528e:	e0d8      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005290:	2302      	movs	r3, #2
 8005292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005296:	e0d4      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005298:	2304      	movs	r3, #4
 800529a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800529e:	e0d0      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052a0:	2308      	movs	r3, #8
 80052a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052a6:	e0cc      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052a8:	2310      	movs	r3, #16
 80052aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ae:	e0c8      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a5e      	ldr	r2, [pc, #376]	@ (8005430 <UART_SetConfig+0x2d4>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d125      	bne.n	8005306 <UART_SetConfig+0x1aa>
 80052ba:	4b5b      	ldr	r3, [pc, #364]	@ (8005428 <UART_SetConfig+0x2cc>)
 80052bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80052c4:	2b30      	cmp	r3, #48	@ 0x30
 80052c6:	d016      	beq.n	80052f6 <UART_SetConfig+0x19a>
 80052c8:	2b30      	cmp	r3, #48	@ 0x30
 80052ca:	d818      	bhi.n	80052fe <UART_SetConfig+0x1a2>
 80052cc:	2b20      	cmp	r3, #32
 80052ce:	d00a      	beq.n	80052e6 <UART_SetConfig+0x18a>
 80052d0:	2b20      	cmp	r3, #32
 80052d2:	d814      	bhi.n	80052fe <UART_SetConfig+0x1a2>
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <UART_SetConfig+0x182>
 80052d8:	2b10      	cmp	r3, #16
 80052da:	d008      	beq.n	80052ee <UART_SetConfig+0x192>
 80052dc:	e00f      	b.n	80052fe <UART_SetConfig+0x1a2>
 80052de:	2300      	movs	r3, #0
 80052e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052e4:	e0ad      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052e6:	2302      	movs	r3, #2
 80052e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ec:	e0a9      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052ee:	2304      	movs	r3, #4
 80052f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f4:	e0a5      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052f6:	2308      	movs	r3, #8
 80052f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052fc:	e0a1      	b.n	8005442 <UART_SetConfig+0x2e6>
 80052fe:	2310      	movs	r3, #16
 8005300:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005304:	e09d      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a4a      	ldr	r2, [pc, #296]	@ (8005434 <UART_SetConfig+0x2d8>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d125      	bne.n	800535c <UART_SetConfig+0x200>
 8005310:	4b45      	ldr	r3, [pc, #276]	@ (8005428 <UART_SetConfig+0x2cc>)
 8005312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005316:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800531a:	2bc0      	cmp	r3, #192	@ 0xc0
 800531c:	d016      	beq.n	800534c <UART_SetConfig+0x1f0>
 800531e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005320:	d818      	bhi.n	8005354 <UART_SetConfig+0x1f8>
 8005322:	2b80      	cmp	r3, #128	@ 0x80
 8005324:	d00a      	beq.n	800533c <UART_SetConfig+0x1e0>
 8005326:	2b80      	cmp	r3, #128	@ 0x80
 8005328:	d814      	bhi.n	8005354 <UART_SetConfig+0x1f8>
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <UART_SetConfig+0x1d8>
 800532e:	2b40      	cmp	r3, #64	@ 0x40
 8005330:	d008      	beq.n	8005344 <UART_SetConfig+0x1e8>
 8005332:	e00f      	b.n	8005354 <UART_SetConfig+0x1f8>
 8005334:	2300      	movs	r3, #0
 8005336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800533a:	e082      	b.n	8005442 <UART_SetConfig+0x2e6>
 800533c:	2302      	movs	r3, #2
 800533e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005342:	e07e      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005344:	2304      	movs	r3, #4
 8005346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800534a:	e07a      	b.n	8005442 <UART_SetConfig+0x2e6>
 800534c:	2308      	movs	r3, #8
 800534e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005352:	e076      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005354:	2310      	movs	r3, #16
 8005356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800535a:	e072      	b.n	8005442 <UART_SetConfig+0x2e6>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a35      	ldr	r2, [pc, #212]	@ (8005438 <UART_SetConfig+0x2dc>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d12a      	bne.n	80053bc <UART_SetConfig+0x260>
 8005366:	4b30      	ldr	r3, [pc, #192]	@ (8005428 <UART_SetConfig+0x2cc>)
 8005368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005370:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005374:	d01a      	beq.n	80053ac <UART_SetConfig+0x250>
 8005376:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800537a:	d81b      	bhi.n	80053b4 <UART_SetConfig+0x258>
 800537c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005380:	d00c      	beq.n	800539c <UART_SetConfig+0x240>
 8005382:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005386:	d815      	bhi.n	80053b4 <UART_SetConfig+0x258>
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <UART_SetConfig+0x238>
 800538c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005390:	d008      	beq.n	80053a4 <UART_SetConfig+0x248>
 8005392:	e00f      	b.n	80053b4 <UART_SetConfig+0x258>
 8005394:	2300      	movs	r3, #0
 8005396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800539a:	e052      	b.n	8005442 <UART_SetConfig+0x2e6>
 800539c:	2302      	movs	r3, #2
 800539e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053a2:	e04e      	b.n	8005442 <UART_SetConfig+0x2e6>
 80053a4:	2304      	movs	r3, #4
 80053a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053aa:	e04a      	b.n	8005442 <UART_SetConfig+0x2e6>
 80053ac:	2308      	movs	r3, #8
 80053ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053b2:	e046      	b.n	8005442 <UART_SetConfig+0x2e6>
 80053b4:	2310      	movs	r3, #16
 80053b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ba:	e042      	b.n	8005442 <UART_SetConfig+0x2e6>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a17      	ldr	r2, [pc, #92]	@ (8005420 <UART_SetConfig+0x2c4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d13a      	bne.n	800543c <UART_SetConfig+0x2e0>
 80053c6:	4b18      	ldr	r3, [pc, #96]	@ (8005428 <UART_SetConfig+0x2cc>)
 80053c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80053d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053d4:	d01a      	beq.n	800540c <UART_SetConfig+0x2b0>
 80053d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053da:	d81b      	bhi.n	8005414 <UART_SetConfig+0x2b8>
 80053dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053e0:	d00c      	beq.n	80053fc <UART_SetConfig+0x2a0>
 80053e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053e6:	d815      	bhi.n	8005414 <UART_SetConfig+0x2b8>
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <UART_SetConfig+0x298>
 80053ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053f0:	d008      	beq.n	8005404 <UART_SetConfig+0x2a8>
 80053f2:	e00f      	b.n	8005414 <UART_SetConfig+0x2b8>
 80053f4:	2300      	movs	r3, #0
 80053f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053fa:	e022      	b.n	8005442 <UART_SetConfig+0x2e6>
 80053fc:	2302      	movs	r3, #2
 80053fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005402:	e01e      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005404:	2304      	movs	r3, #4
 8005406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800540a:	e01a      	b.n	8005442 <UART_SetConfig+0x2e6>
 800540c:	2308      	movs	r3, #8
 800540e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005412:	e016      	b.n	8005442 <UART_SetConfig+0x2e6>
 8005414:	2310      	movs	r3, #16
 8005416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800541a:	e012      	b.n	8005442 <UART_SetConfig+0x2e6>
 800541c:	efff69f3 	.word	0xefff69f3
 8005420:	40008000 	.word	0x40008000
 8005424:	40013800 	.word	0x40013800
 8005428:	40021000 	.word	0x40021000
 800542c:	40004400 	.word	0x40004400
 8005430:	40004800 	.word	0x40004800
 8005434:	40004c00 	.word	0x40004c00
 8005438:	40005000 	.word	0x40005000
 800543c:	2310      	movs	r3, #16
 800543e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a9f      	ldr	r2, [pc, #636]	@ (80056c4 <UART_SetConfig+0x568>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d17a      	bne.n	8005542 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800544c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005450:	2b08      	cmp	r3, #8
 8005452:	d824      	bhi.n	800549e <UART_SetConfig+0x342>
 8005454:	a201      	add	r2, pc, #4	@ (adr r2, 800545c <UART_SetConfig+0x300>)
 8005456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545a:	bf00      	nop
 800545c:	08005481 	.word	0x08005481
 8005460:	0800549f 	.word	0x0800549f
 8005464:	08005489 	.word	0x08005489
 8005468:	0800549f 	.word	0x0800549f
 800546c:	0800548f 	.word	0x0800548f
 8005470:	0800549f 	.word	0x0800549f
 8005474:	0800549f 	.word	0x0800549f
 8005478:	0800549f 	.word	0x0800549f
 800547c:	08005497 	.word	0x08005497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005480:	f7fd fe7a 	bl	8003178 <HAL_RCC_GetPCLK1Freq>
 8005484:	61f8      	str	r0, [r7, #28]
        break;
 8005486:	e010      	b.n	80054aa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005488:	4b8f      	ldr	r3, [pc, #572]	@ (80056c8 <UART_SetConfig+0x56c>)
 800548a:	61fb      	str	r3, [r7, #28]
        break;
 800548c:	e00d      	b.n	80054aa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800548e:	f7fd fddb 	bl	8003048 <HAL_RCC_GetSysClockFreq>
 8005492:	61f8      	str	r0, [r7, #28]
        break;
 8005494:	e009      	b.n	80054aa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800549a:	61fb      	str	r3, [r7, #28]
        break;
 800549c:	e005      	b.n	80054aa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800549e:	2300      	movs	r3, #0
 80054a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 80fb 	beq.w	80056a8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	685a      	ldr	r2, [r3, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	005b      	lsls	r3, r3, #1
 80054ba:	4413      	add	r3, r2
 80054bc:	69fa      	ldr	r2, [r7, #28]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d305      	bcc.n	80054ce <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054c8:	69fa      	ldr	r2, [r7, #28]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d903      	bls.n	80054d6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054d4:	e0e8      	b.n	80056a8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	2200      	movs	r2, #0
 80054da:	461c      	mov	r4, r3
 80054dc:	4615      	mov	r5, r2
 80054de:	f04f 0200 	mov.w	r2, #0
 80054e2:	f04f 0300 	mov.w	r3, #0
 80054e6:	022b      	lsls	r3, r5, #8
 80054e8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80054ec:	0222      	lsls	r2, r4, #8
 80054ee:	68f9      	ldr	r1, [r7, #12]
 80054f0:	6849      	ldr	r1, [r1, #4]
 80054f2:	0849      	lsrs	r1, r1, #1
 80054f4:	2000      	movs	r0, #0
 80054f6:	4688      	mov	r8, r1
 80054f8:	4681      	mov	r9, r0
 80054fa:	eb12 0a08 	adds.w	sl, r2, r8
 80054fe:	eb43 0b09 	adc.w	fp, r3, r9
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	603b      	str	r3, [r7, #0]
 800550a:	607a      	str	r2, [r7, #4]
 800550c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005510:	4650      	mov	r0, sl
 8005512:	4659      	mov	r1, fp
 8005514:	f7fa fe60 	bl	80001d8 <__aeabi_uldivmod>
 8005518:	4602      	mov	r2, r0
 800551a:	460b      	mov	r3, r1
 800551c:	4613      	mov	r3, r2
 800551e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005526:	d308      	bcc.n	800553a <UART_SetConfig+0x3de>
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800552e:	d204      	bcs.n	800553a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	60da      	str	r2, [r3, #12]
 8005538:	e0b6      	b.n	80056a8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005540:	e0b2      	b.n	80056a8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800554a:	d15e      	bne.n	800560a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800554c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005550:	2b08      	cmp	r3, #8
 8005552:	d828      	bhi.n	80055a6 <UART_SetConfig+0x44a>
 8005554:	a201      	add	r2, pc, #4	@ (adr r2, 800555c <UART_SetConfig+0x400>)
 8005556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800555a:	bf00      	nop
 800555c:	08005581 	.word	0x08005581
 8005560:	08005589 	.word	0x08005589
 8005564:	08005591 	.word	0x08005591
 8005568:	080055a7 	.word	0x080055a7
 800556c:	08005597 	.word	0x08005597
 8005570:	080055a7 	.word	0x080055a7
 8005574:	080055a7 	.word	0x080055a7
 8005578:	080055a7 	.word	0x080055a7
 800557c:	0800559f 	.word	0x0800559f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005580:	f7fd fdfa 	bl	8003178 <HAL_RCC_GetPCLK1Freq>
 8005584:	61f8      	str	r0, [r7, #28]
        break;
 8005586:	e014      	b.n	80055b2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005588:	f7fd fe0c 	bl	80031a4 <HAL_RCC_GetPCLK2Freq>
 800558c:	61f8      	str	r0, [r7, #28]
        break;
 800558e:	e010      	b.n	80055b2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005590:	4b4d      	ldr	r3, [pc, #308]	@ (80056c8 <UART_SetConfig+0x56c>)
 8005592:	61fb      	str	r3, [r7, #28]
        break;
 8005594:	e00d      	b.n	80055b2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005596:	f7fd fd57 	bl	8003048 <HAL_RCC_GetSysClockFreq>
 800559a:	61f8      	str	r0, [r7, #28]
        break;
 800559c:	e009      	b.n	80055b2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800559e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055a2:	61fb      	str	r3, [r7, #28]
        break;
 80055a4:	e005      	b.n	80055b2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d077      	beq.n	80056a8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	005a      	lsls	r2, r3, #1
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	085b      	lsrs	r3, r3, #1
 80055c2:	441a      	add	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055cc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	2b0f      	cmp	r3, #15
 80055d2:	d916      	bls.n	8005602 <UART_SetConfig+0x4a6>
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055da:	d212      	bcs.n	8005602 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	b29b      	uxth	r3, r3
 80055e0:	f023 030f 	bic.w	r3, r3, #15
 80055e4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	085b      	lsrs	r3, r3, #1
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	f003 0307 	and.w	r3, r3, #7
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	8afb      	ldrh	r3, [r7, #22]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	8afa      	ldrh	r2, [r7, #22]
 80055fe:	60da      	str	r2, [r3, #12]
 8005600:	e052      	b.n	80056a8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005608:	e04e      	b.n	80056a8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800560a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800560e:	2b08      	cmp	r3, #8
 8005610:	d827      	bhi.n	8005662 <UART_SetConfig+0x506>
 8005612:	a201      	add	r2, pc, #4	@ (adr r2, 8005618 <UART_SetConfig+0x4bc>)
 8005614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005618:	0800563d 	.word	0x0800563d
 800561c:	08005645 	.word	0x08005645
 8005620:	0800564d 	.word	0x0800564d
 8005624:	08005663 	.word	0x08005663
 8005628:	08005653 	.word	0x08005653
 800562c:	08005663 	.word	0x08005663
 8005630:	08005663 	.word	0x08005663
 8005634:	08005663 	.word	0x08005663
 8005638:	0800565b 	.word	0x0800565b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800563c:	f7fd fd9c 	bl	8003178 <HAL_RCC_GetPCLK1Freq>
 8005640:	61f8      	str	r0, [r7, #28]
        break;
 8005642:	e014      	b.n	800566e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005644:	f7fd fdae 	bl	80031a4 <HAL_RCC_GetPCLK2Freq>
 8005648:	61f8      	str	r0, [r7, #28]
        break;
 800564a:	e010      	b.n	800566e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800564c:	4b1e      	ldr	r3, [pc, #120]	@ (80056c8 <UART_SetConfig+0x56c>)
 800564e:	61fb      	str	r3, [r7, #28]
        break;
 8005650:	e00d      	b.n	800566e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005652:	f7fd fcf9 	bl	8003048 <HAL_RCC_GetSysClockFreq>
 8005656:	61f8      	str	r0, [r7, #28]
        break;
 8005658:	e009      	b.n	800566e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800565a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800565e:	61fb      	str	r3, [r7, #28]
        break;
 8005660:	e005      	b.n	800566e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005662:	2300      	movs	r3, #0
 8005664:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800566c:	bf00      	nop
    }

    if (pclk != 0U)
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d019      	beq.n	80056a8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	085a      	lsrs	r2, r3, #1
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	441a      	add	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	fbb2 f3f3 	udiv	r3, r2, r3
 8005686:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	2b0f      	cmp	r3, #15
 800568c:	d909      	bls.n	80056a2 <UART_SetConfig+0x546>
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005694:	d205      	bcs.n	80056a2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60da      	str	r2, [r3, #12]
 80056a0:	e002      	b.n	80056a8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80056b4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3728      	adds	r7, #40	@ 0x28
 80056bc:	46bd      	mov	sp, r7
 80056be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056c2:	bf00      	nop
 80056c4:	40008000 	.word	0x40008000
 80056c8:	00f42400 	.word	0x00f42400

080056cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d8:	f003 0308 	and.w	r3, r3, #8
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00a      	beq.n	80056f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00a      	beq.n	8005718 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	430a      	orrs	r2, r1
 8005716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00a      	beq.n	800573a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005760:	f003 0310 	and.w	r3, r3, #16
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00a      	beq.n	800577e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00a      	beq.n	80057a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d01a      	beq.n	80057e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ca:	d10a      	bne.n	80057e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00a      	beq.n	8005804 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	605a      	str	r2, [r3, #4]
  }
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b098      	sub	sp, #96	@ 0x60
 8005814:	af02      	add	r7, sp, #8
 8005816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005820:	f7fc f9b6 	bl	8001b90 <HAL_GetTick>
 8005824:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0308 	and.w	r3, r3, #8
 8005830:	2b08      	cmp	r3, #8
 8005832:	d12e      	bne.n	8005892 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005834:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800583c:	2200      	movs	r2, #0
 800583e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f88c 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d021      	beq.n	8005892 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800585c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800585e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005862:	653b      	str	r3, [r7, #80]	@ 0x50
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	461a      	mov	r2, r3
 800586a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800586c:	647b      	str	r3, [r7, #68]	@ 0x44
 800586e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005870:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005874:	e841 2300 	strex	r3, r2, [r1]
 8005878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800587a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e6      	bne.n	800584e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2220      	movs	r2, #32
 8005884:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e062      	b.n	8005958 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b04      	cmp	r3, #4
 800589e:	d149      	bne.n	8005934 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058a8:	2200      	movs	r2, #0
 80058aa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f856 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d03c      	beq.n	8005934 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	e853 3f00 	ldrex	r3, [r3]
 80058c6:	623b      	str	r3, [r7, #32]
   return(result);
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	461a      	mov	r2, r3
 80058d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80058da:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058e0:	e841 2300 	strex	r3, r2, [r1]
 80058e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1e6      	bne.n	80058ba <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3308      	adds	r3, #8
 80058f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	e853 3f00 	ldrex	r3, [r3]
 80058fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f023 0301 	bic.w	r3, r3, #1
 8005902:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3308      	adds	r3, #8
 800590a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800590c:	61fa      	str	r2, [r7, #28]
 800590e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005910:	69b9      	ldr	r1, [r7, #24]
 8005912:	69fa      	ldr	r2, [r7, #28]
 8005914:	e841 2300 	strex	r3, r2, [r1]
 8005918:	617b      	str	r3, [r7, #20]
   return(result);
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e5      	bne.n	80058ec <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2220      	movs	r2, #32
 8005924:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e011      	b.n	8005958 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2220      	movs	r2, #32
 8005938:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3758      	adds	r7, #88	@ 0x58
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	603b      	str	r3, [r7, #0]
 800596c:	4613      	mov	r3, r2
 800596e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005970:	e04f      	b.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005978:	d04b      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597a:	f7fc f909 	bl	8001b90 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	429a      	cmp	r2, r3
 8005988:	d302      	bcc.n	8005990 <UART_WaitOnFlagUntilTimeout+0x30>
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d101      	bne.n	8005994 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e04e      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d037      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b80      	cmp	r3, #128	@ 0x80
 80059a6:	d034      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b40      	cmp	r3, #64	@ 0x40
 80059ac:	d031      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69db      	ldr	r3, [r3, #28]
 80059b4:	f003 0308 	and.w	r3, r3, #8
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d110      	bne.n	80059de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2208      	movs	r2, #8
 80059c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 f8ff 	bl	8005bc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2208      	movs	r2, #8
 80059ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e029      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ec:	d111      	bne.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 f8e5 	bl	8005bc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e00f      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69da      	ldr	r2, [r3, #28]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	bf0c      	ite	eq
 8005a22:	2301      	moveq	r3, #1
 8005a24:	2300      	movne	r3, #0
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	461a      	mov	r2, r3
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d0a0      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
	...

08005a3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b097      	sub	sp, #92	@ 0x5c
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	4613      	mov	r3, r2
 8005a48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	68ba      	ldr	r2, [r7, #8]
 8005a4e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	88fa      	ldrh	r2, [r7, #6]
 8005a54:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	88fa      	ldrh	r2, [r7, #6]
 8005a5c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a6e:	d10e      	bne.n	8005a8e <UART_Start_Receive_IT+0x52>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d105      	bne.n	8005a84 <UART_Start_Receive_IT+0x48>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005a7e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a82:	e02d      	b.n	8005ae0 <UART_Start_Receive_IT+0xa4>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	22ff      	movs	r2, #255	@ 0xff
 8005a88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a8c:	e028      	b.n	8005ae0 <UART_Start_Receive_IT+0xa4>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10d      	bne.n	8005ab2 <UART_Start_Receive_IT+0x76>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d104      	bne.n	8005aa8 <UART_Start_Receive_IT+0x6c>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	22ff      	movs	r2, #255	@ 0xff
 8005aa2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005aa6:	e01b      	b.n	8005ae0 <UART_Start_Receive_IT+0xa4>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	227f      	movs	r2, #127	@ 0x7f
 8005aac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ab0:	e016      	b.n	8005ae0 <UART_Start_Receive_IT+0xa4>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005aba:	d10d      	bne.n	8005ad8 <UART_Start_Receive_IT+0x9c>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d104      	bne.n	8005ace <UART_Start_Receive_IT+0x92>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	227f      	movs	r2, #127	@ 0x7f
 8005ac8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005acc:	e008      	b.n	8005ae0 <UART_Start_Receive_IT+0xa4>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	223f      	movs	r2, #63	@ 0x3f
 8005ad2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ad6:	e003      	b.n	8005ae0 <UART_Start_Receive_IT+0xa4>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2222      	movs	r2, #34	@ 0x22
 8005aec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3308      	adds	r3, #8
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b02:	f043 0301 	orr.w	r3, r3, #1
 8005b06:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3308      	adds	r3, #8
 8005b0e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b10:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005b12:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005b16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e5      	bne.n	8005af0 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b2c:	d107      	bne.n	8005b3e <UART_Start_Receive_IT+0x102>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d103      	bne.n	8005b3e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	4a21      	ldr	r2, [pc, #132]	@ (8005bc0 <UART_Start_Receive_IT+0x184>)
 8005b3a:	669a      	str	r2, [r3, #104]	@ 0x68
 8005b3c:	e002      	b.n	8005b44 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4a20      	ldr	r2, [pc, #128]	@ (8005bc4 <UART_Start_Receive_IT+0x188>)
 8005b42:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d019      	beq.n	8005b80 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b6c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e6      	bne.n	8005b4c <UART_Start_Receive_IT+0x110>
 8005b7e:	e018      	b.n	8005bb2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f043 0320 	orr.w	r3, r3, #32
 8005b94:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b9e:	623b      	str	r3, [r7, #32]
 8005ba0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	69f9      	ldr	r1, [r7, #28]
 8005ba4:	6a3a      	ldr	r2, [r7, #32]
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e6      	bne.n	8005b80 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	375c      	adds	r7, #92	@ 0x5c
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr
 8005bc0:	08006055 	.word	0x08006055
 8005bc4:	08005e91 	.word	0x08005e91

08005bc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b095      	sub	sp, #84	@ 0x54
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005be4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bee:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bf4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e6      	bne.n	8005bd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3308      	adds	r3, #8
 8005c08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	e853 3f00 	ldrex	r3, [r3]
 8005c10:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	f023 0301 	bic.w	r3, r3, #1
 8005c18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	3308      	adds	r3, #8
 8005c20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c2a:	e841 2300 	strex	r3, r2, [r1]
 8005c2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1e5      	bne.n	8005c02 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d118      	bne.n	8005c70 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	e853 3f00 	ldrex	r3, [r3]
 8005c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f023 0310 	bic.w	r3, r3, #16
 8005c52:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	461a      	mov	r2, r3
 8005c5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	6979      	ldr	r1, [r7, #20]
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	e841 2300 	strex	r3, r2, [r1]
 8005c68:	613b      	str	r3, [r7, #16]
   return(result);
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e6      	bne.n	8005c3e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c84:	bf00      	nop
 8005c86:	3754      	adds	r7, #84	@ 0x54
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cb8:	bf00      	nop
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b08f      	sub	sp, #60	@ 0x3c
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ccc:	2b21      	cmp	r3, #33	@ 0x21
 8005cce:	d14c      	bne.n	8005d6a <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d132      	bne.n	8005d42 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	e853 3f00 	ldrex	r3, [r3]
 8005ce8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cfc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d02:	e841 2300 	strex	r3, r2, [r1]
 8005d06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1e6      	bne.n	8005cdc <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	e853 3f00 	ldrex	r3, [r3]
 8005d1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d22:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	461a      	mov	r2, r3
 8005d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2c:	61bb      	str	r3, [r7, #24]
 8005d2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d30:	6979      	ldr	r1, [r7, #20]
 8005d32:	69ba      	ldr	r2, [r7, #24]
 8005d34:	e841 2300 	strex	r3, r2, [r1]
 8005d38:	613b      	str	r3, [r7, #16]
   return(result);
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1e6      	bne.n	8005d0e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005d40:	e013      	b.n	8005d6a <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d46:	781a      	ldrb	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	3b01      	subs	r3, #1
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005d6a:	bf00      	nop
 8005d6c:	373c      	adds	r7, #60	@ 0x3c
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b091      	sub	sp, #68	@ 0x44
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d82:	2b21      	cmp	r3, #33	@ 0x21
 8005d84:	d151      	bne.n	8005e2a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d132      	bne.n	8005df8 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9a:	e853 3f00 	ldrex	r3, [r3]
 8005d9e:	623b      	str	r3, [r7, #32]
   return(result);
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005da6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	461a      	mov	r2, r3
 8005dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005db2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005db8:	e841 2300 	strex	r3, r2, [r1]
 8005dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1e6      	bne.n	8005d92 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de2:	61fb      	str	r3, [r7, #28]
 8005de4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	69b9      	ldr	r1, [r7, #24]
 8005de8:	69fa      	ldr	r2, [r7, #28]
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	617b      	str	r3, [r7, #20]
   return(result);
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e6      	bne.n	8005dc4 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005df6:	e018      	b.n	8005e2a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e00:	881a      	ldrh	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e0a:	b292      	uxth	r2, r2
 8005e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e12:	1c9a      	adds	r2, r3, #2
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	3b01      	subs	r3, #1
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005e2a:	bf00      	nop
 8005e2c:	3744      	adds	r7, #68	@ 0x44
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr

08005e36 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b088      	sub	sp, #32
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e52:	61fb      	str	r3, [r7, #28]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	61bb      	str	r3, [r7, #24]
 8005e5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	6979      	ldr	r1, [r7, #20]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	613b      	str	r3, [r7, #16]
   return(result);
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e6      	bne.n	8005e3e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2220      	movs	r2, #32
 8005e74:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e86:	bf00      	nop
 8005e88:	3720      	adds	r7, #32
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
	...

08005e90 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b09c      	sub	sp, #112	@ 0x70
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e9e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ea8:	2b22      	cmp	r3, #34	@ 0x22
 8005eaa:	f040 80c2 	bne.w	8006032 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005eb4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005eb8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005ebc:	b2d9      	uxtb	r1, r3
 8005ebe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec8:	400a      	ands	r2, r1
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f040 80a7 	bne.w	8006046 <UART_RxISR_8BIT+0x1b6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f00:	e853 3f00 	ldrex	r3, [r3]
 8005f04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f1e:	e841 2300 	strex	r3, r2, [r1]
 8005f22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1e6      	bne.n	8005ef8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	3308      	adds	r3, #8
 8005f30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f34:	e853 3f00 	ldrex	r3, [r3]
 8005f38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f3c:	f023 0301 	bic.w	r3, r3, #1
 8005f40:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3308      	adds	r3, #8
 8005f48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005f4a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f52:	e841 2300 	strex	r3, r2, [r1]
 8005f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1e5      	bne.n	8005f2a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2220      	movs	r2, #32
 8005f62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a36      	ldr	r2, [pc, #216]	@ (8006050 <UART_RxISR_8BIT+0x1c0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d01f      	beq.n	8005fbc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d018      	beq.n	8005fbc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	623b      	str	r3, [r7, #32]
   return(result);
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005faa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fb0:	e841 2300 	strex	r3, r2, [r1]
 8005fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1e6      	bne.n	8005f8a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d130      	bne.n	8006026 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0310 	bic.w	r3, r3, #16
 8005fde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fe8:	61fb      	str	r3, [r7, #28]
 8005fea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	69b9      	ldr	r1, [r7, #24]
 8005fee:	69fa      	ldr	r2, [r7, #28]
 8005ff0:	e841 2300 	strex	r3, r2, [r1]
 8005ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1e6      	bne.n	8005fca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	f003 0310 	and.w	r3, r3, #16
 8006006:	2b10      	cmp	r3, #16
 8006008:	d103      	bne.n	8006012 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2210      	movs	r2, #16
 8006010:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800601e:	4611      	mov	r1, r2
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006024:	e00f      	b.n	8006046 <UART_RxISR_8BIT+0x1b6>
        huart->RxCpltCallback(huart);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	4798      	blx	r3
}
 8006030:	e009      	b.n	8006046 <UART_RxISR_8BIT+0x1b6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	8b1b      	ldrh	r3, [r3, #24]
 8006038:	b29a      	uxth	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f042 0208 	orr.w	r2, r2, #8
 8006042:	b292      	uxth	r2, r2
 8006044:	831a      	strh	r2, [r3, #24]
}
 8006046:	bf00      	nop
 8006048:	3770      	adds	r7, #112	@ 0x70
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40008000 	.word	0x40008000

08006054 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b09c      	sub	sp, #112	@ 0x70
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006062:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800606c:	2b22      	cmp	r3, #34	@ 0x22
 800606e:	f040 80c2 	bne.w	80061f6 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006078:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006080:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006082:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006086:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800608a:	4013      	ands	r3, r2
 800608c:	b29a      	uxth	r2, r3
 800608e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006090:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006096:	1c9a      	adds	r2, r3, #2
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	3b01      	subs	r3, #1
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f040 80a7 	bne.w	800620a <UART_RxISR_16BIT+0x1b6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060c4:	e853 3f00 	ldrex	r3, [r3]
 80060c8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80060ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060da:	657b      	str	r3, [r7, #84]	@ 0x54
 80060dc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80060e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80060e2:	e841 2300 	strex	r3, r2, [r1]
 80060e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80060e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1e6      	bne.n	80060bc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3308      	adds	r3, #8
 80060f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f8:	e853 3f00 	ldrex	r3, [r3]
 80060fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006100:	f023 0301 	bic.w	r3, r3, #1
 8006104:	663b      	str	r3, [r7, #96]	@ 0x60
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	3308      	adds	r3, #8
 800610c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800610e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006110:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006112:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006114:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006116:	e841 2300 	strex	r3, r2, [r1]
 800611a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800611c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1e5      	bne.n	80060ee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2220      	movs	r2, #32
 8006126:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a36      	ldr	r2, [pc, #216]	@ (8006214 <UART_RxISR_16BIT+0x1c0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d01f      	beq.n	8006180 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d018      	beq.n	8006180 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	6a3b      	ldr	r3, [r7, #32]
 8006156:	e853 3f00 	ldrex	r3, [r3]
 800615a:	61fb      	str	r3, [r7, #28]
   return(result);
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006162:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800616c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800616e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006172:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006174:	e841 2300 	strex	r3, r2, [r1]
 8006178:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800617a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e6      	bne.n	800614e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006184:	2b01      	cmp	r3, #1
 8006186:	d130      	bne.n	80061ea <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	60bb      	str	r3, [r7, #8]
   return(result);
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f023 0310 	bic.w	r3, r3, #16
 80061a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	461a      	mov	r2, r3
 80061aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061ac:	61bb      	str	r3, [r7, #24]
 80061ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b0:	6979      	ldr	r1, [r7, #20]
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	e841 2300 	strex	r3, r2, [r1]
 80061b8:	613b      	str	r3, [r7, #16]
   return(result);
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1e6      	bne.n	800618e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	f003 0310 	and.w	r3, r3, #16
 80061ca:	2b10      	cmp	r3, #16
 80061cc:	d103      	bne.n	80061d6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2210      	movs	r2, #16
 80061d4:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80061e2:	4611      	mov	r1, r2
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80061e8:	e00f      	b.n	800620a <UART_RxISR_16BIT+0x1b6>
        huart->RxCpltCallback(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	4798      	blx	r3
}
 80061f4:	e009      	b.n	800620a <UART_RxISR_16BIT+0x1b6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	8b1b      	ldrh	r3, [r3, #24]
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0208 	orr.w	r2, r2, #8
 8006206:	b292      	uxth	r2, r2
 8006208:	831a      	strh	r2, [r3, #24]
}
 800620a:	bf00      	nop
 800620c:	3770      	adds	r7, #112	@ 0x70
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	40008000 	.word	0x40008000

08006218 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b08c      	sub	sp, #48	@ 0x30
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	4613      	mov	r3, r2
 8006238:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800623a:	2300      	movs	r3, #0
 800623c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006246:	2b20      	cmp	r3, #32
 8006248:	d13b      	bne.n	80062c2 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8006250:	88fb      	ldrh	r3, [r7, #6]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e034      	b.n	80062c4 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2201      	movs	r2, #1
 800625e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8006266:	88fb      	ldrh	r3, [r7, #6]
 8006268:	461a      	mov	r2, r3
 800626a:	68b9      	ldr	r1, [r7, #8]
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f7ff fbe5 	bl	8005a3c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006276:	2b01      	cmp	r3, #1
 8006278:	d11d      	bne.n	80062b6 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2210      	movs	r2, #16
 8006280:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	e853 3f00 	ldrex	r3, [r3]
 800628e:	617b      	str	r3, [r7, #20]
   return(result);
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f043 0310 	orr.w	r3, r3, #16
 8006296:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	461a      	mov	r2, r3
 800629e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062a2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a4:	6a39      	ldr	r1, [r7, #32]
 80062a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062a8:	e841 2300 	strex	r3, r2, [r1]
 80062ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1e6      	bne.n	8006282 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 80062b4:	e002      	b.n	80062bc <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80062bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80062c0:	e000      	b.n	80062c4 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 80062c2:	2302      	movs	r3, #2
  }
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3730      	adds	r7, #48	@ 0x30
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <_ZdlPvj>:
 80062cc:	f000 b800 	b.w	80062d0 <_ZdlPv>

080062d0 <_ZdlPv>:
 80062d0:	f000 b800 	b.w	80062d4 <free>

080062d4 <free>:
 80062d4:	4b02      	ldr	r3, [pc, #8]	@ (80062e0 <free+0xc>)
 80062d6:	4601      	mov	r1, r0
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	f000 b83d 	b.w	8006358 <_free_r>
 80062de:	bf00      	nop
 80062e0:	2000000c 	.word	0x2000000c

080062e4 <__malloc_lock>:
 80062e4:	4801      	ldr	r0, [pc, #4]	@ (80062ec <__malloc_lock+0x8>)
 80062e6:	f000 b835 	b.w	8006354 <__retarget_lock_acquire_recursive>
 80062ea:	bf00      	nop
 80062ec:	20000584 	.word	0x20000584

080062f0 <__malloc_unlock>:
 80062f0:	4801      	ldr	r0, [pc, #4]	@ (80062f8 <__malloc_unlock+0x8>)
 80062f2:	f000 b830 	b.w	8006356 <__retarget_lock_release_recursive>
 80062f6:	bf00      	nop
 80062f8:	20000584 	.word	0x20000584

080062fc <memset>:
 80062fc:	4402      	add	r2, r0
 80062fe:	4603      	mov	r3, r0
 8006300:	4293      	cmp	r3, r2
 8006302:	d100      	bne.n	8006306 <memset+0xa>
 8006304:	4770      	bx	lr
 8006306:	f803 1b01 	strb.w	r1, [r3], #1
 800630a:	e7f9      	b.n	8006300 <memset+0x4>

0800630c <__libc_init_array>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	4d0d      	ldr	r5, [pc, #52]	@ (8006344 <__libc_init_array+0x38>)
 8006310:	4c0d      	ldr	r4, [pc, #52]	@ (8006348 <__libc_init_array+0x3c>)
 8006312:	1b64      	subs	r4, r4, r5
 8006314:	10a4      	asrs	r4, r4, #2
 8006316:	2600      	movs	r6, #0
 8006318:	42a6      	cmp	r6, r4
 800631a:	d109      	bne.n	8006330 <__libc_init_array+0x24>
 800631c:	4d0b      	ldr	r5, [pc, #44]	@ (800634c <__libc_init_array+0x40>)
 800631e:	4c0c      	ldr	r4, [pc, #48]	@ (8006350 <__libc_init_array+0x44>)
 8006320:	f000 f864 	bl	80063ec <_init>
 8006324:	1b64      	subs	r4, r4, r5
 8006326:	10a4      	asrs	r4, r4, #2
 8006328:	2600      	movs	r6, #0
 800632a:	42a6      	cmp	r6, r4
 800632c:	d105      	bne.n	800633a <__libc_init_array+0x2e>
 800632e:	bd70      	pop	{r4, r5, r6, pc}
 8006330:	f855 3b04 	ldr.w	r3, [r5], #4
 8006334:	4798      	blx	r3
 8006336:	3601      	adds	r6, #1
 8006338:	e7ee      	b.n	8006318 <__libc_init_array+0xc>
 800633a:	f855 3b04 	ldr.w	r3, [r5], #4
 800633e:	4798      	blx	r3
 8006340:	3601      	adds	r6, #1
 8006342:	e7f2      	b.n	800632a <__libc_init_array+0x1e>
 8006344:	080064e0 	.word	0x080064e0
 8006348:	080064e0 	.word	0x080064e0
 800634c:	080064e0 	.word	0x080064e0
 8006350:	080064f0 	.word	0x080064f0

08006354 <__retarget_lock_acquire_recursive>:
 8006354:	4770      	bx	lr

08006356 <__retarget_lock_release_recursive>:
 8006356:	4770      	bx	lr

08006358 <_free_r>:
 8006358:	b538      	push	{r3, r4, r5, lr}
 800635a:	4605      	mov	r5, r0
 800635c:	2900      	cmp	r1, #0
 800635e:	d041      	beq.n	80063e4 <_free_r+0x8c>
 8006360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006364:	1f0c      	subs	r4, r1, #4
 8006366:	2b00      	cmp	r3, #0
 8006368:	bfb8      	it	lt
 800636a:	18e4      	addlt	r4, r4, r3
 800636c:	f7ff ffba 	bl	80062e4 <__malloc_lock>
 8006370:	4a1d      	ldr	r2, [pc, #116]	@ (80063e8 <_free_r+0x90>)
 8006372:	6813      	ldr	r3, [r2, #0]
 8006374:	b933      	cbnz	r3, 8006384 <_free_r+0x2c>
 8006376:	6063      	str	r3, [r4, #4]
 8006378:	6014      	str	r4, [r2, #0]
 800637a:	4628      	mov	r0, r5
 800637c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006380:	f7ff bfb6 	b.w	80062f0 <__malloc_unlock>
 8006384:	42a3      	cmp	r3, r4
 8006386:	d908      	bls.n	800639a <_free_r+0x42>
 8006388:	6820      	ldr	r0, [r4, #0]
 800638a:	1821      	adds	r1, r4, r0
 800638c:	428b      	cmp	r3, r1
 800638e:	bf01      	itttt	eq
 8006390:	6819      	ldreq	r1, [r3, #0]
 8006392:	685b      	ldreq	r3, [r3, #4]
 8006394:	1809      	addeq	r1, r1, r0
 8006396:	6021      	streq	r1, [r4, #0]
 8006398:	e7ed      	b.n	8006376 <_free_r+0x1e>
 800639a:	461a      	mov	r2, r3
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	b10b      	cbz	r3, 80063a4 <_free_r+0x4c>
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	d9fa      	bls.n	800639a <_free_r+0x42>
 80063a4:	6811      	ldr	r1, [r2, #0]
 80063a6:	1850      	adds	r0, r2, r1
 80063a8:	42a0      	cmp	r0, r4
 80063aa:	d10b      	bne.n	80063c4 <_free_r+0x6c>
 80063ac:	6820      	ldr	r0, [r4, #0]
 80063ae:	4401      	add	r1, r0
 80063b0:	1850      	adds	r0, r2, r1
 80063b2:	4283      	cmp	r3, r0
 80063b4:	6011      	str	r1, [r2, #0]
 80063b6:	d1e0      	bne.n	800637a <_free_r+0x22>
 80063b8:	6818      	ldr	r0, [r3, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	6053      	str	r3, [r2, #4]
 80063be:	4408      	add	r0, r1
 80063c0:	6010      	str	r0, [r2, #0]
 80063c2:	e7da      	b.n	800637a <_free_r+0x22>
 80063c4:	d902      	bls.n	80063cc <_free_r+0x74>
 80063c6:	230c      	movs	r3, #12
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	e7d6      	b.n	800637a <_free_r+0x22>
 80063cc:	6820      	ldr	r0, [r4, #0]
 80063ce:	1821      	adds	r1, r4, r0
 80063d0:	428b      	cmp	r3, r1
 80063d2:	bf04      	itt	eq
 80063d4:	6819      	ldreq	r1, [r3, #0]
 80063d6:	685b      	ldreq	r3, [r3, #4]
 80063d8:	6063      	str	r3, [r4, #4]
 80063da:	bf04      	itt	eq
 80063dc:	1809      	addeq	r1, r1, r0
 80063de:	6021      	streq	r1, [r4, #0]
 80063e0:	6054      	str	r4, [r2, #4]
 80063e2:	e7ca      	b.n	800637a <_free_r+0x22>
 80063e4:	bd38      	pop	{r3, r4, r5, pc}
 80063e6:	bf00      	nop
 80063e8:	20000448 	.word	0x20000448

080063ec <_init>:
 80063ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ee:	bf00      	nop
 80063f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f2:	bc08      	pop	{r3}
 80063f4:	469e      	mov	lr, r3
 80063f6:	4770      	bx	lr

080063f8 <_fini>:
 80063f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fa:	bf00      	nop
 80063fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063fe:	bc08      	pop	{r3}
 8006400:	469e      	mov	lr, r3
 8006402:	4770      	bx	lr
