✔ [2/107] Built LeanRV64D.Sail.IntRange
✔ [3/107] Built LeanRV64D.Sail.BitVec
✔ [4/107] Built LeanRV64D.Sail.Sail
✔ [5/107] Built LeanRV64D.Defs
✔ [6/107] Built LeanRV64D.FakeReal
✔ [7/107] Built LeanRV64D.Specialization
✔ [8/107] Built LeanRV64D.RiscvExtras
✔ [9/107] Built LeanRV64D.Option
✔ [10/107] Built LeanRV64D.Flow
✔ [11/107] Built LeanRV64D.Arith
✔ [12/107] Built LeanRV64D.String
✔ [13/107] Built LeanRV64D.Mapping
✔ [14/107] Built LeanRV64D.Vector
✔ [15/107] Built LeanRV64D.HexBits
✔ [16/107] Built LeanRV64D.HexBitsSigned
✔ [17/107] Built LeanRV64D.DecBits
✔ [18/107] Built LeanRV64D.Prelude
✔ [19/107] Built LeanRV64D.RiscvErrors
✔ [20/107] Built LeanRV64D.RiscvXlen
✔ [21/107] Built LeanRV64D.RiscvFlen
✔ [22/107] Built LeanRV64D.RiscvVlen
✔ [23/107] Built LeanRV64D.PreludeMemAddrtype
✔ [24/107] Built LeanRV64D.PreludeMemMetadata
✔ [25/107] Built LeanRV64D.Result
✔ [26/107] Built LeanRV64D.Common
✔ [27/107] Built LeanRV64D.ReadWriteV1
✔ [28/107] Built LeanRV64D.PreludeMem
✔ [29/107] Built LeanRV64D.Arithmetic
✔ [30/107] Built LeanRV64D.RvfiDii
✔ [31/107] Built LeanRV64D.RiscvExtensions
✔ [32/107] Built LeanRV64D.RiscvTypesExt
✔ [33/107] Built LeanRV64D.RiscvTypes
✔ [34/107] Built LeanRV64D.RiscvVmemTypes
✔ [35/107] Built LeanRV64D.RiscvCallbacks
✔ [36/107] Built LeanRV64D.RiscvRegType
✔ [37/107] Built LeanRV64D.RiscvFregType
✔ [38/107] Built LeanRV64D.RiscvRegs
✔ [39/107] Built LeanRV64D.RiscvPcAccess
✖ [40/107] Building LeanRV64D.RiscvSysRegs
trace: .> LEAN_PATH=/home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean /home/runner/.elan/toolchains/leanprover--lean4-nightly---nightly-2025-05-14/bin/lean --tstack=400000 -Dweak.linter.style.nameCheck=false /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvSysRegs.lean -R /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D -o /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/RiscvSysRegs.olean -i /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/RiscvSysRegs.ilean -c /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/ir/LeanRV64D/RiscvSysRegs.c --json
error: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvSysRegs.lean:692:98: failed to prove termination, possible solutions:
  - Use `have`-expressions to prove the remaining goals
  - Use `termination_by` to specify a different well-founded relation
  - Use `decreasing_by` to specify your own tactic for discharging this kind of goal
⊢ max (currentlyEnabled_measure Ext_Zicsr) 0 < currentlyEnabled_measure Ext_U
error: Lean exited with code 1
Some required builds logged failures:
- LeanRV64D.RiscvSysRegs
