###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov 22 14:45:15 2025
#  Design:            MCU
#  Command:           report_timing > $REPORT_DIR/$DESIGN_NAME.report_timing.hold.signoff.rpt
###############################################################
Path 1: MET Hold Check with Pin saradc0/ADC_sync_clock_conversion_phase_reg/CKN 
Endpoint:   saradc0/ADC_sync_clock_conversion_phase_reg/D    (^) checked with 
trailing edge of 'smclk'
Beginpoint: saradc0/ADC_sync_clock_phase_shift_reg_reg[11]/Q (^) triggered by 
trailing edge of 'smclk'
Path Groups: {smclk}
Analysis View: hold_analysis_view
Other End Arrival Time         20.030
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                20.039
  Arrival Time                 20.087
  Slack Time                    0.048
     Clock Fall Edge                 20.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       19.987
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                |             |                  |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+------------------+-------+---------+----------| 
     | saradc0/ADC_sync_clock_phase_shift_reg_reg[11] | CK ^        |                  |       |  19.987 |   19.939 | 
     | saradc0/ADC_sync_clock_phase_shift_reg_reg[11] | CK ^ -> Q ^ | DFFRPQX1MA10TH   | 0.100 |  20.087 |   20.039 | 
     | saradc0/ADC_sync_clock_conversion_phase_reg    | D ^         | SDFFNRPQX1MA10TH | 0.000 |  20.087 |   20.039 | 
     +--------------------------------------------------------------------------------------------------------------+ 

