Complete Single Channel Signal Processing (TL3472IP - 8-pin DIP):

USB 5V ──[L1:10µH]──┬─── +5V Rail
                    │
                 [C1:1000µF]  ← Capacitor symbol
                    │
USB GND ────────────┴─── GND Rail


Complete Single Channel Signal Processing (TL3472IP - 8-pin DIP):

Piezo(+) ──┬──[R1:1MΩ]───┬──[C3:470nF]──┬──[R2:2.2kΩ]──┐
           │             │      |       │              │        +5V
           │             │     GND      │              │         │
           │             │      │       │              │         │
           │             │      │       │              │     ┌───┴───┐
           │             │      │       │              │     │   8   │ 
           │             │      │       │              └─────│ 3   1 ├─┐ 
           │             │      │       │                    │   +   │ |
           │             │      │       │                    │       │ TL3472A  
           │             │      │       │                    │       │ Pin 1 Output
           │             │      │       └────────────────────┤ 2   4 │ 
           │             │      |                            │   -   │ 
           │             │      └────────────────────┐       └───┬───┘ 
           │             │                           |           │     
           │             │                           |           | 
           │             │            +5V            |           |
           │             │             │             |           |
           │             │         [R3:2.2kΩ]       GND          |
           │             │             │             |           |
           │             └─────────────|             |           |
           │                      [R4:2.2kΩ]         |           |
           │                           │             |           |
           │                           └─── GND ─────┴──── GND ──┘
           │
           ├─[D1]─── +5V Rail  ← Clamps positive overvoltage
           │
           │
           ├─[D2]─── GND Rail  ← Clamps negative overvoltage  
           │
Piezo(-) ──┴─── GND Rail


Peak Detection & Second Op-Amp Stage:
                                                      +5V (shared)
                                                          |
                                                      ┌───────┐
                                                      │   8   │ 
TL3472A Pin 1 ──[D3:1N4148]─────[C4:1µF]──────────────┤ 5   7 ├──┬─── TL3472B
Output                             |                  │   +   │  │   Pin 7 Output
                                  GND          ┌──────┤ 6   4 │  │
                                               │      │   -   │  │
                                               │      └───┬───┘  │
                                               │          │      │
                                               │      GND Rail   │
                                               │      (shared)   │
                                               │                 │
                                               └─────────────────┘
                                                      
                                                   


Output Stage to ESP32:

TL3472B Pin 7 Output ──┬─── To ESP32 ADC Stage
                       │
                       ├──[R5:10kΩ]──┬──[C6:100nF]──┬─── ESP32 ADC Input (GPIO36)
                       │             │       |      │
                       │             │       |      │
                       │             │       └──────┴─ GND Rail
                       │             │
                       │             └─── FINAL OUTPUT (0-4V range)
                       │
                       └─── To Pin 6 Feedback (shown above)


Power Rail Connections Summary:
+5V Rail ───┬─── ESP32 VIN Pin
            ├─── TL3472 Pin 8 (shared V+ for both op-amps A and B)
            ├─── Bias resistor R2 (top)
            ├─── Bias resistor R3 (top)
            └─── Power supply positive

GND Rail ───┬─── ESP32 GND Pin  
            ├─── TL3472 Pin 4 (shared V- for both op-amps A and B)
            ├─── Piezo negative terminal
            ├─── All capacitor negative terminals (C1, C3, C4, C6)
            ├─── Bias resistor R4 (bottom)
            └─── Power supply negative


TL3472IP Pinout Reference (8-pin DIP, top view):
    ┌─────────┐
  1 │●        │ 8  (● = pin 1 indicator)
  2 │         │ 7
  3 │ TL3472  │ 6
  4 │         │ 5
    └─────────┘

Pin Functions:
Pin 1: Op-Amp A Output
Pin 2: Op-Amp A Inverting Input (-)
Pin 3: Op-Amp A Non-inverting Input (+)
Pin 4: V- (Ground, shared by both op-amps)
Pin 5: Op-Amp B Non-inverting Input (+)
Pin 6: Op-Amp B Inverting Input (-)
Pin 7: Op-Amp B Output  
Pin 8: V+ (Power, shared by both op-amps)


Signal Flow Summary:
Piezo → Protection Diodes → AC Coupling → Bias Network → Op-Amp A Differential Amplifier → Peak Detection → Op-Amp B Buffer → Output

Key Circuit Features:
- Op-Amp A: Differential amplifier with separate bias voltages on + and - inputs
  * + input: Gets signal + 3.33V bias (from R2 network)
  * - input: Gets 1.67V bias (from R3/R4 network)
- Op-Amp B: Unity gain buffer (output connected to inverting input)
- Separate bias networks provide proper single-supply operation
- Peak detection extends pulse width for reliable ESP32 ADC sampling
- All 1N4148 diodes add 0.7V voltage drop (upgrade to BAT54S for 0.3V drop)
- Output voltage range: 0-4V (safe for ESP32 3.3V ADC with 11dB attenuation)


Bias Voltage Analysis:
Signal Path Bias (to + input):
  +5V → R2 (2.2kΩ) → 3.33V at + input

Reference Bias (to - input):  
  +5V → R3 (2.2kΩ) → R4 (2.2kΩ) → GND
  Voltage at R3/R4 junction: 1.67V to - input

Differential Operation:
  Op-Amp A amplifies the difference between + input (signal + 3.33V) and - input (1.67V)
  This creates a 1.67V offset for single-supply operation


Complete Component Values:
Power Supply:
  L1: 10µH (power line filtering)
  C1: 1000µF electrolytic (bulk power storage)

Signal Path:
  R1: 1MΩ (piezo bias, prevents floating input)
  C3: 470nF ceramic (AC coupling, blocks DC)
  D1, D2: 1N4148 (input protection, 0.7V forward drop each)
  R2: 2.2kΩ (signal bias: +5V to 3.33V at + input)
  R3: 2.2kΩ (reference bias upper: +5V to 1.67V)
  R4: 2.2kΩ (reference bias lower: 1.67V to GND, feeds - input)
  IC1: TL3472IP (dual precision op-amp)
  D3: 1N4148 (peak detection, 0.7V forward drop)
  C4: 1µF electrolytic (peak hold capacitor)
  R5: 10kΩ (output current limiting)
  C6: 100nF ceramic (final output noise filtering)