Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_system_top_tb_behav xil_defaultlib.uart_system_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_transmitter [uart_transmitter_default]
Compiling architecture behavioral of entity xil_defaultlib.baudrate_generator [baudrate_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.UART [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system_top [uart_system_top_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system_top_tb
Built simulation snapshot uart_system_top_tb_behav
