# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/p2_linebuffer/sim/p2_linebuffer.v" \
"../../../../project_1.srcs/sources_1/ip/c2_fifo/sim/c2_fifo.v" \
"../../../../project_1.srcs/sources_1/ip/conv2_linebuffer/sim/conv2_linebuffer.v" \
"../../../../project_1.srcs/sources_1/ip/c2_w_row4/sim/c2_w_row4.v" \
"../../../../project_1.srcs/sources_1/ip/c2_w_row3/sim/c2_w_row3.v" \
"../../../../project_1.srcs/sources_1/ip/c2_w_row2/sim/c2_w_row2.v" \
"../../../../project_1.srcs/sources_1/ip/c2_w_row1/sim/c2_w_row1.v" \
"../../../../project_1.srcs/sources_1/ip/c2_w_row0/sim/c2_w_row0.v" \
"../../../../project_1.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../project_1.srcs/sources_1/ip/pool1_data_linebuffer/sim/pool1_data_linebuffer.v" \
"../../../../project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" \
"../../../../project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" \
"../../../../project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" \
"../../../../project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" \
"../../../../project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" \
"../../../../project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" \
"../../../../project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" \
"../../../../project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" \
"../../../../project_1.srcs/sources_1/new/c2_reshape.v" \
"../../../../project_1.srcs/sources_1/new/conv1.v" \
"../../../../project_1.srcs/sources_1/new/conv2.v" \
"../../../../project_1.srcs/sources_1/new/p1_data_fifo.v" \
"../../../../project_1.srcs/sources_1/new/pool1.v" \
"../../../../project_1.srcs/sources_1/new/pool2.v" \
"../../../../project_1.srcs/sources_1/new/top.v" \
"../../../../project_1.srcs/sim_1/new/conv1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
