{"vcs1":{"timestamp_begin":1735214004.506645196, "rt":1.79, "ut":0.70, "st":0.34}}
{"vcselab":{"timestamp_begin":1735214006.401038379, "rt":0.97, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1735214007.471999539, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735214003.543589680}
{"VCS_COMP_START_TIME": 1735214003.543589680}
{"VCS_COMP_END_TIME": 1735214048.927631083}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331904}}
{"stitch_vcselab": {"peak_mem": 223368}}
