irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Sep 24, 2024 at 13:12:31 CST
irun
	/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv
	+incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim
	+define+prog6
	-define CYCLE=10.0
	-define MAX=100000
	+access+r
	+nc64bit
	+prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog6
	+rdcycle=1
	+notimingcheck

   User defined plus("+") options:
	+prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog6
	+rdcycle=1

ncvlog: *W,NOTIND: unable to access -INCDIR /home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI (No such file or directory).
file: /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 100000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,43|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
	$value$plusargs("rdcycle=%s", rdcycle);
	              |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,44|15): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,63|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/WangYanTing/VLSI/hw1_act/P76131416/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 4
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	$readmemh({prog_path, "/main0.hex"}, Memory_byte0);
	                                                |
ncelab: *W,MEMODR (../sim/top_tb.sv,47|49): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, Memory_byte1); 
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,48|52): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, Memory_byte2);
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,49|52): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, Memory_byte3); 
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,50|52): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                36      23
		Primitives:            242       2
		Timing outputs:         66      65
		Registers:             424     276
		Scalar wires:          159       -
		Expanded wires:        228      12
		Vectored wires:         82       -
		Always blocks:         209     113
		Initial blocks:          4       3
		Cont. assignments:      56      42
		Pseudo assignments:     11      10
		Timing checks:         752       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top_tb:sv
Loading snapshot worklib.top_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run

Done

DM[8192] = c11c1150, pass
DM[8193] = 433e05fc, pass
your total cycle is 0.000000 
your total cycle is 0.000000 




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 66390 NS + 2
../sim/top_tb.sv:94     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Sep 24, 2024 at 13:12:32 CST  (total: 00:00:01)
