<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='727' type='222'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1778' u='r' c='_ZN4llvm16MachineIRBuilder17buildVecReduceXorERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1749' u='r' c='_ZN4llvm12IRTranslator24getSimpleIntrinsicOpcodeEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1511' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='896' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
