{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 10:00:53 2019 " "Info: Processing started: Sat Dec 21 10:00:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebaad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebaad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebaad-re " "Info: Found design unit 1: ebaad-re" {  } { { "../alu-other/ebaad.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebaad.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebaad " "Info: Found entity 1: ebaad" {  } { { "../alu-other/ebaad.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebaad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebnot.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebnot-re " "Info: Found design unit 1: ebnot-re" {  } { { "../alu-other/ebnot.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebnot.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebnot " "Info: Found entity 1: ebnot" {  } { { "../alu-other/ebnot.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebnot.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebor-re " "Info: Found design unit 1: ebor-re" {  } { { "../alu-other/ebor.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebor " "Info: Found entity 1: ebor" {  } { { "../alu-other/ebor.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/ebsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/ebsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ebsub-re " "Info: Found design unit 1: ebsub-re" {  } { { "../alu-other/ebsub.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebsub.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ebsub " "Info: Found entity 1: ebsub" {  } { { "../alu-other/ebsub.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebsub.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu-other/fulladd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu-other/fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-re " "Info: Found design unit 1: fulladd-re" {  } { { "../alu-other/fulladd.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/fulladd.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "../alu-other/fulladd.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/fulladd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register_cz/register_cz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../register_cz/register_cz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Cz-behavior " "Info: Found design unit 1: Register_Cz-behavior" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_Cz " "Info: Found entity 1: Register_Cz" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR/IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../IR/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-lyh " "Info: Found design unit 1: IR-lyh" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/ram/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ex4/ram/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/gpr/gpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex4/gpr/gpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpr-lyh " "Info: Found design unit 1: gpr-lyh" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Info: Found entity 1: gpr" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/pc/pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex4/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-lyh " "Info: Found design unit 1: pc-lyh" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex4/sm/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex4/sm/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm-lyh " "Info: Found design unit 1: sm-lyh" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex3/shift/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex3/shift/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-lyh " "Info: Found design unit 1: shift-lyh" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex3/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex3/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-re " "Info: Found design unit 1: ALU-re" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex2/mux3_8/mux3_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex2/mux3_8/mux3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_8-lyh " "Info: Found design unit 1: mux3_8-lyh" {  } { { "../ex2/mux3_8/mux3_8.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/mux3_8/mux3_8.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux3_8 " "Info: Found entity 1: mux3_8" {  } { { "../ex2/mux3_8/mux3_8.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/mux3_8/mux3_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex2/sigcon/sigcon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex2/sigcon/sigcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigcon-lyh " "Info: Found design unit 1: sigcon-lyh" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sigcon " "Info: Found entity 1: sigcon" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex1/instruction_decoder/instruction_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ex1/instruction_decoder/instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-lyh " "Info: Found design unit 1: instruction_decoder-lyh" {  } { { "../ex1/instruction_decoder/instruction_decoder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex1/instruction_decoder/instruction_decoder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Info: Found entity 1: instruction_decoder" {  } { { "../ex1/instruction_decoder/instruction_decoder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex1/instruction_decoder/instruction_decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tDFF-ST " "Info: Found design unit 1: tDFF-ST" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tDFF " "Info: Found entity 1: tDFF" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_8 mux3_8:inst13 " "Info: Elaborating entity \"mux3_8\" for hierarchy \"mux3_8:inst13\"" {  } { { "cpu.bdf" "inst13" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 232 864 984 360 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst4 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 232 672 792 360 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inpc pc.vhd(18) " "Warning (10492): VHDL Process Statement warning at pc.vhd(18): signal \"inpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldpc pc.vhd(18) " "Warning (10492): VHDL Process Statement warning at pc.vhd(18): signal \"ldpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inpc pc.vhd(20) " "Warning (10492): VHDL Process Statement warning at pc.vhd(20): signal \"inpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldpc pc.vhd(20) " "Warning (10492): VHDL Process Statement warning at pc.vhd(20): signal \"ldpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s pc.vhd(23) " "Warning (10492): VHDL Process Statement warning at pc.vhd(23): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigcon sigcon:inst6 " "Info: Elaborating entity \"sigcon\" for hierarchy \"sigcon:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -56 1224 1360 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "nota sigcon.vhd(14) " "Warning (10812): VHDL warning at sigcon.vhd(14): sensitivity list already contains nota" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 14 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "halt sigcon.vhd(55) " "Warning (10492): VHDL Process Statement warning at sigcon.vhd(55): signal \"halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst8 " "Info: Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -56 1064 1176 264 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst7 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -56 912 1008 40 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tDFF tDFF:inst37 " "Info: Elaborating entity \"tDFF\" for hierarchy \"tDFF:inst37\"" {  } { { "cpu.bdf" "inst37" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 624 208 304 720 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 80 912 1032 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst5 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 424 1024 1144 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(16) " "Warning (10492): VHDL Process Statement warning at shift.vhd(16): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(18) " "Warning (10492): VHDL Process Statement warning at shift.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(20) " "Warning (10492): VHDL Process Statement warning at shift.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(22) " "Warning (10492): VHDL Process Statement warning at shift.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(24) " "Warning (10492): VHDL Process Statement warning at shift.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(26) " "Warning (10492): VHDL Process Statement warning at shift.vhd(26): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(28) " "Warning (10492): VHDL Process Statement warning at shift.vhd(28): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf shift.vhd(12) " "Warning (10631): VHDL Process Statement warning at shift.vhd(12): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf shift.vhd(12) " "Info (10041): Inferred latch for \"cf\" at shift.vhd(12)" {  } { { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 424 864 976 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 alu.vhd(50) " "Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tcf alu.vhd(50) " "Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal \"tcf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 alu.vhd(52) " "Warning (10492): VHDL Process Statement warning at alu.vhd(52): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tzf alu.vhd(52) " "Warning (10492): VHDL Process Statement warning at alu.vhd(52): signal \"tzf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 alu.vhd(54) " "Warning (10492): VHDL Process Statement warning at alu.vhd(54): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t4 alu.vhd(56) " "Warning (10492): VHDL Process Statement warning at alu.vhd(56): signal \"t4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t alu.vhd(43) " "Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"t\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf alu.vhd(43) " "Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zf alu.vhd(43) " "Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"zf\", which holds its previous value in one or more paths through the process" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zf alu.vhd(43) " "Info (10041): Inferred latch for \"zf\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf alu.vhd(43) " "Info (10041): Inferred latch for \"cf\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[0\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[1\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[2\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[3\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[4\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[5\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[6\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] alu.vhd(43) " "Info (10041): Inferred latch for \"t\[7\]\" at alu.vhd(43)" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebaad ALU:inst\|ebaad:g0 " "Info: Elaborating entity \"ebaad\" for hierarchy \"ALU:inst\|ebaad:g0\"" {  } { { "../ex3/alu/alu.vhd" "g0" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ALU:inst\|ebaad:g0\|fulladd:g0 " "Info: Elaborating entity \"fulladd\" for hierarchy \"ALU:inst\|ebaad:g0\|fulladd:g0\"" {  } { { "../alu-other/ebaad.vhd" "g0" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebaad.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebsub ALU:inst\|ebsub:g1 " "Info: Elaborating entity \"ebsub\" for hierarchy \"ALU:inst\|ebsub:g1\"" {  } { { "../ex3/alu/alu.vhd" "g1" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s8 ebsub.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at ebsub.vhd(16): object \"s8\" assigned a value but never read" {  } { { "../alu-other/ebsub.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/alu-other/ebsub.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebor ALU:inst\|ebor:g2 " "Info: Elaborating entity \"ebor\" for hierarchy \"ALU:inst\|ebor:g2\"" {  } { { "../ex3/alu/alu.vhd" "g2" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ebnot ALU:inst\|ebnot:g3 " "Info: Elaborating entity \"ebnot\" for hierarchy \"ALU:inst\|ebnot:g3\"" {  } { { "../ex3/alu/alu.vhd" "g3" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr gpr:inst3 " "Info: Elaborating entity \"gpr\" for hierarchy \"gpr:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 408 672 800 568 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(33) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(34) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(35) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(35): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(36) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(36): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(38) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(38): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(39) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(40) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(40): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(41) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(41): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(44) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(44): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(45) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(45): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(46) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(46): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a0 gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"a0\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b0 gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"b0\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aa gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"aa\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bb gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"bb\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cc gpr.vhd(16) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(16): inferring latch(es) for signal or variable \"cc\", which holds its previous value in one or more paths through the process" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"cc\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"bb\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"aa\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"b0\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[0\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[0\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[1\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[1\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[2\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[2\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[3\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[3\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[4\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[4\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[5\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[5\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[6\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[6\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[7\] gpr.vhd(16) " "Info (10041): Inferred latch for \"a0\[7\]\" at gpr.vhd(16)" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst12 " "Info: Elaborating entity \"ram\" for hierarchy \"ram:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 80 680 880 208 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "../ex4/ram/ram.bdf" "inst" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst12\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"ram:inst12\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram.mif " "Info: Parameter \"LPM_FILE\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram ram:inst12\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 80 680 880 208 "inst12" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:inst12\|LPM_RAM_IO:inst\|altram:sram ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block ram:inst12\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram:inst12\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "../ex4/ram/ram.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/ex4/ram/ram.bdf" { { -184 328 456 -56 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mc91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mc91 " "Info: Found entity 1: altsyncram_mc91" {  } { { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mc91 ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated " "Info: Elaborating entity \"altsyncram_mc91\" for hierarchy \"ram:inst12\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Cz Register_Cz:inst9 " "Info: Elaborating entity \"Register_Cz\" for hierarchy \"Register_Cz:inst9\"" {  } { { "cpu.bdf" "inst9" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 400 1208 1320 560 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_en register_cz.vhd(19) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(19): signal \"C_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_IN register_cz.vhd(20) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(20): signal \"C_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_en register_cz.vhd(22) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(22): signal \"z_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_IN register_cz.vhd(23) " "Warning (10492): VHDL Process Statement warning at register_cz.vhd(23): signal \"z_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_OUT register_cz.vhd(13) " "Warning (10631): VHDL Process Statement warning at register_cz.vhd(13): inferring latch(es) for signal or variable \"C_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_out register_cz.vhd(13) " "Warning (10631): VHDL Process Statement warning at register_cz.vhd(13): inferring latch(es) for signal or variable \"z_out\", which holds its previous value in one or more paths through the process" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out register_cz.vhd(13) " "Info (10041): Inferred latch for \"z_out\" at register_cz.vhd(13)" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_OUT register_cz.vhd(13) " "Info (10041): Inferred latch for \"C_OUT\" at register_cz.vhd(13)" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[0\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[0\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[1\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[1\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[2\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[2\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[3\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[3\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[4\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[4\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[5\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[5\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[6\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[6\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst\|t\[7\] " "Warning: Converted tri-state buffer \"ALU:inst\|t\[7\]\" feeding internal logic into a wire" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[7\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[7\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[6\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[6\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[5\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[5\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[4\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[4\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[3\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[3\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[2\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[2\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[1\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[1\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[0\] ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[0\]\" to the node \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|zf " "Warning: Latch ALU:inst\|zf has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IR:inst2\|temp\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal IR:inst2\|temp\[7\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|cf " "Warning: Latch ALU:inst\|cf has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IR:inst2\|temp\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal IR:inst2\|temp\[7\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[7\]\$latch " "Warning: Latch ALU:inst\|t\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[0\]\$latch " "Warning: Latch ALU:inst\|t\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[6\]\$latch " "Warning: Latch ALU:inst\|t\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[5\]\$latch " "Warning: Latch ALU:inst\|t\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[4\]\$latch " "Warning: Latch ALU:inst\|t\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[3\]\$latch " "Warning: Latch ALU:inst\|t\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[2\]\$latch " "Warning: Latch ALU:inst\|t\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|t\[1\]\$latch " "Warning: Latch ALU:inst\|t\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sigcon:inst6\|zen " "Warning: Ports D and ENA on the latch are fed by the same signal sigcon:inst6\|zen" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 12 -1 0 } } { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 13 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Info: Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Info: Implemented 286 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 10:00:57 2019 " "Info: Processing ended: Sat Dec 21 10:00:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 10:00:58 2019 " "Info: Processing started: Sat Dec 21 10:00:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 26 " "Warning: No exact pin location assignment(s) for 8 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[7\] " "Info: Pin bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[6\] " "Info: Pin bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[5\] " "Info: Pin bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[4\] " "Info: Pin bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[3\] " "Info: Pin bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[2\] " "Info: Pin bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[1\] " "Info: Pin bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[0\] " "Info: Pin bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|temp\[7\] " "Info: Destination node IR:inst2\|temp\[7\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|temp\[6\] " "Info: Destination node IR:inst2\|temp\[6\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|temp\[5\] " "Info: Destination node IR:inst2\|temp\[5\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|temp[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst2\|temp\[4\] " "Info: Destination node IR:inst2\|temp\[4\]" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|temp[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tDFF:inst14\|NQ " "Info: Destination node tDFF:inst14\|NQ" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tDFF:inst14|NQ } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 47 (LVDS55p, DPCLK2/DQS1B/CQ1B#)) " "Info: Automatically promoted node reset (placed in PIN 47 (LVDS55p, DPCLK2/DQS1B/CQ1B#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_Cz:inst9\|z_out " "Info: Destination node Register_Cz:inst9\|z_out" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_Cz:inst9|z_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_Cz:inst9\|C_OUT " "Info: Destination node Register_Cz:inst9\|C_OUT" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_Cz:inst9|C_OUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 0 656 824 16 "reset" "" } { 296 648 682 312 "reset" "" } { -8 880 914 8 "reset" "" } { 416 1200 1224 432 "reset" "" } { 112 888 922 128 "reset" "" } { 424 648 682 440 "reset" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|t\[0\]~2  " "Info: Automatically promoted node ALU:inst\|t\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|t[0]~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|cf~5  " "Info: Automatically promoted node ALU:inst\|cf~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|cf~5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sigcon:inst6\|zen~2  " "Info: Automatically promoted node sigcon:inst6\|zen~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst\|t\[0\]~2 " "Info: Destination node ALU:inst\|t\[0\]~2" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|t[0]~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst\|cf~5 " "Info: Destination node ALU:inst\|cf~5" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|cf~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sigcon:inst6|zen~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 14 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 14 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Register_Cz:inst9\|C_OUT memory ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0 -53.55 ns " "Info: Slack time is -53.55 ns between source register \"Register_Cz:inst9\|C_OUT\" and destination memory \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-46.411 ns + Largest register memory " "Info: + Largest register to memory requirement is -46.411 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.662 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 124 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 124; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.662 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 124 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 124; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.441 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 9.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.970 ns) 3.473 ns IR:inst2\|temp\[6\] 2 REG Unassigned 14 " "Info: 2: + IC(1.649 ns) + CELL(0.970 ns) = 3.473 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'IR:inst2\|temp\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 4.354 ns sigcon:inst6\|zen~1 3 COMB Unassigned 11 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 4.354 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'sigcon:inst6\|zen~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 5.472 ns sigcon:inst6\|zen~2 4 COMB Unassigned 3 " "Info: 4: + IC(0.494 ns) + CELL(0.624 ns) = 5.472 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { sigcon:inst6|zen~1 sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.000 ns) 7.568 ns sigcon:inst6\|zen~2clkctrl 5 COMB Unassigned 2 " "Info: 5: + IC(2.096 ns) + CELL(0.000 ns) = 7.568 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sigcon:inst6\|zen~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { sigcon:inst6|zen~2 sigcon:inst6|zen~2clkctrl } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.370 ns) 9.441 ns Register_Cz:inst9\|C_OUT 6 REG Unassigned 1 " "Info: 6: + IC(1.503 ns) + CELL(0.370 ns) = 9.441 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { sigcon:inst6|zen~2clkctrl Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.024 ns ( 32.03 % ) " "Info: Total cell delay = 3.024 ns ( 32.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.417 ns ( 67.97 % ) " "Info: Total interconnect delay = 6.417 ns ( 67.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 49.527 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 49.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.970 ns) 3.473 ns tDFF:inst14\|NQ 2 REG Unassigned 2 " "Info: 2: + IC(1.649 ns) + CELL(0.970 ns) = 3.473 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 5.954 ns tDFF:inst15\|NQ 3 REG Unassigned 2 " "Info: 3: + IC(1.511 ns) + CELL(0.970 ns) = 5.954 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 7.357 ns tDFF:inst16\|NQ 4 REG Unassigned 2 " "Info: 4: + IC(0.433 ns) + CELL(0.970 ns) = 7.357 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.970 ns) 9.067 ns tDFF:inst17\|NQ 5 REG Unassigned 2 " "Info: 5: + IC(0.740 ns) + CELL(0.970 ns) = 9.067 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 10.470 ns tDFF:inst18\|NQ 6 REG Unassigned 2 " "Info: 6: + IC(0.433 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.970 ns) 12.607 ns tDFF:inst19\|NQ 7 REG Unassigned 2 " "Info: 7: + IC(1.167 ns) + CELL(0.970 ns) = 12.607 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 14.010 ns tDFF:inst20\|NQ 8 REG Unassigned 2 " "Info: 8: + IC(0.433 ns) + CELL(0.970 ns) = 14.010 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 15.719 ns tDFF:inst21\|NQ 9 REG Unassigned 2 " "Info: 9: + IC(0.739 ns) + CELL(0.970 ns) = 15.719 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 17.122 ns tDFF:inst22\|NQ 10 REG Unassigned 2 " "Info: 10: + IC(0.433 ns) + CELL(0.970 ns) = 17.122 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.970 ns) 18.832 ns tDFF:inst23\|NQ 11 REG Unassigned 2 " "Info: 11: + IC(0.740 ns) + CELL(0.970 ns) = 18.832 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 20.235 ns tDFF:inst24\|NQ 12 REG Unassigned 2 " "Info: 12: + IC(0.433 ns) + CELL(0.970 ns) = 20.235 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.970 ns) 21.945 ns tDFF:inst25\|NQ 13 REG Unassigned 2 " "Info: 13: + IC(0.740 ns) + CELL(0.970 ns) = 21.945 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 23.348 ns tDFF:inst26\|NQ 14 REG Unassigned 2 " "Info: 14: + IC(0.433 ns) + CELL(0.970 ns) = 23.348 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.970 ns) 25.483 ns tDFF:inst27\|NQ 15 REG Unassigned 2 " "Info: 15: + IC(1.165 ns) + CELL(0.970 ns) = 25.483 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 27.192 ns tDFF:inst28\|NQ 16 REG Unassigned 2 " "Info: 16: + IC(0.739 ns) + CELL(0.970 ns) = 27.192 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 28.595 ns tDFF:inst29\|NQ 17 REG Unassigned 2 " "Info: 17: + IC(0.433 ns) + CELL(0.970 ns) = 28.595 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.970 ns) 30.305 ns tDFF:inst30\|NQ 18 REG Unassigned 2 " "Info: 18: + IC(0.740 ns) + CELL(0.970 ns) = 30.305 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 31.708 ns tDFF:inst31\|NQ 19 REG Unassigned 2 " "Info: 19: + IC(0.433 ns) + CELL(0.970 ns) = 31.708 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.970 ns) 33.826 ns tDFF:inst32\|NQ 20 REG Unassigned 2 " "Info: 20: + IC(1.148 ns) + CELL(0.970 ns) = 33.826 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 35.229 ns tDFF:inst33\|NQ 21 REG Unassigned 2 " "Info: 21: + IC(0.433 ns) + CELL(0.970 ns) = 35.229 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.970 ns) 36.939 ns tDFF:inst34\|NQ 22 REG Unassigned 2 " "Info: 22: + IC(0.740 ns) + CELL(0.970 ns) = 36.939 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 38.342 ns tDFF:inst35\|NQ 23 REG Unassigned 2 " "Info: 23: + IC(0.433 ns) + CELL(0.970 ns) = 38.342 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.970 ns) 40.052 ns tDFF:inst36\|NQ 24 REG Unassigned 2 " "Info: 24: + IC(0.740 ns) + CELL(0.970 ns) = 40.052 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 41.455 ns tDFF:inst37\|NQ 25 REG Unassigned 2 " "Info: 25: + IC(0.433 ns) + CELL(0.970 ns) = 41.455 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.970 ns) 43.963 ns sm:inst7\|zout 26 REG Unassigned 46 " "Info: 26: + IC(1.538 ns) + CELL(0.970 ns) = 43.963 ns; Loc. = Unassigned; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.650 ns) 45.558 ns sigcon:inst6\|zen~2 27 COMB Unassigned 3 " "Info: 27: + IC(0.945 ns) + CELL(0.650 ns) = 45.558 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.000 ns) 47.654 ns sigcon:inst6\|zen~2clkctrl 28 COMB Unassigned 2 " "Info: 28: + IC(2.096 ns) + CELL(0.000 ns) = 47.654 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sigcon:inst6\|zen~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { sigcon:inst6|zen~2 sigcon:inst6|zen~2clkctrl } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.370 ns) 49.527 ns Register_Cz:inst9\|C_OUT 29 REG Unassigned 1 " "Info: 29: + IC(1.503 ns) + CELL(0.370 ns) = 49.527 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { sigcon:inst6|zen~2clkctrl Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.124 ns ( 52.75 % ) " "Info: Total cell delay = 26.124 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.403 ns ( 47.25 % ) " "Info: Total interconnect delay = 23.403 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 56 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.139 ns - Longest register memory " "Info: - Longest register to memory delay is 7.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register_Cz:inst9\|C_OUT 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 0.811 ns sigcon:inst6\|ldpc~5 2 COMB Unassigned 1 " "Info: 2: + IC(0.187 ns) + CELL(0.624 ns) = 0.811 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sigcon:inst6\|ldpc~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 1.622 ns pc:inst4\|s\[2\]~40 3 COMB Unassigned 17 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.622 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'pc:inst4\|s\[2\]~40'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { sigcon:inst6|ldpc~5 pc:inst4|s[2]~40 } "NODE_NAME" } } { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 3.105 ns inst1\[1\]~27 4 COMB Unassigned 1 " "Info: 4: + IC(1.113 ns) + CELL(0.370 ns) = 3.105 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst1\[1\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { pc:inst4|s[2]~40 inst1[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.916 ns inst1\[1\]~28 5 COMB Unassigned 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 3.916 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst1\[1\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst1[1]~27 inst1[1]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.651 ns) 5.437 ns inst1\[1\]~29 6 COMB Unassigned 6 " "Info: 6: + IC(0.870 ns) + CELL(0.651 ns) = 5.437 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst1\[1\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1[1]~28 inst1[1]~29 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.128 ns) 7.139 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0 7 MEM Unassigned 1 " "Info: 7: + IC(1.574 ns) + CELL(0.128 ns) = 7.139 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.767 ns ( 38.76 % ) " "Info: Total cell delay = 2.767 ns ( 38.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 61.24 % ) " "Info: Total interconnect delay = 4.372 ns ( 61.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 pc:inst4|s[2]~40 inst1[1]~27 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 pc:inst4|s[2]~40 inst1[1]~27 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.139 ns register memory " "Info: Estimated most critical path is register to memory delay of 7.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register_Cz:inst9\|C_OUT 1 REG LAB_X20_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y5; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 0.811 ns sigcon:inst6\|ldpc~5 2 COMB LAB_X20_Y5 1 " "Info: 2: + IC(0.187 ns) + CELL(0.624 ns) = 0.811 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'sigcon:inst6\|ldpc~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 1.622 ns pc:inst4\|s\[2\]~40 3 COMB LAB_X20_Y5 17 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.622 ns; Loc. = LAB_X20_Y5; Fanout = 17; COMB Node = 'pc:inst4\|s\[2\]~40'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { sigcon:inst6|ldpc~5 pc:inst4|s[2]~40 } "NODE_NAME" } } { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 3.105 ns inst1\[1\]~27 4 COMB LAB_X22_Y5 1 " "Info: 4: + IC(1.113 ns) + CELL(0.370 ns) = 3.105 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'inst1\[1\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { pc:inst4|s[2]~40 inst1[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.916 ns inst1\[1\]~28 5 COMB LAB_X22_Y5 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 3.916 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'inst1\[1\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst1[1]~27 inst1[1]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.651 ns) 5.437 ns inst1\[1\]~29 6 COMB LAB_X18_Y5 6 " "Info: 6: + IC(0.870 ns) + CELL(0.651 ns) = 5.437 ns; Loc. = LAB_X18_Y5; Fanout = 6; COMB Node = 'inst1\[1\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1[1]~28 inst1[1]~29 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.128 ns) 7.139 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0 7 MEM M4K_X23_Y5 1 " "Info: 7: + IC(1.574 ns) + CELL(0.128 ns) = 7.139 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.767 ns ( 38.76 % ) " "Info: Total cell delay = 2.767 ns ( 38.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 61.24 % ) " "Info: Total interconnect delay = 4.372 ns ( 61.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 pc:inst4|s[2]~40 inst1[1]~27 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[7\] 0 " "Info: Pin \"bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[6\] 0 " "Info: Pin \"bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[5\] 0 " "Info: Pin \"bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[4\] 0 " "Info: Pin \"bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[3\] 0 " "Info: Pin \"bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[2\] 0 " "Info: Pin \"bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[1\] 0 " "Info: Pin \"bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[0\] 0 " "Info: Pin \"bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 10:01:00 2019 " "Info: Processing ended: Sat Dec 21 10:01:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 10:01:01 2019 " "Info: Processing started: Sat Dec 21 10:01:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 10:01:02 2019 " "Info: Processing ended: Sat Dec 21 10:01:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 10:01:03 2019 " "Info: Processing started: Sat Dec 21 10:01:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Register_Cz:inst9\|C_OUT " "Warning: Node \"Register_Cz:inst9\|C_OUT\" is a latch" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Register_Cz:inst9\|z_out " "Warning: Node \"Register_Cz:inst9\|z_out\" is a latch" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[7\]\$latch " "Warning: Node \"ALU:inst\|t\[7\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|cf " "Warning: Node \"ALU:inst\|cf\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|zf " "Warning: Node \"ALU:inst\|zf\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[6\]\$latch " "Warning: Node \"ALU:inst\|t\[6\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[0\]\$latch " "Warning: Node \"ALU:inst\|t\[0\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[0\] " "Warning: Node \"gpr:inst3\|a0\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[1\] " "Warning: Node \"gpr:inst3\|a0\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[2\] " "Warning: Node \"gpr:inst3\|a0\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[3\] " "Warning: Node \"gpr:inst3\|a0\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[4\] " "Warning: Node \"gpr:inst3\|a0\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[5\] " "Warning: Node \"gpr:inst3\|a0\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[6\] " "Warning: Node \"gpr:inst3\|a0\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[7\] " "Warning: Node \"gpr:inst3\|a0\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[7\] " "Warning: Node \"gpr:inst3\|b0\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[0\] " "Warning: Node \"gpr:inst3\|b0\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[1\] " "Warning: Node \"gpr:inst3\|b0\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[2\] " "Warning: Node \"gpr:inst3\|b0\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[3\] " "Warning: Node \"gpr:inst3\|b0\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[4\] " "Warning: Node \"gpr:inst3\|b0\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[5\] " "Warning: Node \"gpr:inst3\|b0\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[6\] " "Warning: Node \"gpr:inst3\|b0\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[1\]\$latch " "Warning: Node \"ALU:inst\|t\[1\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[5\]\$latch " "Warning: Node \"ALU:inst\|t\[5\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[2\]\$latch " "Warning: Node \"ALU:inst\|t\[2\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[3\]\$latch " "Warning: Node \"ALU:inst\|t\[3\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[4\]\$latch " "Warning: Node \"ALU:inst\|t\[4\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 0 656 824 16 "reset" "" } { 296 648 682 312 "reset" "" } { -8 880 914 8 "reset" "" } { 416 1200 1224 432 "reset" "" } { 112 888 922 128 "reset" "" } { 424 648 682 440 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst14\|NQ " "Info: Detected ripple clock \"tDFF:inst14\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst14\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst15\|NQ " "Info: Detected ripple clock \"tDFF:inst15\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst15\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst16\|NQ " "Info: Detected ripple clock \"tDFF:inst16\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst16\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst17\|NQ " "Info: Detected ripple clock \"tDFF:inst17\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst17\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst18\|NQ " "Info: Detected ripple clock \"tDFF:inst18\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst18\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst19\|NQ " "Info: Detected ripple clock \"tDFF:inst19\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst19\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst20\|NQ " "Info: Detected ripple clock \"tDFF:inst20\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst20\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst21\|NQ " "Info: Detected ripple clock \"tDFF:inst21\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst21\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst22\|NQ " "Info: Detected ripple clock \"tDFF:inst22\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst22\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst23\|NQ " "Info: Detected ripple clock \"tDFF:inst23\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst23\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst24\|NQ " "Info: Detected ripple clock \"tDFF:inst24\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst24\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst25\|NQ " "Info: Detected ripple clock \"tDFF:inst25\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst25\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst26\|NQ " "Info: Detected ripple clock \"tDFF:inst26\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst26\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst27\|NQ " "Info: Detected ripple clock \"tDFF:inst27\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst27\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst28\|NQ " "Info: Detected ripple clock \"tDFF:inst28\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst28\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst29\|NQ " "Info: Detected ripple clock \"tDFF:inst29\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst29\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst30\|NQ " "Info: Detected ripple clock \"tDFF:inst30\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst30\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst31\|NQ " "Info: Detected ripple clock \"tDFF:inst31\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst31\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal5~0 " "Info: Detected gated clock \"ALU:inst\|Equal5~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 53 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|we~9 " "Info: Detected gated clock \"sigcon:inst6\|we~9\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|we~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst32\|NQ " "Info: Detected ripple clock \"tDFF:inst32\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst32\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|t\[7\]~67 " "Info: Detected gated clock \"ALU:inst\|t\[7\]~67\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|t\[7\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|cf~5 " "Info: Detected gated clock \"ALU:inst\|cf~5\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|cf~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst33\|NQ " "Info: Detected ripple clock \"tDFF:inst33\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst33\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|t\[0\]~2 " "Info: Detected gated clock \"ALU:inst\|t\[0\]~2\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|t\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|zen~2 " "Info: Detected gated clock \"sigcon:inst6\|zen~2\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|zen~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst34\|NQ " "Info: Detected ripple clock \"tDFF:inst34\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst34\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal2~0 " "Info: Detected gated clock \"ALU:inst\|Equal2~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 47 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[5\] " "Info: Detected ripple clock \"IR:inst2\|temp\[5\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal1~0 " "Info: Detected gated clock \"ALU:inst\|Equal1~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 47 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[4\] " "Info: Detected ripple clock \"IR:inst2\|temp\[4\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst35\|NQ " "Info: Detected ripple clock \"tDFF:inst35\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst35\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|zen~1 " "Info: Detected gated clock \"sigcon:inst6\|zen~1\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|zen~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal0~0 " "Info: Detected gated clock \"ALU:inst\|Equal0~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 46 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[7\] " "Info: Detected ripple clock \"IR:inst2\|temp\[7\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[6\] " "Info: Detected ripple clock \"IR:inst2\|temp\[6\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst36\|NQ " "Info: Detected ripple clock \"tDFF:inst36\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst36\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst37\|NQ " "Info: Detected ripple clock \"tDFF:inst37\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst37\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sm:inst7\|zout " "Info: Detected ripple clock \"sm:inst7\|zout\" as buffer" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sm:inst7\|zout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|t\[2\]\$latch memory ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1 9.92 MHz 100.772 ns Internal " "Info: Clock \"clk\" has Internal fmax of 9.92 MHz between source register \"ALU:inst\|t\[2\]\$latch\" and destination memory \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 100.772 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.329 ns + Longest register memory " "Info: + Longest register to memory delay is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|t\[2\]\$latch 1 REG LCCOMB_X19_Y5_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 1.246 ns shift:inst5\|w\[6\]~42 2 COMB LCCOMB_X22_Y5_N12 1 " "Info: 2: + IC(1.040 ns) + CELL(0.206 ns) = 1.246 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'shift:inst5\|w\[6\]~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU:inst|t[2]$latch shift:inst5|w[6]~42 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 1.826 ns shift:inst5\|w\[6\]~43 3 COMB LCCOMB_X22_Y5_N30 1 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.826 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'shift:inst5\|w\[6\]~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { shift:inst5|w[6]~42 shift:inst5|w[6]~43 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.397 ns inst1\[1\]~28 4 COMB LCCOMB_X22_Y5_N18 2 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 2; COMB Node = 'inst1\[1\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { shift:inst5|w[6]~43 inst1[1]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.206 ns) 3.615 ns inst1\[1\]~29 5 COMB LCCOMB_X18_Y5_N8 6 " "Info: 5: + IC(1.012 ns) + CELL(0.206 ns) = 3.615 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 6; COMB Node = 'inst1\[1\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { inst1[1]~28 inst1[1]~29 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.128 ns) 5.329 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1 6 MEM M4K_X23_Y5 1 " "Info: 6: + IC(1.586 ns) + CELL(0.128 ns) = 5.329 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.952 ns ( 17.86 % ) " "Info: Total cell delay = 0.952 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.377 ns ( 82.14 % ) " "Info: Total interconnect delay = 4.377 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { ALU:inst|t[2]$latch shift:inst5|w[6]~42 shift:inst5|w[6]~43 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[6]~42 {} shift:inst5|w[6]~43 {} inst1[1]~28 {} inst1[1]~29 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 1.040ns 0.374ns 0.365ns 1.012ns 1.586ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-45.011 ns - Smallest " "Info: - Smallest clock skew is -45.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.857 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X23_Y5 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.857 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.04 % ) " "Info: Total cell delay = 1.944 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.913 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 47.868 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 47.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.970 ns) 3.522 ns tDFF:inst14\|NQ 2 REG LCFF_X19_Y6_N11 2 " "Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.970 ns) 5.892 ns tDFF:inst15\|NQ 3 REG LCFF_X26_Y6_N9 2 " "Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.248 ns tDFF:inst16\|NQ 4 REG LCFF_X26_Y6_N31 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 8.821 ns tDFF:inst17\|NQ 5 REG LCFF_X25_Y6_N5 2 " "Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.178 ns tDFF:inst18\|NQ 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 12.258 ns tDFF:inst19\|NQ 7 REG LCFF_X24_Y10_N7 2 " "Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 13.613 ns tDFF:inst20\|NQ 8 REG LCFF_X24_Y10_N15 2 " "Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 15.182 ns tDFF:inst21\|NQ 9 REG LCFF_X25_Y10_N7 2 " "Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 16.537 ns tDFF:inst22\|NQ 10 REG LCFF_X25_Y10_N15 2 " "Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 18.106 ns tDFF:inst23\|NQ 11 REG LCFF_X26_Y10_N7 2 " "Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 19.461 ns tDFF:inst24\|NQ 12 REG LCFF_X26_Y10_N15 2 " "Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 21.030 ns tDFF:inst25\|NQ 13 REG LCFF_X27_Y10_N7 2 " "Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 22.385 ns tDFF:inst26\|NQ 14 REG LCFF_X27_Y10_N29 2 " "Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 24.459 ns tDFF:inst27\|NQ 15 REG LCFF_X27_Y7_N15 2 " "Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 26.031 ns tDFF:inst28\|NQ 16 REG LCFF_X26_Y7_N7 2 " "Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 27.386 ns tDFF:inst29\|NQ 17 REG LCFF_X26_Y7_N15 2 " "Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 28.958 ns tDFF:inst30\|NQ 18 REG LCFF_X25_Y7_N7 2 " "Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 30.313 ns tDFF:inst31\|NQ 19 REG LCFF_X25_Y7_N1 2 " "Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.970 ns) 32.286 ns tDFF:inst32\|NQ 20 REG LCFF_X26_Y8_N7 2 " "Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 33.641 ns tDFF:inst33\|NQ 21 REG LCFF_X26_Y8_N15 2 " "Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 35.213 ns tDFF:inst34\|NQ 22 REG LCFF_X25_Y8_N7 2 " "Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 36.568 ns tDFF:inst35\|NQ 23 REG LCFF_X25_Y8_N15 2 " "Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 38.140 ns tDFF:inst36\|NQ 24 REG LCFF_X24_Y8_N9 2 " "Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 39.496 ns tDFF:inst37\|NQ 25 REG LCFF_X24_Y8_N1 2 " "Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.970 ns) 41.979 ns sm:inst7\|zout 26 REG LCFF_X20_Y5_N1 46 " "Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.589 ns) 43.357 ns sigcon:inst6\|zen~2 27 COMB LCCOMB_X20_Y6_N16 3 " "Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 44.420 ns ALU:inst\|t\[0\]~2 28 COMB LCCOMB_X20_Y6_N2 1 " "Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sigcon:inst6|zen~2 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 46.302 ns ALU:inst\|t\[0\]~2clkctrl 29 COMB CLKCTRL_G4 8 " "Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 47.868 ns ALU:inst\|t\[2\]\$latch 30 REG LCCOMB_X19_Y5_N24 3 " "Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.806 ns ( 56.00 % ) " "Info: Total cell delay = 26.806 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.062 ns ( 44.00 % ) " "Info: Total interconnect delay = 21.062 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { ALU:inst|t[2]$latch shift:inst5|w[6]~42 shift:inst5|w[6]~43 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[6]~42 {} shift:inst5|w[6]~43 {} inst1[1]~28 {} inst1[1]~29 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 1.040ns 0.374ns 0.365ns 1.012ns 1.586ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 58 " "Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR:inst2\|temp\[6\] ALU:inst\|t\[2\]\$latch clk 41.16 ns " "Info: Found hold time violation between source  pin or register \"IR:inst2\|temp\[6\]\" and destination pin or register \"ALU:inst\|t\[2\]\$latch\" for clock \"clk\" (Hold time is 41.16 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "44.651 ns + Largest " "Info: + Largest clock skew is 44.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 47.868 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 47.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.970 ns) 3.522 ns tDFF:inst14\|NQ 2 REG LCFF_X19_Y6_N11 2 " "Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.970 ns) 5.892 ns tDFF:inst15\|NQ 3 REG LCFF_X26_Y6_N9 2 " "Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.248 ns tDFF:inst16\|NQ 4 REG LCFF_X26_Y6_N31 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 8.821 ns tDFF:inst17\|NQ 5 REG LCFF_X25_Y6_N5 2 " "Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.178 ns tDFF:inst18\|NQ 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 12.258 ns tDFF:inst19\|NQ 7 REG LCFF_X24_Y10_N7 2 " "Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 13.613 ns tDFF:inst20\|NQ 8 REG LCFF_X24_Y10_N15 2 " "Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 15.182 ns tDFF:inst21\|NQ 9 REG LCFF_X25_Y10_N7 2 " "Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 16.537 ns tDFF:inst22\|NQ 10 REG LCFF_X25_Y10_N15 2 " "Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 18.106 ns tDFF:inst23\|NQ 11 REG LCFF_X26_Y10_N7 2 " "Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 19.461 ns tDFF:inst24\|NQ 12 REG LCFF_X26_Y10_N15 2 " "Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 21.030 ns tDFF:inst25\|NQ 13 REG LCFF_X27_Y10_N7 2 " "Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 22.385 ns tDFF:inst26\|NQ 14 REG LCFF_X27_Y10_N29 2 " "Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 24.459 ns tDFF:inst27\|NQ 15 REG LCFF_X27_Y7_N15 2 " "Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 26.031 ns tDFF:inst28\|NQ 16 REG LCFF_X26_Y7_N7 2 " "Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 27.386 ns tDFF:inst29\|NQ 17 REG LCFF_X26_Y7_N15 2 " "Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 28.958 ns tDFF:inst30\|NQ 18 REG LCFF_X25_Y7_N7 2 " "Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 30.313 ns tDFF:inst31\|NQ 19 REG LCFF_X25_Y7_N1 2 " "Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.970 ns) 32.286 ns tDFF:inst32\|NQ 20 REG LCFF_X26_Y8_N7 2 " "Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 33.641 ns tDFF:inst33\|NQ 21 REG LCFF_X26_Y8_N15 2 " "Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 35.213 ns tDFF:inst34\|NQ 22 REG LCFF_X25_Y8_N7 2 " "Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 36.568 ns tDFF:inst35\|NQ 23 REG LCFF_X25_Y8_N15 2 " "Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 38.140 ns tDFF:inst36\|NQ 24 REG LCFF_X24_Y8_N9 2 " "Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 39.496 ns tDFF:inst37\|NQ 25 REG LCFF_X24_Y8_N1 2 " "Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.970 ns) 41.979 ns sm:inst7\|zout 26 REG LCFF_X20_Y5_N1 46 " "Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.589 ns) 43.357 ns sigcon:inst6\|zen~2 27 COMB LCCOMB_X20_Y6_N16 3 " "Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 44.420 ns ALU:inst\|t\[0\]~2 28 COMB LCCOMB_X20_Y6_N2 1 " "Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sigcon:inst6|zen~2 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 46.302 ns ALU:inst\|t\[0\]~2clkctrl 29 COMB CLKCTRL_G4 8 " "Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 47.868 ns ALU:inst\|t\[2\]\$latch 30 REG LCCOMB_X19_Y5_N24 3 " "Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.806 ns ( 56.00 % ) " "Info: Total cell delay = 26.806 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.062 ns ( 44.00 % ) " "Info: Total interconnect delay = 21.062 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.217 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 3.217 ns IR:inst2\|temp\[6\] 2 REG LCFF_X19_Y6_N13 14 " "Info: 2: + IC(1.441 ns) + CELL(0.666 ns) = 3.217 ns; Loc. = LCFF_X19_Y6_N13; Fanout = 14; REG Node = 'IR:inst2\|temp\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.21 % ) " "Info: Total cell delay = 1.776 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.441 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} IR:inst2|temp[6] {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} IR:inst2|temp[6] {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.187 ns - Shortest register register " "Info: - Shortest register to register delay is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst2\|temp\[6\] 1 REG LCFF_X19_Y6_N13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N13; Fanout = 14; REG Node = 'IR:inst2\|temp\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|temp[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.206 ns) 0.693 ns sigcon:inst6\|zen~1 2 COMB LCCOMB_X19_Y6_N28 11 " "Info: 2: + IC(0.487 ns) + CELL(0.206 ns) = 0.693 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 11; COMB Node = 'sigcon:inst6\|zen~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 2.190 ns ALU:inst\|t\[2\]~95 3 COMB LCCOMB_X19_Y5_N4 1 " "Info: 3: + IC(1.127 ns) + CELL(0.370 ns) = 2.190 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; COMB Node = 'ALU:inst\|t\[2\]~95'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { sigcon:inst6|zen~1 ALU:inst|t[2]~95 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 3.187 ns ALU:inst\|t\[2\]\$latch 4 REG LCCOMB_X19_Y5_N24 3 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 3.187 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU:inst|t[2]~95 ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 37.65 % ) " "Info: Total cell delay = 1.200 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 62.35 % ) " "Info: Total interconnect delay = 1.987 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 ALU:inst|t[2]~95 ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { IR:inst2|temp[6] {} sigcon:inst6|zen~1 {} ALU:inst|t[2]~95 {} ALU:inst|t[2]$latch {} } { 0.000ns 0.487ns 1.127ns 0.373ns } { 0.000ns 0.206ns 0.370ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} IR:inst2|temp[6] {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.110ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 ALU:inst|t[2]~95 ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { IR:inst2|temp[6] {} sigcon:inst6|zen~1 {} ALU:inst|t[2]~95 {} ALU:inst|t[2]$latch {} } { 0.000ns 0.487ns 1.127ns 0.373ns } { 0.000ns 0.206ns 0.370ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc:inst4\|s\[0\] input\[0\] clk 8.875 ns register " "Info: tsu for register \"pc:inst4\|s\[0\]\" (data pin = \"input\[0\]\", clock pin = \"clk\") is 8.875 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.677 ns + Longest pin register " "Info: + Longest pin to register delay is 11.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[0\] 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.839 ns) + CELL(0.615 ns) 8.398 ns inst1\[0\]~31 2 COMB LCCOMB_X20_Y5_N14 2 " "Info: 2: + IC(6.839 ns) + CELL(0.615 ns) = 8.398 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 2; COMB Node = 'inst1\[0\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { input[0] inst1[0]~31 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.319 ns) 9.101 ns inst1\[0\]~32 3 COMB LCCOMB_X20_Y5_N24 6 " "Info: 3: + IC(0.384 ns) + CELL(0.319 ns) = 9.101 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 6; COMB Node = 'inst1\[0\]~32'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { inst1[0]~31 inst1[0]~32 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.460 ns) 11.677 ns pc:inst4\|s\[0\] 4 REG LCFF_X24_Y5_N15 3 " "Info: 4: + IC(2.116 ns) + CELL(0.460 ns) = 11.677 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'pc:inst4\|s\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { inst1[0]~32 pc:inst4|s[0] } "NODE_NAME" } } { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 20.02 % ) " "Info: Total cell delay = 2.338 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.339 ns ( 79.98 % ) " "Info: Total interconnect delay = 9.339 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.677 ns" { input[0] inst1[0]~31 inst1[0]~32 pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.677 ns" { input[0] {} input[0]~combout {} inst1[0]~31 {} inst1[0]~32 {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 6.839ns 0.384ns 2.116ns } { 0.000ns 0.944ns 0.615ns 0.319ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.762 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns pc:inst4\|s\[0\] 3 REG LCFF_X24_Y5_N15 3 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'pc:inst4\|s\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl pc:inst4|s[0] } "NODE_NAME" } } { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.677 ns" { input[0] inst1[0]~31 inst1[0]~32 pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.677 ns" { input[0] {} input[0]~combout {} inst1[0]~31 {} inst1[0]~32 {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 6.839ns 0.384ns 2.116ns } { 0.000ns 0.944ns 0.615ns 0.319ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk bus\[3\] ALU:inst\|t\[2\]\$latch 55.786 ns register " "Info: tco from clock \"clk\" to destination pin \"bus\[3\]\" through register \"ALU:inst\|t\[2\]\$latch\" is 55.786 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 47.868 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 47.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.970 ns) 3.522 ns tDFF:inst14\|NQ 2 REG LCFF_X19_Y6_N11 2 " "Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.970 ns) 5.892 ns tDFF:inst15\|NQ 3 REG LCFF_X26_Y6_N9 2 " "Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.248 ns tDFF:inst16\|NQ 4 REG LCFF_X26_Y6_N31 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 8.821 ns tDFF:inst17\|NQ 5 REG LCFF_X25_Y6_N5 2 " "Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.178 ns tDFF:inst18\|NQ 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 12.258 ns tDFF:inst19\|NQ 7 REG LCFF_X24_Y10_N7 2 " "Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 13.613 ns tDFF:inst20\|NQ 8 REG LCFF_X24_Y10_N15 2 " "Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 15.182 ns tDFF:inst21\|NQ 9 REG LCFF_X25_Y10_N7 2 " "Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 16.537 ns tDFF:inst22\|NQ 10 REG LCFF_X25_Y10_N15 2 " "Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 18.106 ns tDFF:inst23\|NQ 11 REG LCFF_X26_Y10_N7 2 " "Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 19.461 ns tDFF:inst24\|NQ 12 REG LCFF_X26_Y10_N15 2 " "Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 21.030 ns tDFF:inst25\|NQ 13 REG LCFF_X27_Y10_N7 2 " "Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 22.385 ns tDFF:inst26\|NQ 14 REG LCFF_X27_Y10_N29 2 " "Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 24.459 ns tDFF:inst27\|NQ 15 REG LCFF_X27_Y7_N15 2 " "Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 26.031 ns tDFF:inst28\|NQ 16 REG LCFF_X26_Y7_N7 2 " "Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 27.386 ns tDFF:inst29\|NQ 17 REG LCFF_X26_Y7_N15 2 " "Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 28.958 ns tDFF:inst30\|NQ 18 REG LCFF_X25_Y7_N7 2 " "Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 30.313 ns tDFF:inst31\|NQ 19 REG LCFF_X25_Y7_N1 2 " "Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.970 ns) 32.286 ns tDFF:inst32\|NQ 20 REG LCFF_X26_Y8_N7 2 " "Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 33.641 ns tDFF:inst33\|NQ 21 REG LCFF_X26_Y8_N15 2 " "Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 35.213 ns tDFF:inst34\|NQ 22 REG LCFF_X25_Y8_N7 2 " "Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 36.568 ns tDFF:inst35\|NQ 23 REG LCFF_X25_Y8_N15 2 " "Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 38.140 ns tDFF:inst36\|NQ 24 REG LCFF_X24_Y8_N9 2 " "Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 39.496 ns tDFF:inst37\|NQ 25 REG LCFF_X24_Y8_N1 2 " "Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.970 ns) 41.979 ns sm:inst7\|zout 26 REG LCFF_X20_Y5_N1 46 " "Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.589 ns) 43.357 ns sigcon:inst6\|zen~2 27 COMB LCCOMB_X20_Y6_N16 3 " "Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 44.420 ns ALU:inst\|t\[0\]~2 28 COMB LCCOMB_X20_Y6_N2 1 " "Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sigcon:inst6|zen~2 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 46.302 ns ALU:inst\|t\[0\]~2clkctrl 29 COMB CLKCTRL_G4 8 " "Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 47.868 ns ALU:inst\|t\[2\]\$latch 30 REG LCCOMB_X19_Y5_N24 3 " "Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.806 ns ( 56.00 % ) " "Info: Total cell delay = 26.806 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.062 ns ( 44.00 % ) " "Info: Total interconnect delay = 21.062 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.918 ns + Longest register pin " "Info: + Longest register to pin delay is 7.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|t\[2\]\$latch 1 REG LCCOMB_X19_Y5_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.366 ns) 0.762 ns shift:inst5\|w\[4\]~38 2 COMB LCCOMB_X19_Y5_N26 1 " "Info: 2: + IC(0.396 ns) + CELL(0.366 ns) = 0.762 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 1; COMB Node = 'shift:inst5\|w\[4\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { ALU:inst|t[2]$latch shift:inst5|w[4]~38 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 1.329 ns shift:inst5\|w\[4\]~39 3 COMB LCCOMB_X19_Y5_N8 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 1.329 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 1; COMB Node = 'shift:inst5\|w\[4\]~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { shift:inst5|w[4]~38 shift:inst5|w[4]~39 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 2.076 ns inst1\[3\]~22 4 COMB LCCOMB_X19_Y5_N18 2 " "Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 2.076 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'inst1\[3\]~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { shift:inst5|w[4]~39 inst1[3]~22 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(3.236 ns) 7.918 ns bus\[3\] 5 PIN PIN_122 0 " "Info: 5: + IC(2.606 ns) + CELL(3.236 ns) = 7.918 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'bus\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { inst1[3]~22 bus[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.178 ns ( 52.77 % ) " "Info: Total cell delay = 4.178 ns ( 52.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.740 ns ( 47.23 % ) " "Info: Total interconnect delay = 3.740 ns ( 47.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.918 ns" { ALU:inst|t[2]$latch shift:inst5|w[4]~38 shift:inst5|w[4]~39 inst1[3]~22 bus[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.918 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[4]~38 {} shift:inst5|w[4]~39 {} inst1[3]~22 {} bus[3] {} } { 0.000ns 0.396ns 0.361ns 0.377ns 2.606ns } { 0.000ns 0.366ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.918 ns" { ALU:inst|t[2]$latch shift:inst5|w[4]~38 shift:inst5|w[4]~39 inst1[3]~22 bus[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.918 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[4]~38 {} shift:inst5|w[4]~39 {} inst1[3]~22 {} bus[3] {} } { 0.000ns 0.396ns 0.361ns 0.377ns 2.606ns } { 0.000ns 0.366ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[3\] bus\[3\] 14.230 ns Longest " "Info: Longest tpd from source pin \"input\[3\]\" to destination pin \"bus\[3\]\" is 14.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[3\] 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'input\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.829 ns) + CELL(0.615 ns) 8.388 ns inst1\[3\]~22 2 COMB LCCOMB_X19_Y5_N18 2 " "Info: 2: + IC(6.829 ns) + CELL(0.615 ns) = 8.388 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'inst1\[3\]~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { input[3] inst1[3]~22 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(3.236 ns) 14.230 ns bus\[3\] 3 PIN PIN_122 0 " "Info: 3: + IC(2.606 ns) + CELL(3.236 ns) = 14.230 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'bus\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { inst1[3]~22 bus[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.795 ns ( 33.70 % ) " "Info: Total cell delay = 4.795 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.435 ns ( 66.30 % ) " "Info: Total interconnect delay = 9.435 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.230 ns" { input[3] inst1[3]~22 bus[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.230 ns" { input[3] {} input[3]~combout {} inst1[3]~22 {} bus[3] {} } { 0.000ns 0.000ns 6.829ns 2.606ns } { 0.000ns 0.944ns 0.615ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:inst2\|temp\[2\] input\[2\] clk -5.982 ns register " "Info: th for register \"IR:inst2\|temp\[2\]\" (data pin = \"input\[2\]\", clock pin = \"clk\") is -5.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.762 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns IR:inst2\|temp\[2\] 3 REG LCFF_X24_Y5_N1 16 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 16; REG Node = 'IR:inst2\|temp\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl IR:inst2|temp[2] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.050 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[2\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'input\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.829 ns) + CELL(0.589 ns) 8.362 ns inst1\[2\]~25 2 COMB LCCOMB_X24_Y5_N12 2 " "Info: 2: + IC(6.829 ns) + CELL(0.589 ns) = 8.362 ns; Loc. = LCCOMB_X24_Y5_N12; Fanout = 2; COMB Node = 'inst1\[2\]~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.418 ns" { input[2] inst1[2]~25 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 8.942 ns inst1\[2\]~26 3 COMB LCCOMB_X24_Y5_N0 6 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 8.942 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 6; COMB Node = 'inst1\[2\]~26'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst1[2]~25 inst1[2]~26 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.050 ns IR:inst2\|temp\[2\] 4 REG LCFF_X24_Y5_N1 16 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.050 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 16; REG Node = 'IR:inst2\|temp\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1[2]~26 IR:inst2|temp[2] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 20.41 % ) " "Info: Total cell delay = 1.847 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.203 ns ( 79.59 % ) " "Info: Total interconnect delay = 7.203 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.050 ns" { input[2] inst1[2]~25 inst1[2]~26 IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.050 ns" { input[2] {} input[2]~combout {} inst1[2]~25 {} inst1[2]~26 {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 6.829ns 0.374ns 0.000ns } { 0.000ns 0.944ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.050 ns" { input[2] inst1[2]~25 inst1[2]~26 IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.050 ns" { input[2] {} input[2]~combout {} inst1[2]~25 {} inst1[2]~26 {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 6.829ns 0.374ns 0.000ns } { 0.000ns 0.944ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 10:01:03 2019 " "Info: Processing ended: Sat Dec 21 10:01:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Info: Quartus II Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
