
*** Running vivado
    with args -log TIME_TAG_M.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TIME_TAG_M.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TIME_TAG_M.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TIME_TAGGER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top TIME_TAG_M -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 733.324 ; gain = 179.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TIME_TAG_M' [D:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/new/TIME_TAG_M.vhd:53]
INFO: [Synth 8-3491] module 'TT_ctr' declared at 'd:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/ip/TT_ctr/synth/TT_ctr.vhd:59' bound to instance 'timer' of component 'TT_CTR' [D:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/new/TIME_TAG_M.vhd:105]
INFO: [Synth 8-638] synthesizing module 'TT_ctr' [d:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/ip/TT_ctr/synth/TT_ctr.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_13' declared at 'd:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/ip/TT_ctr/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2147' bound to instance 'U0' of component 'c_counter_binary_v12_0_13' [d:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/ip/TT_ctr/synth/TT_ctr.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'TT_ctr' (8#1) [d:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/ip/TT_ctr/synth/TT_ctr.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'TIME_TAG_M' (9#1) [D:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.srcs/sources_1/new/TIME_TAG_M.vhd:53]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[47]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[46]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[45]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[44]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[43]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[42]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[41]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[40]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[39]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[38]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[37]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[36]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[35]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[34]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[33]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[32]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[31]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[30]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[29]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[28]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[27]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[26]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[25]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[24]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[23]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[22]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[21]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[20]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[19]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[18]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[17]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[16]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[15]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[14]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[13]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[12]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[11]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[10]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[9]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[8]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port up
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port load
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[47]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[46]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[45]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[44]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[43]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[42]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[41]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[40]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[39]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[38]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[37]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[36]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[35]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[34]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[33]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[32]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[31]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[30]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[29]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[28]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[27]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[26]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[25]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[24]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[23]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[22]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[21]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[20]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[19]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[18]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[17]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[16]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_13_legacy has unconnected port l[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 804.301 ; gain = 250.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 805.523 ; gain = 251.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 805.523 ; gain = 251.914
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 927.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for timer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 927.566 ; gain = 373.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT3   |     1|
|5     |LUT4   |    60|
|6     |LUT5   |     1|
|7     |LUT6   |     3|
|8     |MUXCY  |    47|
|9     |XORCY  |    48|
|10    |FDRE   |   491|
|11    |FDSE   |     6|
|12    |IBUF   |    55|
|13    |OBUF   |   199|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 930.031 ; gain = 254.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 930.031 ; gain = 376.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 950.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 950.469 ; gain = 650.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/TIME_TAG_N/TIME_TAG_N.runs/synth_1/TIME_TAG_M.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TIME_TAG_M_utilization_synth.rpt -pb TIME_TAG_M_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 11:25:58 2019...
