# Advanced-Verilog-Testbenches-for-UART-and-Arbiter-IP-Blocks
Pure Verilog testbenches with assertions, random stimulus, and protocol verification for UART Transmitter and 4-way Priority Arbiter â€” simulation-driven verification, Vivado-ready.
