// Seed: 1613316392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  wire id_5;
  wire id_7;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply0 id_1
);
  uwire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wor  id_4 = id_0;
  wire id_5;
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
