Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 03:02:44 2025
****************************************


Library(s) Used:

    saed14hvt_tt0p6v25c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db)


Operating Conditions: tt0p6v25c   Library: saed14hvt_tt0p6v25c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           16000             saed14hvt_tt0p6v25c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                             74.483   81.361 1.06e+06  156.901 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                         74.442   81.320 1.06e+06  156.819  99.9
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                         12.535   15.056 1.21e+05   27.712  17.7
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       3.24e-04 4.84e-04 3.10e+03 3.91e-03   0.0
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       6.89e-05 1.30e-04 4.72e+03 4.92e-03   0.0
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                          0.000    0.000 4.72e+03 4.72e-03   0.0
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 4.72e+03 4.72e-03   0.0
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                          3.477    3.190 2.36e+04    6.691   4.3
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                          0.000      N/A 1.88e+03      N/A   N/A
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                          0.000    0.000 4.62e+03 4.62e-03   0.0
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                          0.000    0.000    0.000    0.000   0.0
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                          3.049    3.772 4.48e+05    7.270   4.6
      mult_i (cv32e40p_mult_test_1)       0.000    0.109 3.23e+05    0.432   0.3
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 2.70e+03 2.70e-03   0.0
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                          0.000    0.000 4.38e+04 4.38e-02   0.0
        add_1_root_add_111_2 (cv32e40p_mult_DW01_add_16)
                                          0.000    0.000 4.91e+03 4.91e-03   0.0
        add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                          0.000    0.000 4.74e+03 4.74e-03   0.0
        sra_114 (cv32e40p_mult_DW_rash_1)
                                          0.000    0.000 5.86e+03 5.86e-03   0.0
        add_1_root_add_224_2 (cv32e40p_mult_DW01_add_14)
                                          0.000    0.000 4.62e+03 4.62e-03   0.0
        mult_224 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 7.54e+04 7.54e-02   0.0
        add_0_root_add_224_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 4.62e+03 4.62e-03   0.0
        mult_266 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 1.25e+04 1.25e-02   0.0
        mult_267 (cv32e40p_mult_DW02_mult_4)
                                          0.000    0.000 1.25e+04 1.25e-02   0.0
        mult_268 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 1.25e+04 1.25e-02   0.0
        mult_269 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 1.25e+04 1.25e-02   0.0
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_7)
                                          0.000    0.000 2.73e+03 2.73e-03   0.0
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_6)
                                          0.000    0.000 2.88e+03 2.88e-03   0.0
        add_1_root_add_271_4 (cv32e40p_mult_DW01_add_5)
                                          0.000    0.000 4.60e+03 4.60e-03   0.0
        add_0_root_add_271_4 (cv32e40p_mult_DW01_add_4)
                                          0.000    0.000 4.60e+03 4.60e-03   0.0
        mult_299 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 4.35e+04 4.35e-02   0.0
        mult_300 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 4.35e+04 4.35e-02   0.0
        add_1_root_add_305_2 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 4.62e+03 4.62e-03   0.0
        add_0_root_add_305_2 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 4.62e+03 4.62e-03   0.0
      alu_i (cv32e40p_alu_test_1)         3.048    3.473 1.22e+05    6.643   4.2
        add_168 (cv32e40p_alu_DW01_add_2)
                                          0.000    0.000 4.96e+03 4.96e-03   0.0
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 1.91e+03 1.91e-03   0.0
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 6.46e+03 6.46e-03   0.0
        add_186 (cv32e40p_alu_DW01_add_1)
                                          0.000    0.000 4.55e+03 4.55e-03   0.0
        srl_300 (cv32e40p_alu_DW_rash_0)
                                          0.000    0.000 9.00e+03 9.00e-03   0.0
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                          0.000    0.000 1.74e+03 1.74e-03   0.0
        alu_div_i (cv32e40p_alu_div_test_1)
                                          2.849    3.408 3.56e+04    6.292   4.0
          sub_102 (cv32e40p_alu_div_DW01_sub_0)
                                          0.000    0.000 3.01e+03 3.01e-03   0.0
          r88 (cv32e40p_alu_div_DW01_cmp6_0)
                                       5.82e-04 1.02e-03 3.28e+03 4.89e-03   0.0
          r101 (cv32e40p_alu_div_DW01_addsub_0)
                                       1.11e-05 6.31e-05 5.36e+03 5.44e-03   0.0
        ff_one_i (cv32e40p_ff_one)        0.000    0.000 1.82e+03 1.82e-03   0.0
        popcnt_i (cv32e40p_popcnt)        0.000    0.000 5.55e+03 5.55e-03   0.0
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                         40.385   42.843 3.68e+05   83.595  53.3
      r183 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1)
                                       3.05e-03      N/A 4.54e+03 2.19e-04   0.0
      r222 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0)
                                       3.63e-03 4.95e-03 4.47e+03 1.30e-02   0.0
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                          0.530    1.125 5.37e+03    1.661   1.1
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                          0.552    0.642 1.19e+04    1.206   0.8
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                       7.92e-02 4.05e-02 7.92e+03    0.128   0.1
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                         31.443   33.219 2.72e+05   64.934  41.4
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                         14.241   16.156 9.44e+04   30.491  19.4
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0)
                                       1.80e-05 3.45e-05 2.86e+03 2.91e-03   0.0
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                          1.663    1.201 5.27e+03    2.869   1.8
      aligner_i (cv32e40p_aligner_test_1)
                                          3.714    3.400 2.45e+04    7.139   4.5
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       7.09e-04 1.95e-03 2.95e+03 5.61e-03   0.0
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       5.18e-04 1.11e-03 2.84e+03 4.46e-03   0.0
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                          5.626    7.166 4.16e+04   12.834   8.2
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                          1.941    2.355 1.51e+04    4.310   2.7
        fifo_i (cv32e40p_fifo_0_32_2_test_1)
                                          2.419    3.099 1.28e+04    5.531   3.5
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                          1.047    1.373 1.22e+04    2.432   1.5
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0)
                                       1.98e-04 5.08e-04 2.86e+03 3.56e-03   0.0
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                       2.27e-02    0.219  528.381    0.242   0.2
      core_clock_gate_i (cv32e40p_clock_gate)
                                       9.45e-03 6.46e-02  137.422 7.42e-02   0.0
  U1_mux2X1 (mux2X1_1)                 7.47e-03 1.96e-02   39.083 2.71e-02   0.0
  U0_mux2X1 (mux2X1_0)                 3.17e-02 2.12e-02   39.083 5.29e-02   0.0
1
