
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.40

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.cnt[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   26.79    0.00    0.00    0.20 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X32)
   118  236.69    0.01    0.02    0.22 ^ input1/Z (BUF_X32)
                                         net1 (net)
                  0.04    0.03    0.25 ^ byte_controller.bit_controller.cnt[2]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ byte_controller.bit_controller.cnt[2]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.23    0.23   library removal time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: byte_controller.bit_controller.sSCL$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.sta_condition$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/CK (DFFS_X1)
     2    3.66    0.01    0.07    0.07 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/QN (DFFS_X1)
                                         _0034_ (net)
                  0.01    0.00    0.07 ^ _0927_/A2 (NOR3_X1)
     1    1.42    0.00    0.01    0.08 v _0927_/ZN (NOR3_X1)
                                         _0028_ (net)
                  0.00    0.00    0.08 v byte_controller.bit_controller.sta_condition$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ byte_controller.bit_controller.sta_condition$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: prer[5]$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   26.79    0.00    0.00    0.20 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X32)
   118  236.69    0.01    0.02    0.22 ^ input1/Z (BUF_X32)
                                         net1 (net)
                  0.04    0.03    0.25 ^ prer[5]$_DFFE_PN1P_/SN (DFFS_X2)
                                  0.25   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ prer[5]$_DFFE_PN1P_/CK (DFFS_X2)
                          0.03    1.03   library recovery time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CK (DFFR_X1)
     1    3.15    0.01    0.09    0.09 v byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/Q (DFFR_X1)
                                         byte_controller.bit_controller.c_state[14] (net)
                  0.01    0.00    0.09 v _0892_/A (BUF_X4)
     6   14.27    0.01    0.03    0.11 v _0892_/Z (BUF_X4)
                                         _0203_ (net)
                  0.01    0.00    0.11 v _0893_/A4 (NOR4_X4)
     7   16.09    0.06    0.11    0.22 ^ _0893_/ZN (NOR4_X4)
                                         _0204_ (net)
                  0.06    0.00    0.22 ^ _1063_/A3 (NAND3_X1)
     2    3.51    0.02    0.03    0.26 v _1063_/ZN (NAND3_X1)
                                         _0350_ (net)
                  0.02    0.00    0.26 v _1073_/A4 (OR4_X2)
     6   10.17    0.02    0.12    0.38 v _1073_/ZN (OR4_X2)
                                         _0360_ (net)
                  0.02    0.00    0.38 v _1080_/B1 (OAI221_X1)
     1    1.77    0.04    0.05    0.43 ^ _1080_/ZN (OAI221_X1)
                                         _0367_ (net)
                  0.04    0.00    0.43 ^ _1081_/B3 (OAI33_X1)
     1    3.04    0.02    0.04    0.47 v _1081_/ZN (OAI33_X1)
                                         _0368_ (net)
                  0.02    0.00    0.47 v _1082_/A (BUF_X4)
     8   19.82    0.01    0.03    0.50 v _1082_/Z (BUF_X4)
                                         _0369_ (net)
                  0.01    0.00    0.50 v _1083_/A (BUF_X8)
    10   18.46    0.01    0.03    0.53 v _1083_/Z (BUF_X8)
                                         _0370_ (net)
                  0.01    0.00    0.53 v _1084_/A2 (NAND2_X1)
     1    1.74    0.01    0.02    0.54 ^ _1084_/ZN (NAND2_X1)
                                         _0371_ (net)
                  0.01    0.00    0.54 ^ _1088_/A (OAI21_X1)
     1    1.14    0.01    0.02    0.56 v _1088_/ZN (OAI21_X1)
                                         _0038_ (net)
                  0.01    0.00    0.56 v byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.56   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: prer[5]$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   26.79    0.00    0.00    0.20 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X32)
   118  236.69    0.01    0.02    0.22 ^ input1/Z (BUF_X32)
                                         net1 (net)
                  0.04    0.03    0.25 ^ prer[5]$_DFFE_PN1P_/SN (DFFS_X2)
                                  0.25   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ prer[5]$_DFFE_PN1P_/CK (DFFS_X2)
                          0.03    1.03   library recovery time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CK (DFFR_X1)
     1    3.15    0.01    0.09    0.09 v byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/Q (DFFR_X1)
                                         byte_controller.bit_controller.c_state[14] (net)
                  0.01    0.00    0.09 v _0892_/A (BUF_X4)
     6   14.27    0.01    0.03    0.11 v _0892_/Z (BUF_X4)
                                         _0203_ (net)
                  0.01    0.00    0.11 v _0893_/A4 (NOR4_X4)
     7   16.09    0.06    0.11    0.22 ^ _0893_/ZN (NOR4_X4)
                                         _0204_ (net)
                  0.06    0.00    0.22 ^ _1063_/A3 (NAND3_X1)
     2    3.51    0.02    0.03    0.26 v _1063_/ZN (NAND3_X1)
                                         _0350_ (net)
                  0.02    0.00    0.26 v _1073_/A4 (OR4_X2)
     6   10.17    0.02    0.12    0.38 v _1073_/ZN (OR4_X2)
                                         _0360_ (net)
                  0.02    0.00    0.38 v _1080_/B1 (OAI221_X1)
     1    1.77    0.04    0.05    0.43 ^ _1080_/ZN (OAI221_X1)
                                         _0367_ (net)
                  0.04    0.00    0.43 ^ _1081_/B3 (OAI33_X1)
     1    3.04    0.02    0.04    0.47 v _1081_/ZN (OAI33_X1)
                                         _0368_ (net)
                  0.02    0.00    0.47 v _1082_/A (BUF_X4)
     8   19.82    0.01    0.03    0.50 v _1082_/Z (BUF_X4)
                                         _0369_ (net)
                  0.01    0.00    0.50 v _1083_/A (BUF_X8)
    10   18.46    0.01    0.03    0.53 v _1083_/Z (BUF_X8)
                                         _0370_ (net)
                  0.01    0.00    0.53 v _1084_/A2 (NAND2_X1)
     1    1.74    0.01    0.02    0.54 ^ _1084_/ZN (NAND2_X1)
                                         _0371_ (net)
                  0.01    0.00    0.54 ^ _1088_/A (OAI21_X1)
     1    1.14    0.01    0.02    0.56 v _1088_/ZN (OAI21_X1)
                                         _0038_ (net)
                  0.01    0.00    0.56 v byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.56   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.12817707657814026

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6456

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.449531078338623

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7114

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CK (DFFR_X1)
   0.09    0.09 v byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/Q (DFFR_X1)
   0.03    0.11 v _0892_/Z (BUF_X4)
   0.11    0.22 ^ _0893_/ZN (NOR4_X4)
   0.03    0.26 v _1063_/ZN (NAND3_X1)
   0.12    0.38 v _1073_/ZN (OR4_X2)
   0.05    0.43 ^ _1080_/ZN (OAI221_X1)
   0.04    0.47 v _1081_/ZN (OAI33_X1)
   0.03    0.50 v _1082_/Z (BUF_X4)
   0.03    0.53 v _1083_/Z (BUF_X8)
   0.02    0.54 ^ _1084_/ZN (NAND2_X1)
   0.02    0.56 v _1088_/ZN (OAI21_X1)
   0.00    0.56 v byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/D (DFFR_X1)
           0.56   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.40   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: byte_controller.bit_controller.sSCL$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.sta_condition$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/CK (DFFS_X1)
   0.07    0.07 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/QN (DFFS_X1)
   0.01    0.08 v _0927_/ZN (NOR3_X1)
   0.00    0.08 v byte_controller.bit_controller.sta_condition$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ byte_controller.bit_controller.sta_condition$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.5606

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3989

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
71.155904

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.10e-04   1.97e-05   1.06e-05   9.40e-04  77.2%
Combinational          1.20e-04   1.35e-04   2.20e-05   2.77e-04  22.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-03   1.55e-04   3.26e-05   1.22e-03 100.0%
                          84.6%      12.7%       2.7%
