dsp_Requant.vhd,vhdl,xil_defaultlib,../../../../tmp_edit_project.gen/sources_1/ip/dsp_Requant/sim/dsp_Requant.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
