
*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 341.211 ; gain = 131.602
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [c:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [c:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 378.484 ; gain = 168.875
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 378.484 ; gain = 168.875
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 637.797 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 637.797 ; gain = 428.188
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 637.797 ; gain = 428.188
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 637.797 ; gain = 428.188
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 637.797 ; gain = 428.188
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 637.797 ; gain = 428.188
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 646.664 ; gain = 437.055
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 646.664 ; gain = 437.055
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 656.324 ; gain = 446.715
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 656.324 ; gain = 446.715
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1088.625 ; gain = 399.281
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 1088.625 ; gain = 829.188
