# Xnorgate
### Solution
```Verilog
module top_module( 
    input a, 
    input b, 
    output out );
    assign out = ~(a ^ b); 
endmodule
```
[code](8.v)

### Timing diagrams for selected test cases
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Verilog%20Language/8/result.PNG)
