#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x22df120 .scope module, "jkff1" "jkff1" 2 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "j"
    .port_info 2 /INPUT 1 "k"
    .port_info 3 /OUTPUT 1 "q"
o0x7f893dfb7018 .functor BUFZ 1, C4<z>; HiZ drive
v0x22690a0_0 .net "j", 0 0, o0x7f893dfb7018;  0 drivers
o0x7f893dfb7048 .functor BUFZ 1, C4<z>; HiZ drive
v0x22fa7f0_0 .net "k", 0 0, o0x7f893dfb7048;  0 drivers
v0x22fa8b0_0 .var "q", 0 0;
o0x7f893dfb70a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x22fa980_0 .net "trigger", 0 0, o0x7f893dfb70a8;  0 drivers
E_0x22c19a0 .event posedge, v0x22fa980_0;
S_0x22bad40 .scope module, "mux2" "mux2" 2 43;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
P_0x22bfda0 .param/l "W" 0 2 43, +C4<00000000000000000000000000000001>;
o0x7f893dfb7198 .functor BUFZ 1, C4<z>; HiZ drive
v0x22faaf0_0 .net "in0", 0 0, o0x7f893dfb7198;  0 drivers
o0x7f893dfb71c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x22fabf0_0 .net "in1", 0 0, o0x7f893dfb71c8;  0 drivers
v0x22facd0_0 .net "out", 0 0, L_0x23029f0;  1 drivers
o0x7f893dfb7228 .functor BUFZ 1, C4<z>; HiZ drive
v0x22fad90_0 .net "sel", 0 0, o0x7f893dfb7228;  0 drivers
L_0x23029f0 .functor MUXZ 1, o0x7f893dfb7198, o0x7f893dfb71c8, o0x7f893dfb7228, C4<>;
S_0x22784f0 .scope module, "testSPIMemory" "testSPIMemory" 3 7;
 .timescale -9 -12;
v0x2302480_0 .var "clk", 0 0;
v0x2302630_0 .var "cs_pin", 0 0;
v0x23026d0_0 .net "miso_pin", 0 0, L_0x2302b30;  1 drivers
v0x23027c0_0 .var "mosi_pin", 0 0;
v0x23028b0_0 .var "sclk_pin", 0 0;
S_0x22faf00 .scope module, "dut" "spiMemory" 3 15, 4 11 0, S_0x22784f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
v0x23010d0_0 .net "ADDR_WE", 0 0, v0x22fd930_0;  1 drivers
v0x23011e0_0 .net "DM_WE", 0 0, v0x22fdb20_0;  1 drivers
v0x23012f0_0 .net "MISO_BUFE", 0 0, v0x22fdbf0_0;  1 drivers
v0x23013e0_0 .net "SR_WE", 0 0, v0x22fdec0_0;  1 drivers
v0x23014d0_0 .net "address", 6 0, v0x22fb710_0;  1 drivers
v0x2301610_0 .net "clk", 0 0, v0x2302480_0;  1 drivers
v0x23016b0_0 .net "conditioned_cs", 0 0, v0x22fbe70_0;  1 drivers
v0x23017a0_0 .net "conditioned_mosi", 0 0, v0x22ff4c0_0;  1 drivers
v0x2301890_0 .net "conditioned_sclk", 0 0, v0x22fffb0_0;  1 drivers
v0x23019c0_0 .net "cs_pin", 0 0, v0x2302630_0;  1 drivers
v0x2301a60_0 .net "datamem_out", 7 0, v0x22fcbf0_0;  1 drivers
v0x2301b00_0 .net "dff_out", 0 0, v0x22fed90_0;  1 drivers
v0x2301bf0_0 .net "falling_cs", 0 0, v0x22fbfd0_0;  1 drivers
v0x2301c90_0 .net "falling_mosi", 0 0, v0x22ff670_0;  1 drivers
v0x2301d30_0 .net "falling_sclk", 0 0, v0x2300120_0;  1 drivers
v0x2301e20_0 .net "miso_pin", 0 0, L_0x2302b30;  alias, 1 drivers
v0x2301ec0_0 .net "mosi_pin", 0 0, v0x23027c0_0;  1 drivers
v0x2302070_0 .net "rising_cs", 0 0, v0x22fc1a0_0;  1 drivers
v0x2302110_0 .net "rising_mosi", 0 0, v0x22ff7f0_0;  1 drivers
v0x23021b0_0 .net "rising_sclk", 0 0, v0x23002e0_0;  1 drivers
v0x2302250_0 .net "sclk_pin", 0 0, v0x23028b0_0;  1 drivers
v0x23022f0_0 .net "serial_out", 0 0, v0x2300eb0_0;  1 drivers
v0x2302390_0 .net "shiftreg_out", 7 0, v0x2300b00_0;  1 drivers
L_0x2302a90 .part v0x2300b00_0, 1, 7;
L_0x2302bd0 .part v0x2300b00_0, 0, 1;
S_0x22fb170 .scope module, "addrlatch" "dff" 4 59, 2 7 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 7 "d"
    .port_info 3 /OUTPUT 7 "q"
P_0x22fb360 .param/l "W" 0 2 7, +C4<00000000000000000000000000000111>;
v0x22fb550_0 .net "d", 6 0, L_0x2302a90;  1 drivers
v0x22fb650_0 .net "enable", 0 0, v0x22fd930_0;  alias, 1 drivers
v0x22fb710_0 .var "q", 6 0;
v0x22fb800_0 .net "trigger", 0 0, v0x2302480_0;  alias, 1 drivers
E_0x22fb430 .event posedge, v0x22fb800_0;
S_0x22fb970 .scope module, "cs_cond" "inputconditioner" 4 39, 5 8 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x22fbb60 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x22fbba0 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x22fbdd0_0 .net "clk", 0 0, v0x2302480_0;  alias, 1 drivers
v0x22fbe70_0 .var "conditioned", 0 0;
v0x22fbf10_0 .var "counter", 2 0;
v0x22fbfd0_0 .var "negativeedge", 0 0;
v0x22fc090_0 .net "noisysignal", 0 0, v0x2302630_0;  alias, 1 drivers
v0x22fc1a0_0 .var "positiveedge", 0 0;
v0x22fc260_0 .var "synchronizer0", 0 0;
v0x22fc320_0 .var "synchronizer1", 0 0;
S_0x22fc480 .scope module, "datamem" "datamemory" 4 53, 6 8 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x22fc650 .param/l "addresswidth" 0 6 10, +C4<00000000000000000000000000000111>;
P_0x22fc690 .param/l "depth" 0 6 11, +C4<00000000000000000000000010000000>;
P_0x22fc6d0 .param/l "width" 0 6 12, +C4<00000000000000000000000000001000>;
v0x22fc9c0_0 .net "address", 6 0, v0x22fb710_0;  alias, 1 drivers
v0x22fca60_0 .net "clk", 0 0, v0x2302480_0;  alias, 1 drivers
v0x22fcb50_0 .net "dataIn", 7 0, v0x2300b00_0;  alias, 1 drivers
v0x22fcbf0_0 .var "dataOut", 7 0;
v0x22fccd0 .array "memory", 0 127, 7 0;
v0x22fcde0_0 .net "writeEnable", 0 0, v0x22fdb20_0;  alias, 1 drivers
S_0x22fcf40 .scope module, "fsm" "finitestatemachine" 4 73, 7 8 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rising_sclk"
    .port_info 1 /INPUT 1 "conditioned_cs"
    .port_info 2 /INPUT 1 "shiftreg_out"
    .port_info 3 /OUTPUT 1 "miso_bufe"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
P_0x22fd110 .param/l "DONE" 0 7 20, +C4<00000000000000000000000000000110>;
P_0x22fd150 .param/l "GETTING_ADDRESS" 0 7 19, +C4<00000000000000000000000000000001>;
P_0x22fd190 .param/l "GOT_ADDRESS" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x22fd1d0 .param/l "IDLE" 0 7 19, +C4<00000000000000000000000000000000>;
P_0x22fd210 .param/l "READING_DISPLAYING" 0 7 20, +C4<00000000000000000000000000000101>;
P_0x22fd250 .param/l "READING_RETRIEVING" 0 7 20, +C4<00000000000000000000000000000100>;
P_0x22fd290 .param/l "WRITING" 0 7 19, +C4<00000000000000000000000000000011>;
v0x22fd830_0 .var "addr_counter", 2 0;
v0x22fd930_0 .var "addr_we", 0 0;
v0x22fda20_0 .net "conditioned_cs", 0 0, v0x22fbe70_0;  alias, 1 drivers
v0x22fdb20_0 .var "dm_we", 0 0;
v0x22fdbf0_0 .var "miso_bufe", 0 0;
v0x22fdce0_0 .var "read_counter", 2 0;
v0x22fdd80_0 .net "rising_sclk", 0 0, v0x23002e0_0;  alias, 1 drivers
v0x22fde20_0 .net "shiftreg_out", 0 0, L_0x2302bd0;  1 drivers
v0x22fdec0_0 .var "sr_we", 0 0;
v0x22fdff0_0 .var "state", 2 0;
v0x22fe090_0 .var "write_counter", 2 0;
E_0x22fd750 .event posedge, v0x22fdd80_0;
E_0x22fd7d0 .event edge, v0x22fdff0_0;
S_0x22fe290 .scope module, "miso_buf" "tri_buf" 4 69, 2 54 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "b"
    .port_info 2 /INPUT 1 "enable"
o0x7f893dfb7b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x22fe520_0 name=_s0
v0x22fe620_0 .net "a", 0 0, v0x22fed90_0;  alias, 1 drivers
v0x22fe6e0_0 .net "b", 0 0, L_0x2302b30;  alias, 1 drivers
v0x22fe780_0 .net "enable", 0 0, v0x22fdbf0_0;  alias, 1 drivers
L_0x2302b30 .functor MUXZ 1, o0x7f893dfb7b28, v0x22fed90_0, v0x22fdbf0_0, C4<>;
S_0x22fe8b0 .scope module, "miso_dff" "dff" 4 64, 2 7 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
P_0x22fea80 .param/l "W" 0 2 7, +C4<00000000000000000000000000000001>;
v0x22fec50_0 .net "d", 0 0, v0x2300eb0_0;  alias, 1 drivers
v0x22fecf0_0 .net "enable", 0 0, v0x2300120_0;  alias, 1 drivers
v0x22fed90_0 .var "q", 0 0;
v0x22fee90_0 .net "trigger", 0 0, v0x2302480_0;  alias, 1 drivers
S_0x22fefc0 .scope module, "mosi_cond" "inputconditioner" 4 27, 5 8 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x22ff190 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x22ff1d0 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x22ff370_0 .net "clk", 0 0, v0x2302480_0;  alias, 1 drivers
v0x22ff4c0_0 .var "conditioned", 0 0;
v0x22ff580_0 .var "counter", 2 0;
v0x22ff670_0 .var "negativeedge", 0 0;
v0x22ff730_0 .net "noisysignal", 0 0, v0x23027c0_0;  alias, 1 drivers
v0x22ff7f0_0 .var "positiveedge", 0 0;
v0x22ff8b0_0 .var "synchronizer0", 0 0;
v0x22ff970_0 .var "synchronizer1", 0 0;
S_0x22ffad0 .scope module, "sclk_cond" "inputconditioner" 4 33, 5 8 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x22ffca0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x22ffce0 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x22fff10_0 .net "clk", 0 0, v0x2302480_0;  alias, 1 drivers
v0x22fffb0_0 .var "conditioned", 0 0;
v0x2300050_0 .var "counter", 2 0;
v0x2300120_0 .var "negativeedge", 0 0;
v0x23001f0_0 .net "noisysignal", 0 0, v0x23028b0_0;  alias, 1 drivers
v0x23002e0_0 .var "positiveedge", 0 0;
v0x2300380_0 .var "synchronizer0", 0 0;
v0x2300420_0 .var "synchronizer1", 0 0;
S_0x23005b0 .scope module, "shiftreg" "shiftregister" 4 45, 8 9 0, S_0x22faf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x22fe460 .param/l "width" 0 8 10, +C4<00000000000000000000000000001000>;
v0x2300950_0 .net "clk", 0 0, v0x2302480_0;  alias, 1 drivers
v0x2300a10_0 .net "parallelDataIn", 7 0, v0x22fcbf0_0;  alias, 1 drivers
v0x2300b00_0 .var "parallelDataOut", 7 0;
v0x2300c00_0 .net "parallelLoad", 0 0, v0x22fdec0_0;  alias, 1 drivers
v0x2300cd0_0 .net "peripheralClkEdge", 0 0, v0x23002e0_0;  alias, 1 drivers
v0x2300e10_0 .net "serialDataIn", 0 0, v0x22ff4c0_0;  alias, 1 drivers
v0x2300eb0_0 .var "serialDataOut", 0 0;
v0x2300f50_0 .var "shiftregistermem", 7 0;
    .scope S_0x22df120;
T_0 ;
    %wait E_0x22c19a0;
    %load/vec4 v0x22690a0_0;
    %load/vec4 v0x22fa7f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22fa8b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x22fa7f0_0;
    %load/vec4 v0x22690a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fa8b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x22fa7f0_0;
    %load/vec4 v0x22690a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x22fa8b0_0;
    %inv;
    %assign/vec4 v0x22fa8b0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x22fefc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ff4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ff7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ff670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22ff580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ff8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ff970_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x22fefc0;
T_2 ;
    %wait E_0x22fb430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ff7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ff670_0, 0;
    %load/vec4 v0x22ff4c0_0;
    %load/vec4 v0x22ff970_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22ff580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x22ff580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22ff580_0, 0;
    %load/vec4 v0x22ff970_0;
    %assign/vec4 v0x22ff4c0_0, 0;
    %load/vec4 v0x22ff970_0;
    %assign/vec4 v0x22ff7f0_0, 0;
    %load/vec4 v0x22ff970_0;
    %nor/r;
    %assign/vec4 v0x22ff670_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x22ff580_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x22ff580_0, 0;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x22ff730_0;
    %assign/vec4 v0x22ff8b0_0, 0;
    %load/vec4 v0x22ff8b0_0;
    %assign/vec4 v0x22ff970_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x22ffad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23002e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2300120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2300050_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2300380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2300420_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x22ffad0;
T_4 ;
    %wait E_0x22fb430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23002e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2300120_0, 0;
    %load/vec4 v0x22fffb0_0;
    %load/vec4 v0x2300420_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2300050_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2300050_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2300050_0, 0;
    %load/vec4 v0x2300420_0;
    %assign/vec4 v0x22fffb0_0, 0;
    %load/vec4 v0x2300420_0;
    %assign/vec4 v0x23002e0_0, 0;
    %load/vec4 v0x2300420_0;
    %nor/r;
    %assign/vec4 v0x2300120_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x2300050_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x2300050_0, 0;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x23001f0_0;
    %assign/vec4 v0x2300380_0, 0;
    %load/vec4 v0x2300380_0;
    %assign/vec4 v0x2300420_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x22fb970;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fbfd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22fbf10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fc260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fc320_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x22fb970;
T_6 ;
    %wait E_0x22fb430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fc1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fbfd0_0, 0;
    %load/vec4 v0x22fbe70_0;
    %load/vec4 v0x22fc320_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fbf10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x22fbf10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fbf10_0, 0;
    %load/vec4 v0x22fc320_0;
    %assign/vec4 v0x22fbe70_0, 0;
    %load/vec4 v0x22fc320_0;
    %assign/vec4 v0x22fc1a0_0, 0;
    %load/vec4 v0x22fc320_0;
    %nor/r;
    %assign/vec4 v0x22fbfd0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x22fbf10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x22fbf10_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x22fc090_0;
    %assign/vec4 v0x22fc260_0, 0;
    %load/vec4 v0x22fc260_0;
    %assign/vec4 v0x22fc320_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x23005b0;
T_7 ;
    %wait E_0x22fb430;
    %load/vec4 v0x2300c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2300a10_0;
    %assign/vec4 v0x2300f50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2300cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x2300b00_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x2300e10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2300f50_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x2300f50_0;
    %assign/vec4 v0x2300b00_0, 0;
    %load/vec4 v0x2300f50_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x2300eb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x22fc480;
T_8 ;
    %wait E_0x22fb430;
    %load/vec4 v0x22fcde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x22fcb50_0;
    %load/vec4 v0x22fc9c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22fccd0, 0, 4;
T_8.0 ;
    %load/vec4 v0x22fc9c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22fccd0, 4;
    %assign/vec4 v0x22fcbf0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x22fb170;
T_9 ;
    %wait E_0x22fb430;
    %load/vec4 v0x22fb650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x22fb550_0;
    %assign/vec4 v0x22fb710_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x22fe8b0;
T_10 ;
    %wait E_0x22fb430;
    %load/vec4 v0x22fecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x22fec50_0;
    %assign/vec4 v0x22fed90_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x22fcf40;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22fdff0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22fd830_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22fe090_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22fdce0_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x22fcf40;
T_12 ;
    %wait E_0x22fd7d0;
    %load/vec4 v0x22fdff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22fdec0_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x22fcf40;
T_13 ;
    %wait E_0x22fd750;
    %load/vec4 v0x22fdff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x22fda20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x22fda20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fd830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fe090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fdce0_0, 0;
T_13.10 ;
T_13.9 ;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x22fd830_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fd830_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x22fd830_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_13.14, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %load/vec4 v0x22fd830_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v0x22fd830_0, 0, 3;
T_13.14 ;
T_13.13 ;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x22fde20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x22fde20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
T_13.18 ;
T_13.17 ;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x22fe090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fe090_0, 0;
    %jmp T_13.21;
T_13.20 ;
    %load/vec4 v0x22fe090_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_13.22, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %load/vec4 v0x22fe090_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v0x22fe090_0, 0, 3;
T_13.22 ;
T_13.21 ;
    %jmp T_13.7;
T_13.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x22fdce0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fdce0_0, 0;
    %jmp T_13.25;
T_13.24 ;
    %load/vec4 v0x22fdce0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_13.26, 5;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
    %load/vec4 v0x22fdce0_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v0x22fdce0_0, 0, 3;
T_13.26 ;
T_13.25 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x22fda20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.28, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22fdff0_0, 0;
T_13.28 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x22784f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2302480_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x22784f0;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v0x2302480_0;
    %nor/r;
    %store/vec4 v0x2302480_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x22784f0;
T_16 ;
    %vpi_call 3 26 "$dumpfile", "spiMemory.vcd" {0 0 0};
    %vpi_call 3 27 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 31 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 34 "$display", "GOOD WRITE TEST STARTING" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 44 "$display", "state: %d, expected: 1 getting address", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 48 "$display", "state: %d, expected: 2 got address", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 49 "$display", "address: %b, expected: 0110001", v0x22fb710_0 {0 0 0};
    %vpi_call 3 50 "$display", "r/w? %b, expected: 0 write", v0x22fde20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 61 "$display", "state: %d, expected: 3 writing", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 62 "$display", "data memory: %b, expected: 10110010", v0x22fcbf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 65 "$display", "state: %d, expected: 6 done", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 67 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 70 "$display", "GOOD READ TEST STARTING" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 80 "$display", "state: %d, expected: 1 getting address", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 84 "$display", "state: %d, expected: 2 got address", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 85 "$display", "address: %b, expected: 0110001", v0x22fb710_0 {0 0 0};
    %vpi_call 3 86 "$display", "r/w? %b, expected: 1 read", v0x22fde20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 89 "$display", "state: %d, expected: 4 reading retrieving", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 92 "$display", "miso_pin data[0]: %b, expected: 1", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 94 "$display", "miso_pin data[1]: %b, expected: 0", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 96 "$display", "miso_pin data[2]: %b, expected: 1", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 98 "$display", "miso_pin data[3]: %b, expected: 1", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 100 "$display", "miso_pin data[4]: %b, expected: 0", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 102 "$display", "miso_pin data[5]: %b, expected: 0", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 104 "$display", "miso_pin data[6]: %b, expected: 1", v0x23026d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 106 "$display", "miso_pin data[7]: %b, expected: 0", v0x23026d0_0 {0 0 0};
    %vpi_call 3 108 "$display", "state: %d, expected: 5 reading displaying", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 111 "$display", "state: %d, expected: 6 done", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 113 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 117 "$display", "CHIP SELECT HIGH WRITE TEST STARTING" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 127 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 140 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 143 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 145 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 148 "$display", "CHIP SELECT HIGH READ TEST STARTING" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 158 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23027c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 162 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 165 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 175 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2302630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 178 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23028b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 180 "$display", "state: %d, expected: 0 idle", v0x22fdff0_0 {0 0 0};
    %vpi_call 3 182 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./basicbuildingblocks.v";
    "spimemory.t.v";
    "./spimemory.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./finitestatemachine.v";
    "./shiftregister.v";
