Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan 12 09:22:12 2018
| Host         : ycw-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_level_timing_summary_routed.rpt -rpx TOP_level_timing_summary_routed.rpx
| Design       : TOP_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bl/btSpeedGen/PWM_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cd/num_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cd/num_reg[15]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: cd/num_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.735        0.000                      0                 1543        0.033        0.000                      0                 1543        4.500        0.000                       0                   986  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.735        0.000                      0                 1543        0.033        0.000                      0                 1543        4.500        0.000                       0                   986  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/downsec_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.903ns (30.949%)  route 4.246ns (69.051%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.876    10.915    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.316    11.231 r  keyboard/key_de/downsec_i_1/O
                         net (fo=1, routed)           0.000    11.231    keyboard/downsec1_out
    SLICE_X40Y12         FDCE                                         r  keyboard/downsec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.443    14.784    keyboard/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  keyboard/downsec_reg/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.029    14.966    keyboard/downsec_reg
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/snooze_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.903ns (30.969%)  route 4.242ns (69.031%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.872    10.911    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.316    11.227 r  keyboard/key_de/snooze_i_1/O
                         net (fo=1, routed)           0.000    11.227    keyboard/snooze13_out
    SLICE_X37Y12         FDCE                                         r  keyboard/snooze_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.441    14.782    keyboard/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  keyboard/snooze_reg/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X37Y12         FDCE (Setup_fdce_C_D)        0.029    14.964    keyboard/snooze_reg
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.903ns (30.964%)  route 4.243ns (69.036%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.873    10.912    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.316    11.228 r  keyboard/key_de/stop_i_1/O
                         net (fo=1, routed)           0.000    11.228    keyboard/stop15_out
    SLICE_X40Y12         FDCE                                         r  keyboard/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.443    14.784    keyboard/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  keyboard/stop_reg/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.031    14.968    keyboard/stop_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ok_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 1.903ns (31.366%)  route 4.164ns (68.634%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.794    10.833    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.316    11.149 r  keyboard/key_de/ok_i_1/O
                         net (fo=1, routed)           0.000    11.149    keyboard/ok17_out
    SLICE_X37Y11         FDCE                                         r  keyboard/ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.442    14.783    keyboard/clk_IBUF_BUFG
    SLICE_X37Y11         FDCE                                         r  keyboard/ok_reg/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X37Y11         FDCE (Setup_fdce_C_D)        0.031    14.967    keyboard/ok_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/downhour_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 1.903ns (31.387%)  route 4.160ns (68.613%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.790    10.829    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.316    11.145 r  keyboard/key_de/downhour_i_1/O
                         net (fo=1, routed)           0.000    11.145    keyboard/downhour9_out
    SLICE_X37Y11         FDCE                                         r  keyboard/downhour_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.442    14.783    keyboard/clk_IBUF_BUFG
    SLICE_X37Y11         FDCE                                         r  keyboard/downhour_reg/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X37Y11         FDCE (Setup_fdce_C_D)        0.029    14.965    keyboard/downhour_reg
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/downminute_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.903ns (31.718%)  route 4.097ns (68.282%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.727    10.766    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I2_O)        0.316    11.082 r  keyboard/key_de/downminute_i_1/O
                         net (fo=1, routed)           0.000    11.082    keyboard/downminute5_out
    SLICE_X40Y11         FDCE                                         r  keyboard/downminute_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.444    14.785    keyboard/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  keyboard/downminute_reg/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y11         FDCE (Setup_fdce_C_D)        0.029    14.967    keyboard/downminute_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/upminute_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.903ns (31.734%)  route 4.094ns (68.266%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.724    10.763    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I2_O)        0.316    11.079 r  keyboard/key_de/upminute_i_1/O
                         net (fo=1, routed)           0.000    11.079    keyboard/upminute7_out
    SLICE_X40Y11         FDCE                                         r  keyboard/upminute_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.444    14.785    keyboard/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  keyboard/upminute_reg/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y11         FDCE (Setup_fdce_C_D)        0.031    14.969    keyboard/upminute_reg
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/set_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.903ns (31.993%)  route 4.045ns (68.007%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.561     5.082    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.152     7.690    keyboard/key_de/last_change[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.814 r  keyboard/key_de/set_i_192/O
                         net (fo=1, routed)           0.000     7.814    keyboard/key_de/set_i_192_n_0
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I0_O)      0.238     8.052 r  keyboard/key_de/set_reg_i_88/O
                         net (fo=1, routed)           0.000     8.052    keyboard/key_de/set_reg_i_88_n_0
    SLICE_X49Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.156 r  keyboard/key_de/set_reg_i_36/O
                         net (fo=1, routed)           1.219     9.375    keyboard/key_de/set_reg_i_36_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.691 r  keyboard/key_de/set_i_13/O
                         net (fo=1, routed)           0.000     9.691    keyboard/key_de/set_i_13_n_0
    SLICE_X37Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     9.936 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000     9.936    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    10.040 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.675    10.714    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.316    11.030 r  keyboard/key_de/set_i_1/O
                         net (fo=1, routed)           0.000    11.030    keyboard/set19_out
    SLICE_X39Y10         FDCE                                         r  keyboard/set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.443    14.784    keyboard/clk_IBUF_BUFG
    SLICE_X39Y10         FDCE                                         r  keyboard/set_reg/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X39Y10         FDCE (Setup_fdce_C_D)        0.029    14.966    keyboard/set_reg
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 bl/btSpeedGen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 3.456ns (57.686%)  route 2.535ns (42.314%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.572     5.093    bl/btSpeedGen/clk_IBUF_BUFG
    SLICE_X54Y1          FDCE                                         r  bl/btSpeedGen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 f  bl/btSpeedGen/count_reg[6]/Q
                         net (fo=4, routed)           0.960     6.571    bl/btSpeedGen/count_reg[6]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.695 r  bl/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.695    bl/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.228 r  bl/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.228    bl/btSpeedGen/count1_carry_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  bl/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    bl/btSpeedGen/count1_carry__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  bl/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.462    bl/btSpeedGen/count1_carry__1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.619 r  bl/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.575     9.194    bl/btSpeedGen/count1_carry__2_n_2
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.332     9.526 r  bl/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.526    bl/btSpeedGen/count[0]_i_4_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.059 r  bl/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.059    bl/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.176 r  bl/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    bl/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  bl/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    bl/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  bl/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    bl/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  bl/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    bl/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  bl/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    bl/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  bl/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    bl/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.084 r  bl/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.084    bl/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X54Y7          FDCE                                         r  bl/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.451    14.792    bl/btSpeedGen/clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  bl/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X54Y7          FDCE (Setup_fdce_C_D)        0.109    15.140    bl/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 bl/btSpeedGen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 3.448ns (57.630%)  route 2.535ns (42.370%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.572     5.093    bl/btSpeedGen/clk_IBUF_BUFG
    SLICE_X54Y1          FDCE                                         r  bl/btSpeedGen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.518     5.611 f  bl/btSpeedGen/count_reg[6]/Q
                         net (fo=4, routed)           0.960     6.571    bl/btSpeedGen/count_reg[6]
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.695 r  bl/btSpeedGen/count1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.695    bl/btSpeedGen/count1_carry_i_5__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.228 r  bl/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.228    bl/btSpeedGen/count1_carry_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  bl/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    bl/btSpeedGen/count1_carry__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  bl/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.462    bl/btSpeedGen/count1_carry__1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.619 r  bl/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.575     9.194    bl/btSpeedGen/count1_carry__2_n_2
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.332     9.526 r  bl/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.526    bl/btSpeedGen/count[0]_i_4_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.059 r  bl/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.059    bl/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.176 r  bl/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    bl/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  bl/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    bl/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  bl/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    bl/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  bl/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    bl/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  bl/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    bl/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  bl/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    bl/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.076 r  bl/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.076    bl/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X54Y7          FDCE                                         r  bl/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.451    14.792    bl/btSpeedGen/clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  bl/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X54Y7          FDCE (Setup_fdce_C_D)        0.109    15.140    bl/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  4.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.919%)  route 0.210ns (50.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  keyboard/key_de/key_reg[8]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.164     1.608 f  keyboard/key_de/key_reg[8]_rep__5/Q
                         net (fo=64, routed)          0.210     1.818    keyboard/key_de/key_reg[8]_rep__5_n_0
    SLICE_X38Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.863 r  keyboard/key_de/key_down[95]_i_1/O
                         net (fo=1, routed)           0.000     1.863    keyboard/key_de/p_0_in[95]
    SLICE_X38Y8          FDCE                                         r  keyboard/key_de/key_down_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.831     1.958    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X38Y8          FDCE                                         r  keyboard/key_de/key_down_reg[95]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y8          FDCE (Hold_fdce_C_D)         0.121     1.830    keyboard/key_de/key_down_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.717%)  route 0.269ns (56.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  keyboard/key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.164     1.608 f  keyboard/key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.269     1.877    keyboard/key_de/key_reg[8]_rep__3_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  keyboard/key_de/key_down[158]_i_1/O
                         net (fo=1, routed)           0.000     1.922    keyboard/key_de/p_0_in[158]
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.832     1.959    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[158]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.121     1.831    keyboard/key_de/key_down_reg[158]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[155]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.535%)  route 0.271ns (56.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  keyboard/key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.164     1.608 f  keyboard/key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.271     1.879    keyboard/key_de/key_reg[8]_rep__3_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  keyboard/key_de/key_down[155]_i_1/O
                         net (fo=1, routed)           0.000     1.924    keyboard/key_de/p_0_in[155]
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.832     1.959    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[155]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.121     1.831    keyboard/key_de/key_down_reg[155]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[476]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.094%)  route 0.300ns (58.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.559     1.442    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y12         FDCE                                         r  keyboard/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keyboard/key_de/key_reg[8]/Q
                         net (fo=64, routed)          0.300     1.906    keyboard/key_de/key[8]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  keyboard/key_de/key_down[476]_i_1/O
                         net (fo=1, routed)           0.000     1.951    keyboard/key_de/p_0_in[476]
    SLICE_X38Y9          FDCE                                         r  keyboard/key_de/key_down_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.831     1.958    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X38Y9          FDCE                                         r  keyboard/key_de/key_down_reg[476]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y9          FDCE (Hold_fdce_C_D)         0.121     1.830    keyboard/key_de/key_down_reg[476]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[479]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.250%)  route 0.298ns (58.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.559     1.442    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y12         FDCE                                         r  keyboard/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keyboard/key_de/key_reg[8]/Q
                         net (fo=64, routed)          0.298     1.904    keyboard/key_de/key[8]
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  keyboard/key_de/key_down[479]_i_1/O
                         net (fo=1, routed)           0.000     1.949    keyboard/key_de/p_0_in[479]
    SLICE_X37Y10         FDCE                                         r  keyboard/key_de/key_down_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.830     1.957    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X37Y10         FDCE                                         r  keyboard/key_de/key_down_reg[479]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y10         FDCE (Hold_fdce_C_D)         0.092     1.800    keyboard/key_de/key_down_reg[479]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keyboard/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.559     1.442    keyboard/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y13         FDCE                                         r  keyboard/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  keyboard/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.128     1.711    keyboard/key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[8]
    SLICE_X31Y13         FDCE                                         r  keyboard/key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.827     1.954    keyboard/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y13         FDCE                                         r  keyboard/key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X31Y13         FDCE (Hold_fdce_C_D)         0.071     1.547    keyboard/key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 keyboard/ok_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_pulse_ok/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.256ns (46.040%)  route 0.300ns (53.960%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/clk_IBUF_BUFG
    SLICE_X37Y11         FDCE                                         r  keyboard/ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  keyboard/ok_reg/Q
                         net (fo=2, routed)           0.300     1.885    c_pulse_ok/ok
    SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  c_pulse_ok/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.930    c_pulse_ok/counter[0]_i_5__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.000 r  c_pulse_ok/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.000    c_pulse_ok/counter_reg[0]_i_1__0_n_7
    SLICE_X34Y18         FDCE                                         r  c_pulse_ok/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.822     1.949    c_pulse_ok/clk_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  c_pulse_ok/counter_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDCE (Hold_fdce_C_D)         0.134     1.834    c_pulse_ok/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[474]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.241%)  route 0.324ns (60.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.559     1.442    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y12         FDCE                                         r  keyboard/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keyboard/key_de/key_reg[8]/Q
                         net (fo=64, routed)          0.324     1.930    keyboard/key_de/key[8]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.975 r  keyboard/key_de/key_down[474]_i_1/O
                         net (fo=1, routed)           0.000     1.975    keyboard/key_de/p_0_in[474]
    SLICE_X36Y9          FDCE                                         r  keyboard/key_de/key_down_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.831     1.958    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  keyboard/key_de/key_down_reg[474]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.092     1.801    keyboard/key_de/key_down_reg[474]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[147]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (36.987%)  route 0.356ns (63.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  keyboard/key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.164     1.608 f  keyboard/key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.356     1.964    keyboard/key_de/key_reg[8]_rep__3_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.045     2.009 r  keyboard/key_de/key_down[147]_i_1/O
                         net (fo=1, routed)           0.000     2.009    keyboard/key_de/p_0_in[147]
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.832     1.959    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[147]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.121     1.831    keyboard/key_de/key_down_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[145]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.921%)  route 0.357ns (63.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  keyboard/key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.164     1.608 f  keyboard/key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.357     1.965    keyboard/key_de/key_reg[8]_rep__3_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.045     2.010 r  keyboard/key_de/key_down[145]_i_1/O
                         net (fo=1, routed)           0.000     2.010    keyboard/key_de/p_0_in[145]
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.832     1.959    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X38Y5          FDCE                                         r  keyboard/key_de/key_down_reg[145]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.120     1.830    keyboard/key_de/key_down_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y0    bl/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    bl/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    bl/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    bl/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    bl/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    bl/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    bl/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    bl/btSpeedGen/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y19   c_pulse_downhour/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y6    keyboard/key_de/key_down_reg[262]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y5    keyboard/key_de/key_down_reg[263]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y6    keyboard/key_de/key_down_reg[264]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y6    keyboard/key_de/key_down_reg[265]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y5    keyboard/key_de/key_down_reg[266]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y7    keyboard/key_de/key_down_reg[267]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y5    keyboard/key_de/key_down_reg[268]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y6    keyboard/key_de/key_down_reg[269]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    keyboard/key_de/key_down_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y6    keyboard/key_de/key_down_reg[270]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y15   c_pulse_downhour/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y15   c_pulse_downhour/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y15   c_pulse_downhour/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y16   c_pulse_downhour/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y16   c_pulse_downhour/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y16   c_pulse_downhour/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y16   c_pulse_downhour/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y17   c_pulse_downhour/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y17   c_pulse_downhour/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    keyboard/key_de/key_down_reg[305]/C



