<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>gesummv</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.021</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2621</Best-caseLatency>
            <Average-caseLatency>2621</Average-caseLatency>
            <Worst-caseLatency>2621</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.105 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.105 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.105 us</Worst-caseRealTimeLatency>
            <Interval-min>2622</Interval-min>
            <Interval-max>2622</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>1024</DSP>
            <FF>83393</FF>
            <LUT>60006</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>alpha</name>
            <Object>alpha</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>beta</name>
            <Object>beta</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_address0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_ce0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_we0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_d0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>gesummv</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_gesummv_Pipeline_lprd_1_fu_1231</InstName>
                    <ModuleName>gesummv_Pipeline_lprd_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1231</ID>
                    <BindInstances>add_ln14_fu_3230_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gesummv_Pipeline_lp1_fu_1505</InstName>
                    <ModuleName>gesummv_Pipeline_lp1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1505</ID>
                    <BindInstances>add_ln25_fu_2377_p2 fmul_32ns_32ns_32_4_max_dsp_1_U200 fmul_32ns_32ns_32_4_max_dsp_1_U201 fmul_32ns_32ns_32_4_max_dsp_1_U202 fmul_32ns_32ns_32_4_max_dsp_1_U203 fadd_32ns_32ns_32_5_full_dsp_1_U137 fmul_32ns_32ns_32_4_max_dsp_1_U204 fmul_32ns_32ns_32_4_max_dsp_1_U205 fadd_32ns_32ns_32_5_full_dsp_1_U138 fmul_32ns_32ns_32_4_max_dsp_1_U206 fmul_32ns_32ns_32_4_max_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U139 fmul_32ns_32ns_32_4_max_dsp_1_U208 fmul_32ns_32ns_32_4_max_dsp_1_U209 fadd_32ns_32ns_32_5_full_dsp_1_U140 fmul_32ns_32ns_32_4_max_dsp_1_U210 fmul_32ns_32ns_32_4_max_dsp_1_U211 fadd_32ns_32ns_32_5_full_dsp_1_U141 fmul_32ns_32ns_32_4_max_dsp_1_U212 fmul_32ns_32ns_32_4_max_dsp_1_U213 fadd_32ns_32ns_32_5_full_dsp_1_U142 fmul_32ns_32ns_32_4_max_dsp_1_U214 fmul_32ns_32ns_32_4_max_dsp_1_U215 fadd_32ns_32ns_32_5_full_dsp_1_U143 fmul_32ns_32ns_32_4_max_dsp_1_U216 fmul_32ns_32ns_32_4_max_dsp_1_U217 fadd_32ns_32ns_32_5_full_dsp_1_U144 fmul_32ns_32ns_32_4_max_dsp_1_U218 fmul_32ns_32ns_32_4_max_dsp_1_U219 fadd_32ns_32ns_32_5_full_dsp_1_U145 fmul_32ns_32ns_32_4_max_dsp_1_U220 fmul_32ns_32ns_32_4_max_dsp_1_U221 fadd_32ns_32ns_32_5_full_dsp_1_U146 fmul_32ns_32ns_32_4_max_dsp_1_U222 fmul_32ns_32ns_32_4_max_dsp_1_U223 fadd_32ns_32ns_32_5_full_dsp_1_U147 fmul_32ns_32ns_32_4_max_dsp_1_U224 fmul_32ns_32ns_32_4_max_dsp_1_U225 fadd_32ns_32ns_32_5_full_dsp_1_U148 fmul_32ns_32ns_32_4_max_dsp_1_U226 fmul_32ns_32ns_32_4_max_dsp_1_U227 fadd_32ns_32ns_32_5_full_dsp_1_U149 fmul_32ns_32ns_32_4_max_dsp_1_U228 fmul_32ns_32ns_32_4_max_dsp_1_U229 fadd_32ns_32ns_32_5_full_dsp_1_U150 fmul_32ns_32ns_32_4_max_dsp_1_U230 fmul_32ns_32ns_32_4_max_dsp_1_U231 fadd_32ns_32ns_32_5_full_dsp_1_U151 fmul_32ns_32ns_32_4_max_dsp_1_U232 fmul_32ns_32ns_32_4_max_dsp_1_U233 fadd_32ns_32ns_32_5_full_dsp_1_U152 fmul_32ns_32ns_32_4_max_dsp_1_U234 fmul_32ns_32ns_32_4_max_dsp_1_U235 fadd_32ns_32ns_32_5_full_dsp_1_U153 fmul_32ns_32ns_32_4_max_dsp_1_U236 fmul_32ns_32ns_32_4_max_dsp_1_U237 fadd_32ns_32ns_32_5_full_dsp_1_U154 fmul_32ns_32ns_32_4_max_dsp_1_U238 fmul_32ns_32ns_32_4_max_dsp_1_U239 fadd_32ns_32ns_32_5_full_dsp_1_U155 fmul_32ns_32ns_32_4_max_dsp_1_U240 fmul_32ns_32ns_32_4_max_dsp_1_U241 fadd_32ns_32ns_32_5_full_dsp_1_U156 fmul_32ns_32ns_32_4_max_dsp_1_U242 fmul_32ns_32ns_32_4_max_dsp_1_U243 fadd_32ns_32ns_32_5_full_dsp_1_U157 fmul_32ns_32ns_32_4_max_dsp_1_U244 fmul_32ns_32ns_32_4_max_dsp_1_U245 fadd_32ns_32ns_32_5_full_dsp_1_U158 fmul_32ns_32ns_32_4_max_dsp_1_U246 fmul_32ns_32ns_32_4_max_dsp_1_U247 fadd_32ns_32ns_32_5_full_dsp_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U248 fmul_32ns_32ns_32_4_max_dsp_1_U249 fadd_32ns_32ns_32_5_full_dsp_1_U160 fmul_32ns_32ns_32_4_max_dsp_1_U250 fmul_32ns_32ns_32_4_max_dsp_1_U251 fadd_32ns_32ns_32_5_full_dsp_1_U161 fmul_32ns_32ns_32_4_max_dsp_1_U252 fmul_32ns_32ns_32_4_max_dsp_1_U253 fadd_32ns_32ns_32_5_full_dsp_1_U162 fmul_32ns_32ns_32_4_max_dsp_1_U254 fmul_32ns_32ns_32_4_max_dsp_1_U255 fadd_32ns_32ns_32_5_full_dsp_1_U163 fmul_32ns_32ns_32_4_max_dsp_1_U256 fmul_32ns_32ns_32_4_max_dsp_1_U257 fadd_32ns_32ns_32_5_full_dsp_1_U164 fmul_32ns_32ns_32_4_max_dsp_1_U258 fmul_32ns_32ns_32_4_max_dsp_1_U259 fadd_32ns_32ns_32_5_full_dsp_1_U165 fmul_32ns_32ns_32_4_max_dsp_1_U260 fmul_32ns_32ns_32_4_max_dsp_1_U261 fadd_32ns_32ns_32_5_full_dsp_1_U166 fmul_32ns_32ns_32_4_max_dsp_1_U262 fmul_32ns_32ns_32_4_max_dsp_1_U263 fadd_32ns_32ns_32_5_full_dsp_1_U167 fmul_32ns_32ns_32_4_max_dsp_1_U264 fmul_32ns_32ns_32_4_max_dsp_1_U265 fadd_32ns_32ns_32_5_full_dsp_1_U168 fmul_32ns_32ns_32_4_max_dsp_1_U266 fmul_32ns_32ns_32_4_max_dsp_1_U267 fadd_32ns_32ns_32_5_full_dsp_1_U169 fmul_32ns_32ns_32_4_max_dsp_1_U268 fmul_32ns_32ns_32_4_max_dsp_1_U269 fadd_32ns_32ns_32_5_full_dsp_1_U170 fmul_32ns_32ns_32_4_max_dsp_1_U270 fmul_32ns_32ns_32_4_max_dsp_1_U271 fadd_32ns_32ns_32_5_full_dsp_1_U171 fmul_32ns_32ns_32_4_max_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U273 fadd_32ns_32ns_32_5_full_dsp_1_U172 fmul_32ns_32ns_32_4_max_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U275 fadd_32ns_32ns_32_5_full_dsp_1_U173 fmul_32ns_32ns_32_4_max_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U277 fadd_32ns_32ns_32_5_full_dsp_1_U174 fmul_32ns_32ns_32_4_max_dsp_1_U278 fmul_32ns_32ns_32_4_max_dsp_1_U279 fadd_32ns_32ns_32_5_full_dsp_1_U175 fmul_32ns_32ns_32_4_max_dsp_1_U280 fmul_32ns_32ns_32_4_max_dsp_1_U281 fadd_32ns_32ns_32_5_full_dsp_1_U176 fmul_32ns_32ns_32_4_max_dsp_1_U282 fmul_32ns_32ns_32_4_max_dsp_1_U283 fadd_32ns_32ns_32_5_full_dsp_1_U177 fmul_32ns_32ns_32_4_max_dsp_1_U284 fmul_32ns_32ns_32_4_max_dsp_1_U285 fadd_32ns_32ns_32_5_full_dsp_1_U178 fmul_32ns_32ns_32_4_max_dsp_1_U286 fmul_32ns_32ns_32_4_max_dsp_1_U287 fadd_32ns_32ns_32_5_full_dsp_1_U179 fmul_32ns_32ns_32_4_max_dsp_1_U288 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_5_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U290 fmul_32ns_32ns_32_4_max_dsp_1_U291 fadd_32ns_32ns_32_5_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U292 fmul_32ns_32ns_32_4_max_dsp_1_U293 fadd_32ns_32ns_32_5_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U294 fmul_32ns_32ns_32_4_max_dsp_1_U295 fadd_32ns_32ns_32_5_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U296 fmul_32ns_32ns_32_4_max_dsp_1_U297 fadd_32ns_32ns_32_5_full_dsp_1_U184 fmul_32ns_32ns_32_4_max_dsp_1_U298 fmul_32ns_32ns_32_4_max_dsp_1_U299 fadd_32ns_32ns_32_5_full_dsp_1_U185 fmul_32ns_32ns_32_4_max_dsp_1_U300 fmul_32ns_32ns_32_4_max_dsp_1_U301 fadd_32ns_32ns_32_5_full_dsp_1_U186 fmul_32ns_32ns_32_4_max_dsp_1_U302 fmul_32ns_32ns_32_4_max_dsp_1_U303 fadd_32ns_32ns_32_5_full_dsp_1_U187 fmul_32ns_32ns_32_4_max_dsp_1_U304 fmul_32ns_32ns_32_4_max_dsp_1_U305 fadd_32ns_32ns_32_5_full_dsp_1_U188 fmul_32ns_32ns_32_4_max_dsp_1_U306 fmul_32ns_32ns_32_4_max_dsp_1_U307 fadd_32ns_32ns_32_5_full_dsp_1_U189 fmul_32ns_32ns_32_4_max_dsp_1_U308 fmul_32ns_32ns_32_4_max_dsp_1_U309 fadd_32ns_32ns_32_5_full_dsp_1_U190 fmul_32ns_32ns_32_4_max_dsp_1_U310 fmul_32ns_32ns_32_4_max_dsp_1_U311 fadd_32ns_32ns_32_5_full_dsp_1_U191 fmul_32ns_32ns_32_4_max_dsp_1_U312 fmul_32ns_32ns_32_4_max_dsp_1_U313 fadd_32ns_32ns_32_5_full_dsp_1_U192 fmul_32ns_32ns_32_4_max_dsp_1_U314 fmul_32ns_32ns_32_4_max_dsp_1_U315 fadd_32ns_32ns_32_5_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U316 fmul_32ns_32ns_32_4_max_dsp_1_U317 fadd_32ns_32ns_32_5_full_dsp_1_U194 fmul_32ns_32ns_32_4_max_dsp_1_U318 fmul_32ns_32ns_32_4_max_dsp_1_U319 fadd_32ns_32ns_32_5_full_dsp_1_U195 fmul_32ns_32ns_32_4_max_dsp_1_U320 fmul_32ns_32ns_32_4_max_dsp_1_U321 fadd_32ns_32ns_32_5_full_dsp_1_U196 fmul_32ns_32ns_32_4_max_dsp_1_U322 fmul_32ns_32ns_32_4_max_dsp_1_U323 fadd_32ns_32ns_32_5_full_dsp_1_U197 fmul_32ns_32ns_32_4_max_dsp_1_U324 fmul_32ns_32ns_32_4_max_dsp_1_U325 fadd_32ns_32ns_32_5_full_dsp_1_U198 fmul_32ns_32ns_32_4_max_dsp_1_U326 fmul_32ns_32ns_32_4_max_dsp_1_U327 fadd_32ns_32ns_32_5_full_dsp_1_U199</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gesummv_Pipeline_lp3_fu_1642</InstName>
                    <ModuleName>gesummv_Pipeline_lp3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1642</ID>
                    <BindInstances>add_ln31_fu_2377_p2 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fadd_32ns_32ns_32_5_full_dsp_1_U460 fmul_32ns_32ns_32_4_max_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U527 fadd_32ns_32ns_32_5_full_dsp_1_U461 fmul_32ns_32ns_32_4_max_dsp_1_U528 fmul_32ns_32ns_32_4_max_dsp_1_U529 fadd_32ns_32ns_32_5_full_dsp_1_U462 fmul_32ns_32ns_32_4_max_dsp_1_U530 fmul_32ns_32ns_32_4_max_dsp_1_U531 fadd_32ns_32ns_32_5_full_dsp_1_U463 fmul_32ns_32ns_32_4_max_dsp_1_U532 fmul_32ns_32ns_32_4_max_dsp_1_U533 fadd_32ns_32ns_32_5_full_dsp_1_U464 fmul_32ns_32ns_32_4_max_dsp_1_U534 fmul_32ns_32ns_32_4_max_dsp_1_U535 fadd_32ns_32ns_32_5_full_dsp_1_U465 fmul_32ns_32ns_32_4_max_dsp_1_U536 fmul_32ns_32ns_32_4_max_dsp_1_U537 fadd_32ns_32ns_32_5_full_dsp_1_U466 fmul_32ns_32ns_32_4_max_dsp_1_U538 fmul_32ns_32ns_32_4_max_dsp_1_U539 fadd_32ns_32ns_32_5_full_dsp_1_U467 fmul_32ns_32ns_32_4_max_dsp_1_U540 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U468 fmul_32ns_32ns_32_4_max_dsp_1_U542 fmul_32ns_32ns_32_4_max_dsp_1_U543 fadd_32ns_32ns_32_5_full_dsp_1_U469 fmul_32ns_32ns_32_4_max_dsp_1_U544 fmul_32ns_32ns_32_4_max_dsp_1_U545 fadd_32ns_32ns_32_5_full_dsp_1_U470 fmul_32ns_32ns_32_4_max_dsp_1_U546 fmul_32ns_32ns_32_4_max_dsp_1_U547 fadd_32ns_32ns_32_5_full_dsp_1_U471 fmul_32ns_32ns_32_4_max_dsp_1_U548 fmul_32ns_32ns_32_4_max_dsp_1_U549 fadd_32ns_32ns_32_5_full_dsp_1_U472 fmul_32ns_32ns_32_4_max_dsp_1_U550 fmul_32ns_32ns_32_4_max_dsp_1_U551 fadd_32ns_32ns_32_5_full_dsp_1_U473 fmul_32ns_32ns_32_4_max_dsp_1_U552 fmul_32ns_32ns_32_4_max_dsp_1_U553 fadd_32ns_32ns_32_5_full_dsp_1_U474 fmul_32ns_32ns_32_4_max_dsp_1_U554 fmul_32ns_32ns_32_4_max_dsp_1_U555 fadd_32ns_32ns_32_5_full_dsp_1_U475 fmul_32ns_32ns_32_4_max_dsp_1_U556 fmul_32ns_32ns_32_4_max_dsp_1_U557 fadd_32ns_32ns_32_5_full_dsp_1_U476 fmul_32ns_32ns_32_4_max_dsp_1_U558 fmul_32ns_32ns_32_4_max_dsp_1_U559 fadd_32ns_32ns_32_5_full_dsp_1_U477 fmul_32ns_32ns_32_4_max_dsp_1_U560 fmul_32ns_32ns_32_4_max_dsp_1_U561 fadd_32ns_32ns_32_5_full_dsp_1_U478 fmul_32ns_32ns_32_4_max_dsp_1_U562 fmul_32ns_32ns_32_4_max_dsp_1_U563 fadd_32ns_32ns_32_5_full_dsp_1_U479 fmul_32ns_32ns_32_4_max_dsp_1_U564 fmul_32ns_32ns_32_4_max_dsp_1_U565 fadd_32ns_32ns_32_5_full_dsp_1_U480 fmul_32ns_32ns_32_4_max_dsp_1_U566 fmul_32ns_32ns_32_4_max_dsp_1_U567 fadd_32ns_32ns_32_5_full_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U568 fmul_32ns_32ns_32_4_max_dsp_1_U569 fadd_32ns_32ns_32_5_full_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U570 fmul_32ns_32ns_32_4_max_dsp_1_U571 fadd_32ns_32ns_32_5_full_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U572 fmul_32ns_32ns_32_4_max_dsp_1_U573 fadd_32ns_32ns_32_5_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U575 fadd_32ns_32ns_32_5_full_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_5_full_dsp_1_U486 fmul_32ns_32ns_32_4_max_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U579 fadd_32ns_32ns_32_5_full_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U580 fmul_32ns_32ns_32_4_max_dsp_1_U581 fadd_32ns_32ns_32_5_full_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U582 fmul_32ns_32ns_32_4_max_dsp_1_U583 fadd_32ns_32ns_32_5_full_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U584 fmul_32ns_32ns_32_4_max_dsp_1_U585 fadd_32ns_32ns_32_5_full_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U586 fmul_32ns_32ns_32_4_max_dsp_1_U587 fadd_32ns_32ns_32_5_full_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U588 fmul_32ns_32ns_32_4_max_dsp_1_U589 fadd_32ns_32ns_32_5_full_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U590 fmul_32ns_32ns_32_4_max_dsp_1_U591 fadd_32ns_32ns_32_5_full_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U592 fmul_32ns_32ns_32_4_max_dsp_1_U593 fadd_32ns_32ns_32_5_full_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U594 fmul_32ns_32ns_32_4_max_dsp_1_U595 fadd_32ns_32ns_32_5_full_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U596 fmul_32ns_32ns_32_4_max_dsp_1_U597 fadd_32ns_32ns_32_5_full_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U598 fmul_32ns_32ns_32_4_max_dsp_1_U599 fadd_32ns_32ns_32_5_full_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U600 fmul_32ns_32ns_32_4_max_dsp_1_U601 fadd_32ns_32ns_32_5_full_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U602 fmul_32ns_32ns_32_4_max_dsp_1_U603 fadd_32ns_32ns_32_5_full_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U604 fmul_32ns_32ns_32_4_max_dsp_1_U605 fadd_32ns_32ns_32_5_full_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U607 fadd_32ns_32ns_32_5_full_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U608 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_5_full_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U611 fadd_32ns_32ns_32_5_full_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U612 fmul_32ns_32ns_32_4_max_dsp_1_U613 fadd_32ns_32ns_32_5_full_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U614 fmul_32ns_32ns_32_4_max_dsp_1_U615 fadd_32ns_32ns_32_5_full_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U616 fmul_32ns_32ns_32_4_max_dsp_1_U617 fadd_32ns_32ns_32_5_full_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U618 fmul_32ns_32ns_32_4_max_dsp_1_U619 fadd_32ns_32ns_32_5_full_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U620 fmul_32ns_32ns_32_4_max_dsp_1_U621 fadd_32ns_32ns_32_5_full_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U622 fmul_32ns_32ns_32_4_max_dsp_1_U623 fadd_32ns_32ns_32_5_full_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U624 fmul_32ns_32ns_32_4_max_dsp_1_U625 fadd_32ns_32ns_32_5_full_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U626 fmul_32ns_32ns_32_4_max_dsp_1_U627 fadd_32ns_32ns_32_5_full_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U628 fmul_32ns_32ns_32_4_max_dsp_1_U629 fadd_32ns_32ns_32_5_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U630 fmul_32ns_32ns_32_4_max_dsp_1_U631 fadd_32ns_32ns_32_5_full_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U632 fmul_32ns_32ns_32_4_max_dsp_1_U633 fadd_32ns_32ns_32_5_full_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U634 fmul_32ns_32ns_32_4_max_dsp_1_U635 fadd_32ns_32ns_32_5_full_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U636 fmul_32ns_32ns_32_4_max_dsp_1_U637 fadd_32ns_32ns_32_5_full_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U638 fmul_32ns_32ns_32_4_max_dsp_1_U639 fadd_32ns_32ns_32_5_full_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U640 fmul_32ns_32ns_32_4_max_dsp_1_U641 fadd_32ns_32ns_32_5_full_dsp_1_U518 fmul_32ns_32ns_32_4_max_dsp_1_U642 fmul_32ns_32ns_32_4_max_dsp_1_U643 fadd_32ns_32ns_32_5_full_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U644 fmul_32ns_32ns_32_4_max_dsp_1_U645 fadd_32ns_32ns_32_5_full_dsp_1_U520 fmul_32ns_32ns_32_4_max_dsp_1_U646 fmul_32ns_32ns_32_4_max_dsp_1_U647 fadd_32ns_32ns_32_5_full_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U648 fmul_32ns_32ns_32_4_max_dsp_1_U649 fadd_32ns_32ns_32_5_full_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U650 fmul_32ns_32ns_32_4_max_dsp_1_U651 fadd_32ns_32ns_32_5_full_dsp_1_U523</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gesummv_Pipeline_lp5_fu_1779</InstName>
                    <ModuleName>gesummv_Pipeline_lp5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1779</ID>
                    <BindInstances>add_ln37_fu_93_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gesummv_Pipeline_lpwr_fu_1786</InstName>
                    <ModuleName>gesummv_Pipeline_lpwr</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1786</ID>
                    <BindInstances>add_ln41_fu_80_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_0_U buff_A_1_U buff_A_2_U buff_A_3_U buff_A_4_U buff_A_5_U buff_A_6_U buff_A_7_U buff_A_8_U buff_A_9_U buff_A_10_U buff_A_11_U buff_A_12_U buff_A_13_U buff_A_14_U buff_A_15_U buff_A_16_U buff_A_17_U buff_A_18_U buff_A_19_U buff_A_20_U buff_A_21_U buff_A_22_U buff_A_23_U buff_A_24_U buff_A_25_U buff_A_26_U buff_A_27_U buff_A_28_U buff_A_29_U buff_A_30_U buff_A_31_U buff_A_32_U buff_A_33_U buff_A_34_U buff_A_35_U buff_A_36_U buff_A_37_U buff_A_38_U buff_A_39_U buff_A_40_U buff_A_41_U buff_A_42_U buff_A_43_U buff_A_44_U buff_A_45_U buff_A_46_U buff_A_47_U buff_A_48_U buff_A_49_U buff_A_50_U buff_A_51_U buff_A_52_U buff_A_53_U buff_A_54_U buff_A_55_U buff_A_56_U buff_A_57_U buff_A_58_U buff_A_59_U buff_A_60_U buff_A_61_U buff_A_62_U buff_A_63_U buff_B_0_U buff_B_1_U buff_B_2_U buff_B_3_U buff_B_4_U buff_B_5_U buff_B_6_U buff_B_7_U buff_B_8_U buff_B_9_U buff_B_10_U buff_B_11_U buff_B_12_U buff_B_13_U buff_B_14_U buff_B_15_U buff_B_16_U buff_B_17_U buff_B_18_U buff_B_19_U buff_B_20_U buff_B_21_U buff_B_22_U buff_B_23_U buff_B_24_U buff_B_25_U buff_B_26_U buff_B_27_U buff_B_28_U buff_B_29_U buff_B_30_U buff_B_31_U buff_B_32_U buff_B_33_U buff_B_34_U buff_B_35_U buff_B_36_U buff_B_37_U buff_B_38_U buff_B_39_U buff_B_40_U buff_B_41_U buff_B_42_U buff_B_43_U buff_B_44_U buff_B_45_U buff_B_46_U buff_B_47_U buff_B_48_U buff_B_49_U buff_B_50_U buff_B_51_U buff_B_52_U buff_B_53_U buff_B_54_U buff_B_55_U buff_B_56_U buff_B_57_U buff_B_58_U buff_B_59_U buff_B_60_U buff_B_61_U buff_B_62_U buff_B_63_U buff_x_U buff_y_out_U tmp1_U tmp2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>gesummv_Pipeline_lprd_1</Name>
            <Loops>
                <lprd_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.344</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1>
                        <Name>lprd_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1597</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_3230_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gesummv_Pipeline_lp1</Name>
            <Loops>
                <lp1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>394</Best-caseLatency>
                    <Average-caseLatency>394</Average-caseLatency>
                    <Worst-caseLatency>394</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>394</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1>
                        <Name>lp1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>392</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>330</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>510</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>38202</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>23971</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_2377_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U200" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U201" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U202" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U203" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U137" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U204" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U205" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U138" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U206" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U207" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U139" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U208" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U209" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U140" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U210" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U211" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U141" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U212" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U213" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U142" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U214" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U215" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U143" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U216" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U217" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U144" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U218" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U219" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U145" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U220" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U221" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U146" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U223" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U147" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U224" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U225" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U148" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U226" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U227" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U149" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U228" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U229" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U150" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U230" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U231" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U151" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U232" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U233" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U152" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U234" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U235" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U153" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U236" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U237" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U154" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U238" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U239" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U155" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U240" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U241" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U156" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U242" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U157" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U158" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U159" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U249" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U160" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U161" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U162" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U163" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U164" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U165" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U260" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U261" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U166" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U262" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U263" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U167" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U264" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U265" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U168" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U266" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U267" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U169" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U268" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U269" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U170" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U270" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U271" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U171" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U272" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U273" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U172" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U274" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U275" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U173" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U276" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U277" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U174" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U278" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U279" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U175" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U280" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U281" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U176" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U282" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U283" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U177" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U284" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U285" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U178" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U286" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U287" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U179" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U288" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U180" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U290" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U291" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U181" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U292" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U293" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U182" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U294" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U295" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U183" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U296" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U297" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U184" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U298" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U299" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U185" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U300" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U301" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U186" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U302" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U303" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U187" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U304" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U305" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U188" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U307" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U189" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U308" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U309" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U190" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U310" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U311" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U191" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U312" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U313" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U192" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U314" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U315" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U193" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U316" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U317" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U194" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U318" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U319" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U195" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U320" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U321" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U196" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U322" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U323" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U197" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U324" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U325" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U198" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U326" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U327" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="mul1_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U199" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27" URAM="0" VARIABLE="add_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gesummv_Pipeline_lp3</Name>
            <Loops>
                <lp3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>394</Best-caseLatency>
                    <Average-caseLatency>394</Average-caseLatency>
                    <Worst-caseLatency>394</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>394</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp3>
                        <Name>lp3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>392</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>330</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>512</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>38407</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>24191</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_2377_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U530" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U531" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U532" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U533" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U535" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U536" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U537" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U538" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U539" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U540" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U474" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U475" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U476" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U477" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U478" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U479" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U480" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U567" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U481" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U568" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U569" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U482" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U570" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U571" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U483" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U572" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U573" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U484" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U574" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U575" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U485" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U576" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U486" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U578" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U579" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U487" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U580" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U581" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U488" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U582" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U583" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U489" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U584" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U585" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U490" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U586" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U587" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U491" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U588" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U589" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U492" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U590" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U591" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U493" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U592" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U593" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U494" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U495" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U597" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U496" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U598" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U599" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U497" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U600" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U601" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U498" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U602" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U603" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U499" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U604" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U605" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U500" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U606" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U607" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U501" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U608" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U609" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U502" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U610" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U611" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U503" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U612" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U613" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U504" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U614" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U615" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U505" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U616" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U617" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U506" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U618" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U619" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U507" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U620" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U621" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U508" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U622" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U623" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U509" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U624" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U625" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U510" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U626" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U627" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U511" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U628" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U629" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U512" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U630" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U631" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U513" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U632" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U633" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U514" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U634" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U635" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U515" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U636" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U637" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U516" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U638" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U639" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U517" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U640" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U641" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U518" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U642" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U643" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U519" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U644" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U645" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U520" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U646" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U647" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U521" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U648" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U649" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U522" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U650" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul2_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U651" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="mul3_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U523" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33" URAM="0" VARIABLE="add2_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gesummv_Pipeline_lp5</Name>
            <Loops>
                <lp5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.976</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp5>
                        <Name>lp5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_93_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gesummv_Pipeline_lpwr</Name>
            <Loops>
                <lpwr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr>
                        <Name>lpwr</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_80_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gesummv</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2621</Best-caseLatency>
                    <Average-caseLatency>2621</Average-caseLatency>
                    <Worst-caseLatency>2621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.105 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.105 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2622</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1024</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>83393</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>60006</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_0_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_3_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_4_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_5_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_6_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_7_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_8_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_9_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_10_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_11_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_12_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_13_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_14_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_15_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_16_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_17_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_18_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_19_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_20_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_21_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_22_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_23_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_24_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_25_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_26_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_27_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_28_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_29_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_30_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_31_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_32_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_33_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_34_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_35_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_36_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_37_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_38_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_39_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_40_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_41_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_42_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_43_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_44_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_45_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_46_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_47_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_48_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_49_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_50_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_51_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_52_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_53_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_54_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_55_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_56_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_57_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_58_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_59_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_60_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_61_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_62_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_63_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7" URAM="0" VARIABLE="buff_A_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_0_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_3_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_4_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_5_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_6_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_7_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_8_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_9_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_10_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_11_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_12_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_13_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_14_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_15_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_16_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_17_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_18_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_19_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_20_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_21_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_22_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_23_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_24_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_25_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_26_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_27_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_28_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_29_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_30_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_31_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_32_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_33_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_34_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_35_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_36_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_37_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_38_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_39_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_40_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_41_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_42_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_43_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_44_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_45_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_46_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_47_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_48_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_49_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_50_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_51_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_52_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_53_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_54_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_55_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_56_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_57_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_58_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_59_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_60_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_61_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_62_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_B_63_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8" URAM="0" VARIABLE="buff_B_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_x_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9" URAM="0" VARIABLE="buff_x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_y_out_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:10" URAM="0" VARIABLE="buff_y_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tmp1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:11" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tmp2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:12" URAM="0" VARIABLE="tmp2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="beta" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="B_address1" name="B_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce1" name="B_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q1" name="B_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_address0" name="x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce0" name="x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q0" name="x_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y_out" index="5" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y_out_address0" name="y_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y_out_ce0" name="y_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_out_we0" name="y_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_out_d0" name="y_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="alpha" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="alpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="beta" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="beta">DATA</portMap>
            </portMaps>
            <ports>
                <port>beta</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="beta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="B_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="y_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">12, , </column>
                    <column name="A_address1">12, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="B_address0">12, , </column>
                    <column name="B_address1">12, , </column>
                    <column name="B_q0">32, , </column>
                    <column name="B_q1">32, , </column>
                    <column name="x_address0">6, , </column>
                    <column name="x_q0">32, , </column>
                    <column name="y_out_address0">6, , </column>
                    <column name="y_out_d0">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="alpha">ap_none, 32, , </column>
                    <column name="beta">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                    <column name="x">in, float*</column>
                    <column name="y_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="alpha">alpha, port, , </column>
                    <column name="beta">beta, port, , </column>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="B">B_address0, port, offset, </column>
                    <column name="B">B_ce0, port, , </column>
                    <column name="B">B_q0, port, , </column>
                    <column name="B">B_address1, port, offset, </column>
                    <column name="B">B_ce1, port, , </column>
                    <column name="B">B_q1, port, , </column>
                    <column name="x">x_address0, port, offset, </column>
                    <column name="x">x_ce0, port, , </column>
                    <column name="x">x_q0, port, , </column>
                    <column name="y_out">y_out_address0, port, offset, </column>
                    <column name="y_out">y_out_ce0, port, , </column>
                    <column name="y_out">y_out_we0, port, , </column>
                    <column name="y_out">y_out_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

