

================================================================
== Vivado HLS Report for 'sum1d_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config4_s'
================================================================
* Date:           Fri Feb  3 01:28:26 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.032 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9992|     9992| 39.968 us | 39.968 us |  9992|  9992|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitLoop   |      128|      128|         1|          1|          1|   128|    yes   |
        |- AccLoop_L  |     9729|     9729|         3|          1|          1|  9728|    yes   |
        |- CastLoop   |      129|      129|         3|          1|          1|   128|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     273|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        2|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     179|    -|
|Register             |        -|      -|       92|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|      0|       92|     452|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                               Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_V_U  |sum1d_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config4_s_acc_V  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +---------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                                    |        2|  0|   0|    0|   128|   32|     1|         4096|
    +---------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_d1                           |     +    |      0|  0|  32|          32|          32|
    |add_ln237_fu_212_p2                |     +    |      0|  0|  14|          14|           1|
    |i_1_fu_267_p2                      |     +    |      0|  0|   8|           8|           1|
    |i_fu_195_p2                        |     +    |      0|  0|   8|           8|           1|
    |k_fu_237_p2                        |     +    |      0|  0|   8|           8|           1|
    |out_data_V_1_fu_346_p2             |     +    |      0|  0|   8|           8|           8|
    |and_ln415_fu_336_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_440_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_454_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_484_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_366_p2                  |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_478_p2                 |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_502_p2                |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_406_p2          |   icmp   |      0|  0|  13|          14|           2|
    |Range1_all_zeros_fu_412_p2         |   icmp   |      0|  0|  13|          14|           1|
    |Range2_all_ones_fu_390_p2          |   icmp   |      0|  0|  13|          13|           2|
    |icmp_ln233_fu_189_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln237_fu_206_p2               |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln238_fu_218_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln244_fu_261_p2               |   icmp   |      0|  0|  13|           8|           9|
    |r_1_fu_308_p2                      |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_518_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_514_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_508_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_466_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_490_p2                 |    or    |      0|  0|   2|           1|           1|
    |r_fu_322_p2                        |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_446_p3             |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_418_p3            |  select  |      0|  0|   2|           1|           1|
    |res_V_V_din                        |  select  |      0|  0|   8|           1|           8|
    |select_ln238_fu_224_p3             |  select  |      0|  0|   8|           1|           1|
    |select_ln340_fu_523_p3             |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_529_p3             |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_360_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_434_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_472_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_460_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_496_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 273|         201|         152|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_V_address0           |  15|          3|    7|         21|
    |acc_V_address1           |  15|          3|    7|         21|
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i2_0_reg_178             |   9|          2|    8|         16|
    |i_0_reg_145              |   9|          2|    8|         16|
    |indvar_flatten_reg_156   |   9|          2|   14|         28|
    |k_0_reg_167              |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 179|         38|   61|        142|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |acc_V_addr_2_reg_561                |   7|   0|    7|          0|
    |acc_V_addr_2_reg_561_pp1_iter1_reg  |   7|   0|    7|          0|
    |and_ln781_reg_597                   |   1|   0|    1|          0|
    |and_ln786_reg_607                   |   1|   0|    1|          0|
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |i2_0_reg_178                        |   8|   0|    8|          0|
    |i_0_reg_145                         |   8|   0|    8|          0|
    |icmp_ln237_reg_552                  |   1|   0|    1|          0|
    |icmp_ln237_reg_552_pp1_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln244_reg_577                  |   1|   0|    1|          0|
    |icmp_ln244_reg_577_pp2_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_156              |  14|   0|   14|          0|
    |k_0_reg_167                         |   8|   0|    8|          0|
    |or_ln340_reg_617                    |   1|   0|    1|          0|
    |out_data_V_1_reg_591                |   8|   0|    8|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_V_1_reg_572                     |   8|   0|    8|          0|
    |underflow_reg_612                   |   1|   0|    1|          0|
    |xor_ln785_1_reg_602                 |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  92|   0|   92|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|ap_done           | out |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|start_out         | out |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|start_write       | out |    1| ap_ctrl_hs | sum1d_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 4, 0, 0>, config4> | return value |
|data_V_V_dout     |  in |    8|   ap_fifo  |                                 data_V_V                                |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                                 data_V_V                                |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                                 data_V_V                                |    pointer   |
|res_V_V_din       | out |    8|   ap_fifo  |                                 res_V_V                                 |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                                 res_V_V                                 |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                                 res_V_V                                 |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

