5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd nested_block2.1.vcd -o nested_block2.1.cdd -v nested_block2.1.v
3 0 $root $root NA 0 0
3 0 main main nested_block2.1.v 1 27
2 1 4 e000e 1 1 4 0 0 b
2 2 4 e000e 1 47 4 1 0 foo.a
2 3 4 90010 1 3a 8 0 2 foo
2 4 4 50005 0 1 400 0 0 a
2 5 4 50010 1 36 f00a 3 4
1 b 3 30005 1 0 0 0 1 1 2
1 a 4 30005 1 0 0 0 1 1 2
4 5 5 5
3 2 main.foo main.foo nested_block2.1.v 16 25
2 6 20 40008 1 3d 31802 0 0 1 2 2 foo_block
2 7 23 a000a 1 1 808 0 0 c
2 8 23 40006 0 1 c00 0 0 foo
2 9 23 4000a 1 37 80a 7 8
1 foo 16 850009 1 0 0 0 1 1 2
1 a 17 800008 1 0 0 0 1 1 2
1 c 18 830006 1 0 0 0 1 1 2
4 9 0 0
4 6 9 9
3 1 main.foo.foo_block main.foo.foo_block nested_block2.1.v 20 22
2 10 21 a000d 1 0 20808 0 0 1 4 1
2 11 21 60006 0 1 c00 0 0 c
2 12 21 6000d 1 37 1180a 10 11
4 12 0 0
