// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_HH_
#define _Conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv_dadd_64ns_64ns_64_5_full_dsp_1.h"
#include "Conv_dmul_64ns_64ns_64_5_max_dsp_1.h"
#include "Conv_input_mat.h"
#include "Conv_kernal_mat.h"
#include "Conv_padded_image.h"

namespace ap_rtl {

struct Conv : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > data_in_TDATA;
    sc_in< sc_logic > data_in_TVALID;
    sc_out< sc_logic > data_in_TREADY;
    sc_in< sc_lv<1> > data_in_TLAST;
    sc_out< sc_lv<64> > data_out_TDATA;
    sc_out< sc_logic > data_out_TVALID;
    sc_in< sc_logic > data_out_TREADY;
    sc_out< sc_lv<1> > data_out_TLAST;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Conv(sc_module_name name);
    SC_HAS_PROCESS(Conv);

    ~Conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Conv_input_mat* input_mat_U;
    Conv_kernal_mat* kernal_mat_U;
    Conv_padded_image* padded_image_U;
    Conv_input_mat* empty_U;
    Conv_dadd_64ns_64ns_64_5_full_dsp_1<1,5,64,64,64>* Conv_dadd_64ns_64ns_64_5_full_dsp_1_U1;
    Conv_dadd_64ns_64ns_64_5_full_dsp_1<1,5,64,64,64>* Conv_dadd_64ns_64ns_64_5_full_dsp_1_U2;
    Conv_dmul_64ns_64ns_64_5_max_dsp_1<1,5,64,64,64>* Conv_dmul_64ns_64ns_64_5_max_dsp_1_U3;
    Conv_dmul_64ns_64ns_64_5_max_dsp_1<1,5,64,64,64>* Conv_dmul_64ns_64ns_64_5_max_dsp_1_U4;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > data_in_V_data_0_data_out;
    sc_signal< sc_logic > data_in_V_data_0_vld_in;
    sc_signal< sc_logic > data_in_V_data_0_vld_out;
    sc_signal< sc_logic > data_in_V_data_0_ack_in;
    sc_signal< sc_logic > data_in_V_data_0_ack_out;
    sc_signal< sc_lv<64> > data_in_V_data_0_payload_A;
    sc_signal< sc_lv<64> > data_in_V_data_0_payload_B;
    sc_signal< sc_logic > data_in_V_data_0_sel_rd;
    sc_signal< sc_logic > data_in_V_data_0_sel_wr;
    sc_signal< sc_logic > data_in_V_data_0_sel;
    sc_signal< sc_logic > data_in_V_data_0_load_A;
    sc_signal< sc_logic > data_in_V_data_0_load_B;
    sc_signal< sc_lv<2> > data_in_V_data_0_state;
    sc_signal< sc_logic > data_in_V_data_0_state_cmp_full;
    sc_signal< sc_logic > data_in_V_last_V_0_vld_in;
    sc_signal< sc_logic > data_in_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > data_in_V_last_V_0_state;
    sc_signal< sc_lv<64> > data_out_V_data_1_data_out;
    sc_signal< sc_logic > data_out_V_data_1_vld_in;
    sc_signal< sc_logic > data_out_V_data_1_vld_out;
    sc_signal< sc_logic > data_out_V_data_1_ack_in;
    sc_signal< sc_logic > data_out_V_data_1_ack_out;
    sc_signal< sc_lv<64> > data_out_V_data_1_payload_A;
    sc_signal< sc_lv<64> > data_out_V_data_1_payload_B;
    sc_signal< sc_logic > data_out_V_data_1_sel_rd;
    sc_signal< sc_logic > data_out_V_data_1_sel_wr;
    sc_signal< sc_logic > data_out_V_data_1_sel;
    sc_signal< sc_logic > data_out_V_data_1_load_A;
    sc_signal< sc_logic > data_out_V_data_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_data_1_state;
    sc_signal< sc_logic > data_out_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_data_out;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_last_V_1_sel;
    sc_signal< sc_logic > data_out_V_last_V_1_load_A;
    sc_signal< sc_logic > data_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_last_V_1_state;
    sc_signal< sc_logic > data_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_logic > data_in_TDATA_blk_n;
    sc_signal< sc_lv<24> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_538_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > exitcond4_fu_655_p2;
    sc_signal< sc_logic > data_out_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<4> > indvar_flatten1_reg_459;
    sc_signal< sc_lv<2> > i_3_reg_470;
    sc_signal< sc_lv<2> > j_3_reg_481;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_544_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<2> > tmp_mid2_v_fu_570_p3;
    sc_signal< sc_lv<2> > j_5_fu_615_p2;
    sc_signal< sc_lv<2> > i_6_fu_627_p2;
    sc_signal< sc_lv<2> > i_6_reg_1288;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > tmp_5_fu_649_p2;
    sc_signal< sc_lv<5> > tmp_5_reg_1293;
    sc_signal< sc_lv<1> > exitcond2_fu_621_p2;
    sc_signal< sc_lv<2> > j_6_fu_661_p2;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<3> > indvarinc_fu_681_p2;
    sc_signal< sc_lv<3> > indvarinc_reg_1306;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > tmp_7_fu_703_p2;
    sc_signal< sc_lv<6> > tmp_7_reg_1311;
    sc_signal< sc_lv<3> > indvarinc1_fu_709_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > i_7_fu_747_p2;
    sc_signal< sc_lv<2> > i_7_reg_1330;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > tmp_16_fu_769_p2;
    sc_signal< sc_lv<5> > tmp_16_reg_1335;
    sc_signal< sc_lv<1> > exitcond5_fu_741_p2;
    sc_signal< sc_lv<5> > tmp_18_fu_791_p2;
    sc_signal< sc_lv<5> > tmp_18_reg_1340;
    sc_signal< sc_lv<2> > j_7_fu_803_p2;
    sc_signal< sc_lv<2> > j_7_reg_1348;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond7_fu_797_p2;
    sc_signal< sc_lv<5> > tmp_40_fu_827_p2;
    sc_signal< sc_lv<5> > tmp_40_reg_1358;
    sc_signal< sc_lv<64> > kernal_mat_q0;
    sc_signal< sc_lv<64> > kernal_mat_load_reg_1363;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > kernal_mat_load_1_reg_1368;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > kernal_mat_q1;
    sc_signal< sc_lv<64> > kernal_mat_load_2_reg_1373;
    sc_signal< sc_lv<64> > kernal_mat_load_3_reg_1378;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > kernal_mat_load_4_reg_1383;
    sc_signal< sc_lv<64> > kernal_mat_load_5_reg_1388;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > kernal_mat_load_6_reg_1393;
    sc_signal< sc_lv<64> > kernal_mat_load_7_reg_1398;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > kernal_mat_load_8_reg_1403;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_864_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state65_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter11;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1408_pp0_iter10_reg;
    sc_signal< sc_lv<4> > indvar_flatten_next1_fu_870_p2;
    sc_signal< sc_lv<4> > indvar_flatten_next1_reg_1412;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > j_3_mid2_fu_882_p3;
    sc_signal< sc_lv<2> > j_3_mid2_reg_1417;
    sc_signal< sc_lv<2> > tmp_9_mid2_fu_890_p3;
    sc_signal< sc_lv<2> > tmp_9_mid2_reg_1422;
    sc_signal< sc_lv<6> > tmp_25_fu_914_p2;
    sc_signal< sc_lv<6> > tmp_25_reg_1428;
    sc_signal< sc_lv<2> > tmp_21_1_mid2_fu_956_p3;
    sc_signal< sc_lv<2> > tmp_21_1_mid2_reg_1433;
    sc_signal< sc_lv<6> > tmp_16_cast1_fu_964_p1;
    sc_signal< sc_lv<6> > tmp_16_cast1_reg_1439;
    sc_signal< sc_lv<5> > p_sum1_fu_983_p2;
    sc_signal< sc_lv<5> > p_sum1_reg_1450;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter1_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter2_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter3_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter4_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter5_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter6_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter7_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter8_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter9_reg;
    sc_signal< sc_lv<5> > p_sum1_reg_1450_pp0_iter10_reg;
    sc_signal< sc_lv<2> > j_9_fu_989_p2;
    sc_signal< sc_lv<2> > j_9_reg_1455;
    sc_signal< sc_lv<6> > tmp_25_0_1_cast_fu_995_p1;
    sc_signal< sc_lv<6> > tmp_25_0_1_cast_reg_1460;
    sc_signal< sc_lv<6> > tmp_27_fu_1024_p2;
    sc_signal< sc_lv<6> > tmp_27_reg_1471;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state41_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state46_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state51_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state56_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state61_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state66_pp0_stage1_iter10;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<64> > padded_image_q0;
    sc_signal< sc_lv<64> > padded_image_load_reg_1482;
    sc_signal< sc_lv<64> > padded_image_q1;
    sc_signal< sc_lv<64> > padded_image_load_1_reg_1487;
    sc_signal< sc_lv<6> > tmp_25_0_2_cast_fu_1049_p1;
    sc_signal< sc_lv<6> > tmp_25_0_2_cast_reg_1492;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state27_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state42_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state47_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state52_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state57_pp0_stage2_iter8;
    sc_signal< bool > ap_block_state62_pp0_stage2_iter9;
    sc_signal< bool > ap_block_state67_pp0_stage2_iter10;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<64> > padded_image_load_2_reg_1513;
    sc_signal< sc_lv<64> > padded_image_load_3_reg_1518;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state18_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state28_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state38_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state43_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state48_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state53_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state58_pp0_stage3_iter8;
    sc_signal< bool > ap_block_state63_pp0_stage3_iter9;
    sc_signal< bool > ap_block_state68_pp0_stage3_iter10;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<6> > tmp_38_fu_1132_p2;
    sc_signal< sc_lv<6> > tmp_38_reg_1533;
    sc_signal< sc_lv<64> > padded_image_load_4_reg_1538;
    sc_signal< sc_lv<64> > padded_image_load_5_reg_1543;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state19_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state29_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state34_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state39_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state44_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state49_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state54_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state59_pp0_stage4_iter8;
    sc_signal< bool > ap_block_state64_pp0_stage4_iter9;
    sc_signal< bool > ap_block_state69_pp0_stage4_iter10;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<64> > padded_image_load_6_reg_1553;
    sc_signal< sc_lv<64> > padded_image_load_7_reg_1558;
    sc_signal< sc_lv<64> > padded_image_load_8_reg_1563;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<64> > grp_fu_524_p2;
    sc_signal< sc_lv<64> > tmp_23_reg_1568;
    sc_signal< sc_lv<64> > grp_fu_528_p2;
    sc_signal< sc_lv<64> > tmp_27_0_1_reg_1573;
    sc_signal< sc_lv<64> > tmp_27_0_1_reg_1573_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_0_2_reg_1578;
    sc_signal< sc_lv<64> > tmp_27_0_2_reg_1578_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_0_2_reg_1578_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_1_reg_1583;
    sc_signal< sc_lv<64> > tmp_27_1_reg_1583_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_1_reg_1583_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_1_reg_1583_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_1_1_reg_1588;
    sc_signal< sc_lv<64> > tmp_27_1_1_reg_1588_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_1_1_reg_1588_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_1_1_reg_1588_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_1_1_reg_1588_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_27_1_2_reg_1593;
    sc_signal< sc_lv<64> > tmp_27_1_2_reg_1593_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_1_2_reg_1593_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_1_2_reg_1593_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_1_2_reg_1593_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_27_1_2_reg_1593_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_27_2_reg_1598_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp_27_2_1_reg_1603_pp0_iter8_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter8_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter9_reg;
    sc_signal< sc_lv<64> > tmp_27_2_2_reg_1608_pp0_iter10_reg;
    sc_signal< sc_lv<64> > grp_fu_514_p2;
    sc_signal< sc_lv<64> > tmp_24_reg_1613;
    sc_signal< sc_lv<64> > grp_fu_519_p2;
    sc_signal< sc_lv<64> > tmp_28_0_1_reg_1618;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > tmp_28_0_2_reg_1623;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<64> > tmp_28_1_reg_1628;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<64> > tmp_28_1_1_reg_1633;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<64> > tmp_28_1_2_reg_1638;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<64> > tmp_28_2_reg_1643;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<64> > tmp_28_2_1_reg_1648;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<2> > i_9_fu_1151_p2;
    sc_signal< sc_lv<2> > i_9_reg_1656;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< bool > ap_block_state72;
    sc_signal< sc_lv<5> > tmp_14_fu_1173_p2;
    sc_signal< sc_lv<5> > tmp_14_reg_1661;
    sc_signal< sc_lv<1> > exitcond8_fu_1145_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_1179_p2;
    sc_signal< sc_lv<1> > tmp_15_reg_1666;
    sc_signal< sc_lv<2> > j_8_fu_1191_p2;
    sc_signal< sc_lv<2> > j_8_reg_1674;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<1> > exitcond_fu_1185_p2;
    sc_signal< sc_lv<1> > tmp_last_V_fu_1217_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_1684;
    sc_signal< sc_lv<64> > empty_q0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state15;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<4> > input_mat_address0;
    sc_signal< sc_logic > input_mat_ce0;
    sc_signal< sc_logic > input_mat_we0;
    sc_signal< sc_lv<64> > input_mat_q0;
    sc_signal< sc_lv<4> > kernal_mat_address0;
    sc_signal< sc_logic > kernal_mat_ce0;
    sc_signal< sc_logic > kernal_mat_we0;
    sc_signal< sc_lv<4> > kernal_mat_address1;
    sc_signal< sc_logic > kernal_mat_ce1;
    sc_signal< sc_lv<5> > padded_image_address0;
    sc_signal< sc_logic > padded_image_ce0;
    sc_signal< sc_logic > padded_image_we0;
    sc_signal< sc_lv<64> > padded_image_d0;
    sc_signal< sc_lv<5> > padded_image_address1;
    sc_signal< sc_logic > padded_image_ce1;
    sc_signal< sc_lv<4> > empty_address0;
    sc_signal< sc_logic > empty_ce0;
    sc_signal< sc_logic > empty_we0;
    sc_signal< sc_lv<4> > indvar_flatten_reg_359;
    sc_signal< sc_lv<2> > i_reg_370;
    sc_signal< sc_lv<2> > j_reg_381;
    sc_signal< sc_lv<2> > i_1_reg_392;
    sc_signal< sc_lv<2> > j_1_reg_403;
    sc_signal< sc_lv<3> > invdar_reg_414;
    sc_signal< sc_lv<1> > tmp_8_fu_729_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_735_p2;
    sc_signal< sc_lv<3> > invdar1_reg_426;
    sc_signal< sc_lv<2> > i_2_reg_437;
    sc_signal< sc_lv<2> > j_2_reg_448;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten1_phi_fu_463_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_i_3_phi_fu_474_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_j_3_phi_fu_485_p4;
    sc_signal< sc_lv<2> > i_4_reg_492;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<2> > j_4_reg_503;
    sc_signal< sc_lv<64> > tmp_20_cast_fu_610_p1;
    sc_signal< sc_lv<64> > tmp_30_cast_fu_676_p1;
    sc_signal< sc_lv<64> > tmp_29_cast_fu_724_p1;
    sc_signal< sc_lv<64> > tmp_50_cast_fu_818_p1;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_832_p1;
    sc_signal< sc_lv<64> > tmp_41_cast_fu_974_p1;
    sc_signal< sc_lv<64> > tmp_44_cast_fu_1005_p1;
    sc_signal< sc_lv<64> > tmp_42_cast_fu_1038_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_47_cast_fu_1058_p1;
    sc_signal< sc_lv<64> > tmp_45_cast_fu_1067_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_48_cast_fu_1076_p1;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_1117_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_46_cast_fu_1127_p1;
    sc_signal< sc_lv<64> > tmp_49_cast_fu_1137_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > p_sum1_cast_fu_1141_p1;
    sc_signal< sc_lv<64> > p_sum_cast_fu_1206_p1;
    sc_signal< sc_lv<64> > grp_fu_514_p0;
    sc_signal< sc_lv<64> > grp_fu_514_p1;
    sc_signal< sc_lv<64> > grp_fu_519_p0;
    sc_signal< sc_lv<64> > grp_fu_519_p1;
    sc_signal< sc_lv<64> > grp_fu_524_p0;
    sc_signal< sc_lv<64> > grp_fu_524_p1;
    sc_signal< sc_lv<64> > grp_fu_528_p0;
    sc_signal< sc_lv<64> > grp_fu_528_p1;
    sc_signal< sc_lv<1> > exitcond1_fu_556_p2;
    sc_signal< sc_lv<2> > i_5_fu_550_p2;
    sc_signal< sc_lv<4> > tmp_fu_582_p3;
    sc_signal< sc_lv<5> > p_shl2_cast_fu_590_p1;
    sc_signal< sc_lv<5> > tmp_mid2_cast_fu_578_p1;
    sc_signal< sc_lv<2> > j_mid2_fu_562_p3;
    sc_signal< sc_lv<5> > tmp_s_fu_594_p2;
    sc_signal< sc_lv<5> > tmp_4_cast_fu_600_p1;
    sc_signal< sc_lv<5> > tmp_1_fu_604_p2;
    sc_signal< sc_lv<4> > tmp_4_fu_637_p3;
    sc_signal< sc_lv<5> > p_shl3_cast_fu_645_p1;
    sc_signal< sc_lv<5> > tmp_1_cast_fu_633_p1;
    sc_signal< sc_lv<5> > tmp_cast_fu_667_p1;
    sc_signal< sc_lv<5> > tmp_11_fu_671_p2;
    sc_signal< sc_lv<5> > tmp_6_fu_691_p3;
    sc_signal< sc_lv<6> > p_shl4_cast_fu_699_p1;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_687_p1;
    sc_signal< sc_lv<6> > tmp_7_cast_fu_715_p1;
    sc_signal< sc_lv<6> > tmp_9_fu_719_p2;
    sc_signal< sc_lv<4> > tmp_13_fu_757_p3;
    sc_signal< sc_lv<5> > p_shl5_cast_fu_765_p1;
    sc_signal< sc_lv<5> > tmp_3_cast_fu_753_p1;
    sc_signal< sc_lv<4> > tmp_17_fu_779_p3;
    sc_signal< sc_lv<5> > tmp_5_cast_fu_775_p1;
    sc_signal< sc_lv<5> > p_shl6_cast_fu_787_p1;
    sc_signal< sc_lv<5> > tmp_11_cast_fu_809_p1;
    sc_signal< sc_lv<5> > tmp_39_fu_813_p2;
    sc_signal< sc_lv<5> > tmp_12_cast_fu_823_p1;
    sc_signal< sc_lv<4> > p_shl_fu_840_p3;
    sc_signal< sc_lv<5> > p_shl_cast_fu_848_p1;
    sc_signal< sc_lv<5> > tmp_9_cast5_fu_836_p1;
    sc_signal< sc_lv<1> > exitcond3_fu_876_p2;
    sc_signal< sc_lv<2> > i_8_fu_858_p2;
    sc_signal< sc_lv<4> > tmp_20_fu_902_p3;
    sc_signal< sc_lv<6> > p_shl7_cast_fu_910_p1;
    sc_signal< sc_lv<6> > tmp_9_mid2_cast_fu_898_p1;
    sc_signal< sc_lv<4> > p_shl_mid1_fu_924_p3;
    sc_signal< sc_lv<5> > p_shl_cast_mid1_fu_932_p1;
    sc_signal< sc_lv<5> > tmp_9_cast5_mid1_fu_920_p1;
    sc_signal< sc_lv<5> > tmp_10_mid1_fu_936_p2;
    sc_signal< sc_lv<5> > tmp_10_fu_852_p2;
    sc_signal< sc_lv<2> > i_8_mid1_fu_950_p2;
    sc_signal< sc_lv<6> > tmp_30_fu_968_p2;
    sc_signal< sc_lv<5> > tmp_10_mid2_fu_942_p3;
    sc_signal< sc_lv<5> > tmp_16_cast_fu_979_p1;
    sc_signal< sc_lv<6> > tmp_33_fu_999_p2;
    sc_signal< sc_lv<4> > tmp_26_fu_1013_p3;
    sc_signal< sc_lv<6> > p_shl8_cast_fu_1020_p1;
    sc_signal< sc_lv<6> > tmp_21_1_mid2_cast_fu_1010_p1;
    sc_signal< sc_lv<6> > tmp_31_fu_1033_p2;
    sc_signal< sc_lv<3> > j_3_cast_fu_1030_p1;
    sc_signal< sc_lv<3> > tmp_24_0_2_fu_1043_p2;
    sc_signal< sc_lv<6> > tmp_36_fu_1053_p2;
    sc_signal< sc_lv<6> > tmp_34_fu_1063_p2;
    sc_signal< sc_lv<6> > tmp_37_fu_1072_p2;
    sc_signal< sc_lv<3> > tmp_21_2_mid2_v_v_fu_1081_p1;
    sc_signal< sc_lv<3> > tmp_21_2_mid2_v_fu_1084_p2;
    sc_signal< sc_lv<5> > tmp_28_fu_1094_p3;
    sc_signal< sc_lv<6> > p_shl9_cast_fu_1102_p1;
    sc_signal< sc_lv<6> > tmp_21_2_mid2_cast_fu_1090_p1;
    sc_signal< sc_lv<6> > tmp_29_fu_1106_p2;
    sc_signal< sc_lv<6> > tmp_32_fu_1112_p2;
    sc_signal< sc_lv<6> > tmp_35_fu_1122_p2;
    sc_signal< sc_lv<4> > p_shl1_fu_1161_p3;
    sc_signal< sc_lv<5> > p_shl1_cast_fu_1169_p1;
    sc_signal< sc_lv<5> > tmp_13_cast2_fu_1157_p1;
    sc_signal< sc_lv<5> > tmp_18_cast_fu_1197_p1;
    sc_signal< sc_lv<5> > p_sum_fu_1201_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1211_p2;
    sc_signal< sc_lv<24> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_ST_fsm_state1;
    static const sc_lv<24> ap_ST_fsm_state2;
    static const sc_lv<24> ap_ST_fsm_state3;
    static const sc_lv<24> ap_ST_fsm_state4;
    static const sc_lv<24> ap_ST_fsm_state5;
    static const sc_lv<24> ap_ST_fsm_state6;
    static const sc_lv<24> ap_ST_fsm_state7;
    static const sc_lv<24> ap_ST_fsm_state8;
    static const sc_lv<24> ap_ST_fsm_state9;
    static const sc_lv<24> ap_ST_fsm_state10;
    static const sc_lv<24> ap_ST_fsm_state11;
    static const sc_lv<24> ap_ST_fsm_state12;
    static const sc_lv<24> ap_ST_fsm_state13;
    static const sc_lv<24> ap_ST_fsm_state14;
    static const sc_lv<24> ap_ST_fsm_pp0_stage0;
    static const sc_lv<24> ap_ST_fsm_pp0_stage1;
    static const sc_lv<24> ap_ST_fsm_pp0_stage2;
    static const sc_lv<24> ap_ST_fsm_pp0_stage3;
    static const sc_lv<24> ap_ST_fsm_pp0_stage4;
    static const sc_lv<24> ap_ST_fsm_state71;
    static const sc_lv<24> ap_ST_fsm_state72;
    static const sc_lv<24> ap_ST_fsm_state73;
    static const sc_lv<24> ap_ST_fsm_state74;
    static const sc_lv<24> ap_ST_fsm_state75;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state15_pp0_stage0_iter0();
    void thread_ap_block_state16_pp0_stage1_iter0();
    void thread_ap_block_state17_pp0_stage2_iter0();
    void thread_ap_block_state18_pp0_stage3_iter0();
    void thread_ap_block_state19_pp0_stage4_iter0();
    void thread_ap_block_state2();
    void thread_ap_block_state20_pp0_stage0_iter1();
    void thread_ap_block_state21_pp0_stage1_iter1();
    void thread_ap_block_state22_pp0_stage2_iter1();
    void thread_ap_block_state23_pp0_stage3_iter1();
    void thread_ap_block_state24_pp0_stage4_iter1();
    void thread_ap_block_state25_pp0_stage0_iter2();
    void thread_ap_block_state26_pp0_stage1_iter2();
    void thread_ap_block_state27_pp0_stage2_iter2();
    void thread_ap_block_state28_pp0_stage3_iter2();
    void thread_ap_block_state29_pp0_stage4_iter2();
    void thread_ap_block_state30_pp0_stage0_iter3();
    void thread_ap_block_state31_pp0_stage1_iter3();
    void thread_ap_block_state32_pp0_stage2_iter3();
    void thread_ap_block_state33_pp0_stage3_iter3();
    void thread_ap_block_state34_pp0_stage4_iter3();
    void thread_ap_block_state35_pp0_stage0_iter4();
    void thread_ap_block_state36_pp0_stage1_iter4();
    void thread_ap_block_state37_pp0_stage2_iter4();
    void thread_ap_block_state38_pp0_stage3_iter4();
    void thread_ap_block_state39_pp0_stage4_iter4();
    void thread_ap_block_state4();
    void thread_ap_block_state40_pp0_stage0_iter5();
    void thread_ap_block_state41_pp0_stage1_iter5();
    void thread_ap_block_state42_pp0_stage2_iter5();
    void thread_ap_block_state43_pp0_stage3_iter5();
    void thread_ap_block_state44_pp0_stage4_iter5();
    void thread_ap_block_state45_pp0_stage0_iter6();
    void thread_ap_block_state46_pp0_stage1_iter6();
    void thread_ap_block_state47_pp0_stage2_iter6();
    void thread_ap_block_state48_pp0_stage3_iter6();
    void thread_ap_block_state49_pp0_stage4_iter6();
    void thread_ap_block_state50_pp0_stage0_iter7();
    void thread_ap_block_state51_pp0_stage1_iter7();
    void thread_ap_block_state52_pp0_stage2_iter7();
    void thread_ap_block_state53_pp0_stage3_iter7();
    void thread_ap_block_state54_pp0_stage4_iter7();
    void thread_ap_block_state55_pp0_stage0_iter8();
    void thread_ap_block_state56_pp0_stage1_iter8();
    void thread_ap_block_state57_pp0_stage2_iter8();
    void thread_ap_block_state58_pp0_stage3_iter8();
    void thread_ap_block_state59_pp0_stage4_iter8();
    void thread_ap_block_state60_pp0_stage0_iter9();
    void thread_ap_block_state61_pp0_stage1_iter9();
    void thread_ap_block_state62_pp0_stage2_iter9();
    void thread_ap_block_state63_pp0_stage3_iter9();
    void thread_ap_block_state64_pp0_stage4_iter9();
    void thread_ap_block_state65_pp0_stage0_iter10();
    void thread_ap_block_state66_pp0_stage1_iter10();
    void thread_ap_block_state67_pp0_stage2_iter10();
    void thread_ap_block_state68_pp0_stage3_iter10();
    void thread_ap_block_state69_pp0_stage4_iter10();
    void thread_ap_block_state70_pp0_stage0_iter11();
    void thread_ap_block_state72();
    void thread_ap_condition_pp0_exit_iter0_state15();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_3_phi_fu_474_p4();
    void thread_ap_phi_mux_indvar_flatten1_phi_fu_463_p4();
    void thread_ap_phi_mux_j_3_phi_fu_485_p4();
    void thread_ap_rst_n_inv();
    void thread_data_in_TDATA_blk_n();
    void thread_data_in_TREADY();
    void thread_data_in_V_data_0_ack_in();
    void thread_data_in_V_data_0_ack_out();
    void thread_data_in_V_data_0_data_out();
    void thread_data_in_V_data_0_load_A();
    void thread_data_in_V_data_0_load_B();
    void thread_data_in_V_data_0_sel();
    void thread_data_in_V_data_0_state_cmp_full();
    void thread_data_in_V_data_0_vld_in();
    void thread_data_in_V_data_0_vld_out();
    void thread_data_in_V_last_V_0_ack_out();
    void thread_data_in_V_last_V_0_vld_in();
    void thread_data_out_TDATA();
    void thread_data_out_TDATA_blk_n();
    void thread_data_out_TLAST();
    void thread_data_out_TVALID();
    void thread_data_out_V_data_1_ack_in();
    void thread_data_out_V_data_1_ack_out();
    void thread_data_out_V_data_1_data_out();
    void thread_data_out_V_data_1_load_A();
    void thread_data_out_V_data_1_load_B();
    void thread_data_out_V_data_1_sel();
    void thread_data_out_V_data_1_state_cmp_full();
    void thread_data_out_V_data_1_vld_in();
    void thread_data_out_V_data_1_vld_out();
    void thread_data_out_V_last_V_1_ack_in();
    void thread_data_out_V_last_V_1_ack_out();
    void thread_data_out_V_last_V_1_data_out();
    void thread_data_out_V_last_V_1_load_A();
    void thread_data_out_V_last_V_1_load_B();
    void thread_data_out_V_last_V_1_sel();
    void thread_data_out_V_last_V_1_state_cmp_full();
    void thread_data_out_V_last_V_1_vld_in();
    void thread_data_out_V_last_V_1_vld_out();
    void thread_empty_address0();
    void thread_empty_ce0();
    void thread_empty_we0();
    void thread_exitcond1_fu_556_p2();
    void thread_exitcond2_fu_621_p2();
    void thread_exitcond3_fu_876_p2();
    void thread_exitcond4_fu_655_p2();
    void thread_exitcond5_fu_741_p2();
    void thread_exitcond7_fu_797_p2();
    void thread_exitcond8_fu_1145_p2();
    void thread_exitcond_flatten1_fu_864_p2();
    void thread_exitcond_flatten_fu_538_p2();
    void thread_exitcond_fu_1185_p2();
    void thread_grp_fu_514_p0();
    void thread_grp_fu_514_p1();
    void thread_grp_fu_519_p0();
    void thread_grp_fu_519_p1();
    void thread_grp_fu_524_p0();
    void thread_grp_fu_524_p1();
    void thread_grp_fu_528_p0();
    void thread_grp_fu_528_p1();
    void thread_i_5_fu_550_p2();
    void thread_i_6_fu_627_p2();
    void thread_i_7_fu_747_p2();
    void thread_i_8_fu_858_p2();
    void thread_i_8_mid1_fu_950_p2();
    void thread_i_9_fu_1151_p2();
    void thread_indvar_flatten_next1_fu_870_p2();
    void thread_indvar_flatten_next_fu_544_p2();
    void thread_indvarinc1_fu_709_p2();
    void thread_indvarinc_fu_681_p2();
    void thread_input_mat_address0();
    void thread_input_mat_ce0();
    void thread_input_mat_we0();
    void thread_j_3_cast_fu_1030_p1();
    void thread_j_3_mid2_fu_882_p3();
    void thread_j_5_fu_615_p2();
    void thread_j_6_fu_661_p2();
    void thread_j_7_fu_803_p2();
    void thread_j_8_fu_1191_p2();
    void thread_j_9_fu_989_p2();
    void thread_j_mid2_fu_562_p3();
    void thread_kernal_mat_address0();
    void thread_kernal_mat_address1();
    void thread_kernal_mat_ce0();
    void thread_kernal_mat_ce1();
    void thread_kernal_mat_we0();
    void thread_p_shl1_cast_fu_1169_p1();
    void thread_p_shl1_fu_1161_p3();
    void thread_p_shl2_cast_fu_590_p1();
    void thread_p_shl3_cast_fu_645_p1();
    void thread_p_shl4_cast_fu_699_p1();
    void thread_p_shl5_cast_fu_765_p1();
    void thread_p_shl6_cast_fu_787_p1();
    void thread_p_shl7_cast_fu_910_p1();
    void thread_p_shl8_cast_fu_1020_p1();
    void thread_p_shl9_cast_fu_1102_p1();
    void thread_p_shl_cast_fu_848_p1();
    void thread_p_shl_cast_mid1_fu_932_p1();
    void thread_p_shl_fu_840_p3();
    void thread_p_shl_mid1_fu_924_p3();
    void thread_p_sum1_cast_fu_1141_p1();
    void thread_p_sum1_fu_983_p2();
    void thread_p_sum_cast_fu_1206_p1();
    void thread_p_sum_fu_1201_p2();
    void thread_padded_image_address0();
    void thread_padded_image_address1();
    void thread_padded_image_ce0();
    void thread_padded_image_ce1();
    void thread_padded_image_d0();
    void thread_padded_image_we0();
    void thread_tmp_10_fu_852_p2();
    void thread_tmp_10_mid1_fu_936_p2();
    void thread_tmp_10_mid2_fu_942_p3();
    void thread_tmp_11_cast_fu_809_p1();
    void thread_tmp_11_fu_671_p2();
    void thread_tmp_12_cast_fu_823_p1();
    void thread_tmp_13_cast2_fu_1157_p1();
    void thread_tmp_13_fu_757_p3();
    void thread_tmp_14_fu_1173_p2();
    void thread_tmp_15_fu_1179_p2();
    void thread_tmp_16_cast1_fu_964_p1();
    void thread_tmp_16_cast_fu_979_p1();
    void thread_tmp_16_fu_769_p2();
    void thread_tmp_17_fu_779_p3();
    void thread_tmp_18_cast_fu_1197_p1();
    void thread_tmp_18_fu_791_p2();
    void thread_tmp_19_fu_1211_p2();
    void thread_tmp_1_cast_fu_633_p1();
    void thread_tmp_1_fu_604_p2();
    void thread_tmp_20_cast_fu_610_p1();
    void thread_tmp_20_fu_902_p3();
    void thread_tmp_21_1_mid2_cast_fu_1010_p1();
    void thread_tmp_21_1_mid2_fu_956_p3();
    void thread_tmp_21_2_mid2_cast_fu_1090_p1();
    void thread_tmp_21_2_mid2_v_fu_1084_p2();
    void thread_tmp_21_2_mid2_v_v_fu_1081_p1();
    void thread_tmp_24_0_2_fu_1043_p2();
    void thread_tmp_25_0_1_cast_fu_995_p1();
    void thread_tmp_25_0_2_cast_fu_1049_p1();
    void thread_tmp_25_fu_914_p2();
    void thread_tmp_26_fu_1013_p3();
    void thread_tmp_27_fu_1024_p2();
    void thread_tmp_28_fu_1094_p3();
    void thread_tmp_29_cast_fu_724_p1();
    void thread_tmp_29_fu_1106_p2();
    void thread_tmp_2_fu_735_p2();
    void thread_tmp_30_cast_fu_676_p1();
    void thread_tmp_30_fu_968_p2();
    void thread_tmp_31_fu_1033_p2();
    void thread_tmp_32_fu_1112_p2();
    void thread_tmp_33_fu_999_p2();
    void thread_tmp_34_fu_1063_p2();
    void thread_tmp_35_fu_1122_p2();
    void thread_tmp_36_fu_1053_p2();
    void thread_tmp_37_fu_1072_p2();
    void thread_tmp_38_fu_1132_p2();
    void thread_tmp_39_fu_813_p2();
    void thread_tmp_3_cast_fu_753_p1();
    void thread_tmp_40_fu_827_p2();
    void thread_tmp_41_cast_fu_974_p1();
    void thread_tmp_42_cast_fu_1038_p1();
    void thread_tmp_43_cast_fu_1117_p1();
    void thread_tmp_44_cast_fu_1005_p1();
    void thread_tmp_45_cast_fu_1067_p1();
    void thread_tmp_46_cast_fu_1127_p1();
    void thread_tmp_47_cast_fu_1058_p1();
    void thread_tmp_48_cast_fu_1076_p1();
    void thread_tmp_49_cast_fu_1137_p1();
    void thread_tmp_4_cast_fu_600_p1();
    void thread_tmp_4_fu_637_p3();
    void thread_tmp_50_cast_fu_818_p1();
    void thread_tmp_51_cast_fu_832_p1();
    void thread_tmp_5_cast_fu_775_p1();
    void thread_tmp_5_fu_649_p2();
    void thread_tmp_6_cast_fu_687_p1();
    void thread_tmp_6_fu_691_p3();
    void thread_tmp_7_cast_fu_715_p1();
    void thread_tmp_7_fu_703_p2();
    void thread_tmp_8_fu_729_p2();
    void thread_tmp_9_cast5_fu_836_p1();
    void thread_tmp_9_cast5_mid1_fu_920_p1();
    void thread_tmp_9_fu_719_p2();
    void thread_tmp_9_mid2_cast_fu_898_p1();
    void thread_tmp_9_mid2_fu_890_p3();
    void thread_tmp_cast_fu_667_p1();
    void thread_tmp_fu_582_p3();
    void thread_tmp_last_V_fu_1217_p2();
    void thread_tmp_mid2_cast_fu_578_p1();
    void thread_tmp_mid2_v_fu_570_p3();
    void thread_tmp_s_fu_594_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
