// Seed: 729840864
module module_0 #(
    parameter id_10 = 32'd61,
    parameter id_5  = 32'd17,
    parameter id_6  = 32'd74,
    parameter id_8  = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  assign id_4 = id_2;
  parameter id_6 = 1;
  assign id_4 = id_6 ? 1'b0 : id_6;
  assign id_4 = id_3 == (-1);
  logic id_7 = -1;
  wire [1 : id_5] _id_8[id_6 : 1];
  assign id_7 = id_5;
  uwire [1 : id_8] id_9;
  wire _id_10;
  wire [id_10 : -1] id_11, id_12;
  assign id_9  = 1'b0;
  assign id_11 = id_9;
  logic id_13;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_7 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4[id_4 : 1],
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10[id_7 : id_7]
);
  input logic [7:0] id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1
  );
  input wire id_5;
  inout logic [7:0] _id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
