verilog xil_defaultlib --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/ec67/hdl" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/d5d3/hdl/verilog" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/e0a2/hdl" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/571c/hdl/verilog" \
"../../../bd/bram_test/ip/bram_test_processing_system7_0_0/sim/bram_test_processing_system7_0_0.v" \
"../../../bd/bram_test/ip/bram_test_blk_mem_gen_0_0/sim/bram_test_blk_mem_gen_0_0.v" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/sim/bd_d660.v" \

sv xil_defaultlib --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/ec67/hdl" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/d5d3/hdl/verilog" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/e0a2/hdl" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/571c/hdl/verilog" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_10/sim/bd_d660_s00a2s_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_16/sim/bd_d660_m00s2a_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_23/sim/bd_d660_m01s2a_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_30/sim/bd_d660_m02s2a_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_37/sim/bd_d660_m03s2a_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_43/sim/bd_d660_m03e_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_38/sim/bd_d660_m03arn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_39/sim/bd_d660_m03rn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_40/sim/bd_d660_m03awn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_41/sim/bd_d660_m03wn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_42/sim/bd_d660_m03bn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_36/sim/bd_d660_m02e_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_31/sim/bd_d660_m02arn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_32/sim/bd_d660_m02rn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_33/sim/bd_d660_m02awn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_34/sim/bd_d660_m02wn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_35/sim/bd_d660_m02bn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_29/sim/bd_d660_m01e_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_24/sim/bd_d660_m01arn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_25/sim/bd_d660_m01rn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_26/sim/bd_d660_m01awn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_27/sim/bd_d660_m01wn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_28/sim/bd_d660_m01bn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_22/sim/bd_d660_m00e_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_17/sim/bd_d660_m00arn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_18/sim/bd_d660_m00rn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_19/sim/bd_d660_m00awn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_20/sim/bd_d660_m00wn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_21/sim/bd_d660_m00bn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_11/sim/bd_d660_sarn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_12/sim/bd_d660_srn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_13/sim/bd_d660_sawn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_14/sim/bd_d660_swn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_15/sim/bd_d660_sbn_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_7/sim/bd_d660_s00mmu_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_8/sim/bd_d660_s00tr_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_9/sim/bd_d660_s00sic_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_2/sim/bd_d660_arsw_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_3/sim/bd_d660_rsw_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_4/sim/bd_d660_awsw_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_5/sim/bd_d660_wsw_0.sv" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_6/sim/bd_d660_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/ec67/hdl" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/d5d3/hdl/verilog" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/e0a2/hdl" --include "../../../../lab1.srcs/sources_1/bd/bram_test/ipshared/571c/hdl/verilog" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_0/sim/bd_d660_one_0.v" \
"../../../bd/bram_test/ip/bram_test_axi_smc_0/sim/bram_test_axi_smc_0.v" \
"../../../bd/bram_test/sim/bram_test.v" \
"../../../bd/bram_test/ipshared/7564/hdl/LFSR_beta_v1_0_S00_AXI.v" \
"../../../bd/bram_test/ipshared/7564/hdl/LFSR_beta_v1_0.v" \
"../../../bd/bram_test/ip/bram_test_LFSR_beta_0_0/sim/bram_test_LFSR_beta_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
