0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sim_1/new/PAR2SER_sim.vhd,1585670588,vhdl,,,,par2ser_sim,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sim_1/new/TB_AD_Gensimu.vhd,1587207000,vhdl,,,,tb_ad_gensimu,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sim_1/new/and_testbench.vhd,1585660120,vhdl,,,,and_testbench,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC_Sim.vhd,1587207010,vhdl,,,,ad_gensimu,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/PAR2SER.vhd,1585670376,vhdl,,,,par2ser,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/SER2PAR.vhd,1585719096,vhdl,,,,ser2par,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/main.vhd,1585660173,vhdl,,,,a_component,,,,,,,,
C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/n_bit_register.vhd,1585719017,vhdl,,,,n_bit_register,,,,,,,,
