

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_55_1'
================================================================
* Date:           Tue Oct 29 09:34:14 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../accelerator.cpp:55]   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_promoted151 = alloca i32 1"   --->   Operation 6 'alloca' 'bias_1_local_idx96_promoted151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_promoted153 = alloca i32 1"   --->   Operation 7 'alloca' 'bias_1_local_idx97_promoted153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_promoted155 = alloca i32 1"   --->   Operation 8 'alloca' 'bias_2_local_idx89_promoted155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_promoted157 = alloca i32 1"   --->   Operation 9 'alloca' 'bias_2_local_idx90_promoted157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local = alloca i32 1"   --->   Operation 10 'alloca' 'w1_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_1 = alloca i32 1"   --->   Operation 11 'alloca' 'w1_local_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w2_local = alloca i32 1"   --->   Operation 12 'alloca' 'w2_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w2_local_1 = alloca i32 1"   --->   Operation 13 'alloca' 'w2_local_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w1_local_2 = alloca i32 1"   --->   Operation 14 'alloca' 'w1_local_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w1_local_3 = alloca i32 1"   --->   Operation 15 'alloca' 'w1_local_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w2_local_2 = alloca i32 1"   --->   Operation 16 'alloca' 'w2_local_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_local_3 = alloca i32 1"   --->   Operation 17 'alloca' 'w2_local_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_2, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_1, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w2_0_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_0_load_1"   --->   Operation 22 'read' 'w2_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w2_1_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_1_load_1"   --->   Operation 23 'read' 'w2_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_0_load"   --->   Operation 24 'read' 'w2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_1_load"   --->   Operation 25 'read' 'w2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w1_0_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_0_load_1"   --->   Operation 26 'read' 'w1_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w1_1_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_1_load_1"   --->   Operation 27 'read' 'w1_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_0_load"   --->   Operation 28 'read' 'w1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_1_load"   --->   Operation 29 'read' 'w1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_3"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w2_local"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %bias_2_local_idx90_promoted157"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %bias_2_local_idx89_promoted155"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %bias_1_local_idx97_promoted153"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %bias_1_local_idx96_promoted151"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln55 = store i2 0, i2 %n" [../accelerator.cpp:55]   --->   Operation 42 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_58_2"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%n_1 = load i2 %n" [../accelerator.cpp:55]   --->   Operation 44 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%icmp_ln55 = icmp_eq  i2 %n_1, i2 2" [../accelerator.cpp:55]   --->   Operation 45 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%add_ln55 = add i2 %n_1, i2 1" [../accelerator.cpp:55]   --->   Operation 46 'add' 'add_ln55' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_58_2.split, void %VITIS_LOOP_73_3.exitStub" [../accelerator.cpp:55]   --->   Operation 47 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%w1_local_load_1 = load i16 %w1_local" [../accelerator.cpp:56]   --->   Operation 48 'load' 'w1_local_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w1_local_1_load_1 = load i16 %w1_local_1" [../accelerator.cpp:56]   --->   Operation 49 'load' 'w1_local_1_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%w2_local_load_1 = load i16 %w2_local" [../accelerator.cpp:56]   --->   Operation 50 'load' 'w2_local_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%w2_local_1_load_1 = load i16 %w2_local_1" [../accelerator.cpp:56]   --->   Operation 51 'load' 'w2_local_1_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%w1_local_2_load_1 = load i16 %w1_local_2" [../accelerator.cpp:56]   --->   Operation 52 'load' 'w1_local_2_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%w1_local_3_load_1 = load i16 %w1_local_3" [../accelerator.cpp:56]   --->   Operation 53 'load' 'w1_local_3_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%w2_local_2_load_1 = load i16 %w2_local_2" [../accelerator.cpp:56]   --->   Operation 54 'load' 'w2_local_2_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%w2_local_3_load_1 = load i16 %w2_local_3" [../accelerator.cpp:56]   --->   Operation 55 'load' 'w2_local_3_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %n_1" [../accelerator.cpp:55]   --->   Operation 56 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i16 %bias_1, i64 0, i64 %zext_ln55" [../accelerator.cpp:56]   --->   Operation 57 'getelementptr' 'bias_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.79ns)   --->   "%bias_1_local = load i1 %bias_1_addr" [../accelerator.cpp:56]   --->   Operation 58 'load' 'bias_1_local' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 59 [1/1] (0.62ns)   --->   "%icmp_ln56 = icmp_eq  i2 %n_1, i2 0" [../accelerator.cpp:56]   --->   Operation 59 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bias_2_addr = getelementptr i16 %bias_2, i64 0, i64 %zext_ln55" [../accelerator.cpp:57]   --->   Operation 60 'getelementptr' 'bias_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.79ns)   --->   "%bias_2_local = load i1 %bias_2_addr" [../accelerator.cpp:57]   --->   Operation 61 'load' 'bias_2_local' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 62 [1/1] (0.62ns)   --->   "%icmp_ln59 = icmp_eq  i2 %n_1, i2 1" [../accelerator.cpp:59]   --->   Operation 62 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%select_ln59 = select i1 %icmp_ln59, i16 %w1_1_load_read, i16 %w1_0_load_read" [../accelerator.cpp:59]   --->   Operation 63 'select' 'select_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%select_ln59_1 = select i1 %icmp_ln59, i16 %w1_1_load_1_read, i16 %w1_0_load_1_read" [../accelerator.cpp:59]   --->   Operation 64 'select' 'select_ln59_1' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%select_ln60 = select i1 %icmp_ln59, i16 %w2_1_load_read, i16 %w2_0_load_read" [../accelerator.cpp:60]   --->   Operation 65 'select' 'select_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%select_ln60_1 = select i1 %icmp_ln59, i16 %w2_1_load_1_read, i16 %w2_0_load_1_read" [../accelerator.cpp:60]   --->   Operation 66 'select' 'select_ln60_1' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i16 %select_ln60_1, i16 %w2_local_3_load_1" [../accelerator.cpp:56]   --->   Operation 67 'select' 'select_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%select_ln56_1 = select i1 %icmp_ln56, i16 %select_ln60, i16 %w2_local_2_load_1" [../accelerator.cpp:56]   --->   Operation 68 'select' 'select_ln56_1' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%select_ln56_2 = select i1 %icmp_ln56, i16 %select_ln59_1, i16 %w1_local_3_load_1" [../accelerator.cpp:56]   --->   Operation 69 'select' 'select_ln56_2' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%select_ln56_3 = select i1 %icmp_ln56, i16 %select_ln59, i16 %w1_local_2_load_1" [../accelerator.cpp:56]   --->   Operation 70 'select' 'select_ln56_3' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%select_ln56_4 = select i1 %icmp_ln56, i16 %w2_local_1_load_1, i16 %select_ln60_1" [../accelerator.cpp:56]   --->   Operation 71 'select' 'select_ln56_4' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln56_5 = select i1 %icmp_ln56, i16 %w2_local_load_1, i16 %select_ln60" [../accelerator.cpp:56]   --->   Operation 72 'select' 'select_ln56_5' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%select_ln56_6 = select i1 %icmp_ln56, i16 %w1_local_1_load_1, i16 %select_ln59_1" [../accelerator.cpp:56]   --->   Operation 73 'select' 'select_ln56_6' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%select_ln56_7 = select i1 %icmp_ln56, i16 %w1_local_load_1, i16 %select_ln59" [../accelerator.cpp:56]   --->   Operation 74 'select' 'select_ln56_7' <Predicate = (!icmp_ln55)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56, i16 %w2_local_3" [../accelerator.cpp:56]   --->   Operation 75 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_1, i16 %w2_local_2" [../accelerator.cpp:56]   --->   Operation 76 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_2, i16 %w1_local_3" [../accelerator.cpp:56]   --->   Operation 77 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_3, i16 %w1_local_2" [../accelerator.cpp:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_4, i16 %w2_local_1" [../accelerator.cpp:56]   --->   Operation 79 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_5, i16 %w2_local" [../accelerator.cpp:56]   --->   Operation 80 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_6, i16 %w1_local_1" [../accelerator.cpp:56]   --->   Operation 81 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_7, i16 %w1_local" [../accelerator.cpp:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln55 = store i2 %add_ln55, i2 %n" [../accelerator.cpp:55]   --->   Operation 83 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_promoted151_load = load i16 %bias_1_local_idx96_promoted151"   --->   Operation 102 'load' 'bias_1_local_idx96_promoted151_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_promoted153_load = load i16 %bias_1_local_idx97_promoted153"   --->   Operation 103 'load' 'bias_1_local_idx97_promoted153_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_promoted155_load = load i16 %bias_2_local_idx89_promoted155"   --->   Operation 104 'load' 'bias_2_local_idx89_promoted155_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_promoted157_load = load i16 %bias_2_local_idx90_promoted157"   --->   Operation 105 'load' 'bias_2_local_idx90_promoted157_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%w1_local_load = load i16 %w1_local"   --->   Operation 106 'load' 'w1_local_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%w1_local_1_load = load i16 %w1_local_1"   --->   Operation 107 'load' 'w1_local_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%w2_local_load = load i16 %w2_local"   --->   Operation 108 'load' 'w2_local_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%w2_local_1_load = load i16 %w2_local_1"   --->   Operation 109 'load' 'w2_local_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%w1_local_2_load = load i16 %w1_local_2"   --->   Operation 110 'load' 'w1_local_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%w1_local_3_load = load i16 %w1_local_3"   --->   Operation 111 'load' 'w1_local_3_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%w2_local_2_load = load i16 %w2_local_2"   --->   Operation 112 'load' 'w2_local_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%w2_local_3_load = load i16 %w2_local_3"   --->   Operation 113 'load' 'w2_local_3_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_out, i16 %w2_local_3_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_out, i16 %w2_local_2_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_out, i16 %w1_local_3_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_out, i16 %w1_local_2_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_out, i16 %w2_local_1_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_out, i16 %w2_local_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_out, i16 %w1_local_1_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_out, i16 %w1_local_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx90_promoted157_out, i16 %bias_2_local_idx90_promoted157_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx89_promoted155_out, i16 %bias_2_local_idx89_promoted155_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx97_promoted153_out, i16 %bias_1_local_idx97_promoted153_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx96_promoted151_out, i16 %bias_1_local_idx96_promoted151_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bias_1_local_idx96_promoted151_load_1 = load i16 %bias_1_local_idx96_promoted151" [../accelerator.cpp:56]   --->   Operation 84 'load' 'bias_1_local_idx96_promoted151_load_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%bias_1_local_idx97_promoted153_load_1 = load i16 %bias_1_local_idx97_promoted153" [../accelerator.cpp:56]   --->   Operation 85 'load' 'bias_1_local_idx97_promoted153_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bias_2_local_idx89_promoted155_load_1 = load i16 %bias_2_local_idx89_promoted155" [../accelerator.cpp:56]   --->   Operation 86 'load' 'bias_2_local_idx89_promoted155_load_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bias_2_local_idx90_promoted157_load_1 = load i16 %bias_2_local_idx90_promoted157" [../accelerator.cpp:56]   --->   Operation 87 'load' 'bias_2_local_idx90_promoted157_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator.cpp:55]   --->   Operation 88 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../accelerator.cpp:55]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../accelerator.cpp:55]   --->   Operation 90 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (0.79ns)   --->   "%bias_1_local = load i1 %bias_1_addr" [../accelerator.cpp:56]   --->   Operation 91 'load' 'bias_1_local' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 92 [1/2] (0.79ns)   --->   "%bias_2_local = load i1 %bias_2_addr" [../accelerator.cpp:57]   --->   Operation 92 'load' 'bias_2_local' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%select_ln56_8 = select i1 %icmp_ln56, i16 %bias_1_local, i16 %bias_1_local_idx96_promoted151_load_1" [../accelerator.cpp:56]   --->   Operation 93 'select' 'select_ln56_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.42ns)   --->   "%select_ln56_9 = select i1 %icmp_ln56, i16 %bias_1_local_idx97_promoted153_load_1, i16 %bias_1_local" [../accelerator.cpp:56]   --->   Operation 94 'select' 'select_ln56_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%select_ln56_10 = select i1 %icmp_ln56, i16 %bias_2_local_idx90_promoted157_load_1, i16 %bias_2_local" [../accelerator.cpp:56]   --->   Operation 95 'select' 'select_ln56_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%select_ln56_11 = select i1 %icmp_ln56, i16 %bias_2_local, i16 %bias_2_local_idx89_promoted155_load_1" [../accelerator.cpp:56]   --->   Operation 96 'select' 'select_ln56_11' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_10, i16 %bias_2_local_idx90_promoted157" [../accelerator.cpp:56]   --->   Operation 97 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_11, i16 %bias_2_local_idx89_promoted155" [../accelerator.cpp:56]   --->   Operation 98 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_9, i16 %bias_1_local_idx97_promoted153" [../accelerator.cpp:56]   --->   Operation 99 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln56 = store i16 %select_ln56_8, i16 %bias_1_local_idx96_promoted151" [../accelerator.cpp:56]   --->   Operation 100 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_58_2" [../accelerator.cpp:55]   --->   Operation 101 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 16 bit ('w2_local_3') [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'w2_local_3' [48]  (0.489 ns)

 <State 2>: 1.954ns
The critical path consists of the following:
	'load' operation 2 bit ('n', ../accelerator.cpp:55) on local variable 'n', ../accelerator.cpp:55 [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', ../accelerator.cpp:59) [89]  (0.625 ns)
	'select' operation 16 bit ('select_ln60_1', ../accelerator.cpp:60) [93]  (0.420 ns)
	'select' operation 16 bit ('select_ln56', ../accelerator.cpp:56) [94]  (0.420 ns)
	'store' operation 0 bit ('store_ln56', ../accelerator.cpp:56) of variable 'select_ln56', ../accelerator.cpp:56 on local variable 'w2_local_3' [106]  (0.489 ns)

 <State 3>: 1.699ns
The critical path consists of the following:
	'load' operation 16 bit ('bias_2_local', ../accelerator.cpp:57) on array 'bias_2' [88]  (0.790 ns)
	'select' operation 16 bit ('select_ln56_10', ../accelerator.cpp:56) [104]  (0.420 ns)
	'store' operation 0 bit ('store_ln56', ../accelerator.cpp:56) of variable 'select_ln56_10', ../accelerator.cpp:56 on local variable 'bias_2_local_idx90_promoted157' [114]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
