==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsvd1760-2MP-e-S 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsvd1760-2MP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 299.996999MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname sink_from_aie 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 874.488 MB.
INFO: [HLS 200-10] Analyzing design file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 57.29 seconds. CPU system time: 2.92 seconds. Elapsed time: 62.55 seconds; current allocated memory: 880.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.01 seconds. CPU system time: 0.98 seconds. Elapsed time: 7.5 seconds; current allocated memory: 881.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 881.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60) in function 'sink_from_aie' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_3' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86) in function 'sink_from_aie' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_4' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60) in function 'sink_from_aie' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_5' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60) in function 'sink_from_aie' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_7' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60) in function 'sink_from_aie' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 903.617 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_69_1' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60:9) in function 'sink_from_aie' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_6' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60:9) in function 'sink_from_aie'.
INFO: [HLS 200-472] Inferring partial write operation for 'h1' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:70:15)
INFO: [HLS 200-472] Inferring partial write operation for 'h2' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:71:15)
INFO: [HLS 200-472] Inferring partial write operation for 'joint' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:73:25)
INFO: [HLS 200-472] Inferring partial write operation for 'joint' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89:25)
INFO: [HLS 200-472] Inferring partial write operation for 'h2' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'h1' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 942.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sink_from_aie' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie_Pipeline_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.28 seconds; current allocated memory: 944.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 944.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie_Pipeline_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_3'.
WARNING: [HLS 200-880] The II Violation in module 'sink_from_aie_Pipeline_VITIS_LOOP_78_3' (loop 'VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('h1_addr_write_ln98', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98) of variable 'add_ln98', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98 on array 'h1' and 'load' operation ('h1_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98) on array 'h1'.
WARNING: [HLS 200-880] The II Violation in module 'sink_from_aie_Pipeline_VITIS_LOOP_78_3' (loop 'VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('h1_addr_write_ln98', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98) of variable 'add_ln98', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98 on array 'h1' and 'load' operation ('h1_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98) on array 'h1'.
WARNING: [HLS 200-880] The II Violation in module 'sink_from_aie_Pipeline_VITIS_LOOP_78_3' (loop 'VITIS_LOOP_78_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('input_stream_read_1', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90) on port 'input_stream' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90) and axis read operation ('value', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:80) on port 'input_stream' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:80).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 944.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 944.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie_Pipeline_VITIS_LOOP_106_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 944.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 944.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie_Pipeline_VITIS_LOOP_110_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_110_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 945.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 945.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_6_VITIS_LOOP_118_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_117_6_VITIS_LOOP_118_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 945.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 945.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 946.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.85 seconds; current allocated memory: 946.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie_Pipeline_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie_Pipeline_VITIS_LOOP_72_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 946.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie_Pipeline_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie_Pipeline_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 947.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie_Pipeline_VITIS_LOOP_106_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sink_from_aie_Pipeline_VITIS_LOOP_106_4' pipeline 'VITIS_LOOP_106_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_106_4/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie_Pipeline_VITIS_LOOP_106_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 948.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie_Pipeline_VITIS_LOOP_110_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sink_from_aie_Pipeline_VITIS_LOOP_110_5' pipeline 'VITIS_LOOP_110_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_110_5/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie_Pipeline_VITIS_LOOP_110_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 949.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7' pipeline 'VITIS_LOOP_117_6_VITIS_LOOP_118_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 951.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sink_from_aie' to 's_axilite & ap_ctrl_chain'.
