

================================================================
== Vitis HLS Report for 'Gsm_LPC_Analysis'
================================================================
* Date:           Mon Mar 31 15:33:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.672 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1321|     2319|  10.568 us|  18.552 us|  1322|  2320|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Autocorrelation_fu_40                    |Autocorrelation                    |     1279|     1764|  10.232 us|  14.112 us|  1279|  1764|       no|
        |grp_Reflection_coefficients_fu_50            |Reflection_coefficients            |       11|      524|  88.000 ns|   4.192 us|    11|   524|       no|
        |grp_Transformation_to_Log_Area_Ratios_fu_59  |Transformation_to_Log_Area_Ratios  |       17|       17|   0.136 us|   0.136 us|    17|    17|       no|
        |grp_Quantization_and_coding_fu_65            |Quantization_and_coding            |        7|        7|  56.000 ns|  56.000 ns|     7|     7|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    45|     2430|    7333|    0|
|Memory               |        0|     -|       72|      99|    0|
|Multiplexer          |        -|     -|        -|     295|    -|
|Register             |        -|     -|       12|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    45|     2514|    7727|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_Autocorrelation_fu_40                    |Autocorrelation                    |        0|  39|  1792|  3323|    0|
    |grp_Quantization_and_coding_fu_65            |Quantization_and_coding            |        0|   3|    88|  1500|    0|
    |grp_Reflection_coefficients_fu_50            |Reflection_coefficients            |        0|   3|   536|  2176|    0|
    |grp_Transformation_to_Log_Area_Ratios_fu_59  |Transformation_to_Log_Area_Ratios  |        0|   0|    14|   334|    0|
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                   |        0|  45|  2430|  7333|    0|
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |L_ACF_U   |L_ACF_RAM_AUTO_1R1W  |        0|  64|  65|    0|     9|   64|     1|          576|
    |bitoff_U  |bitoff_ROM_AUTO_1R   |        0|   8|  34|    0|   256|    4|     1|         1024|
    +----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                     |        0|  72|  99|    0|   265|   68|     2|         1600|
    +----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |LARc_address0    |  20|          4|    3|         12|
    |LARc_ce0         |  20|          4|    1|          4|
    |LARc_ce1         |   9|          2|    1|          2|
    |LARc_d0          |  20|          4|   16|         64|
    |LARc_we0         |  20|          4|    1|          4|
    |LARc_we1         |   9|          2|    1|          2|
    |L_ACF_address0   |  14|          3|    4|         12|
    |L_ACF_ce0        |  14|          3|    1|          3|
    |L_ACF_ce1        |   9|          2|    1|          2|
    |L_ACF_we0        |   9|          2|    1|          2|
    |L_ACF_we1        |   9|          2|    1|          2|
    |ap_NS_fsm        |  49|          9|    1|          9|
    |bitoff_address0  |  14|          3|    8|         24|
    |bitoff_address1  |  14|          3|    8|         24|
    |bitoff_address2  |  14|          3|    8|         24|
    |bitoff_ce0       |  14|          3|    1|          3|
    |bitoff_ce1       |  14|          3|    1|          3|
    |bitoff_ce2       |  14|          3|    1|          3|
    |bitoff_ce3       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 295|         61|   60|        201|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  8|   0|    8|          0|
    |grp_Autocorrelation_fu_40_ap_start_reg                    |  1|   0|    1|          0|
    |grp_Quantization_and_coding_fu_65_ap_start_reg            |  1|   0|    1|          0|
    |grp_Reflection_coefficients_fu_50_ap_start_reg            |  1|   0|    1|          0|
    |grp_Transformation_to_Log_Area_Ratios_fu_59_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     | 12|   0|   12|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Gsm_LPC_Analysis|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Gsm_LPC_Analysis|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Gsm_LPC_Analysis|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Gsm_LPC_Analysis|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Gsm_LPC_Analysis|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Gsm_LPC_Analysis|  return value|
|indata_address0  |  out|    8|   ap_memory|            indata|         array|
|indata_ce0       |  out|    1|   ap_memory|            indata|         array|
|indata_we0       |  out|    1|   ap_memory|            indata|         array|
|indata_d0        |  out|   16|   ap_memory|            indata|         array|
|indata_q0        |   in|   16|   ap_memory|            indata|         array|
|indata_address1  |  out|    8|   ap_memory|            indata|         array|
|indata_ce1       |  out|    1|   ap_memory|            indata|         array|
|indata_we1       |  out|    1|   ap_memory|            indata|         array|
|indata_d1        |  out|   16|   ap_memory|            indata|         array|
|indata_q1        |   in|   16|   ap_memory|            indata|         array|
|LARc_address0    |  out|    3|   ap_memory|              LARc|         array|
|LARc_ce0         |  out|    1|   ap_memory|              LARc|         array|
|LARc_we0         |  out|    1|   ap_memory|              LARc|         array|
|LARc_d0          |  out|   16|   ap_memory|              LARc|         array|
|LARc_q0          |   in|   16|   ap_memory|              LARc|         array|
|LARc_address1    |  out|    3|   ap_memory|              LARc|         array|
|LARc_ce1         |  out|    1|   ap_memory|              LARc|         array|
|LARc_we1         |  out|    1|   ap_memory|              LARc|         array|
|LARc_d1          |  out|   16|   ap_memory|              LARc|         array|
|LARc_q1          |   in|   16|   ap_memory|              LARc|         array|
+-----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 9 [1/1] (0.71ns)   --->   "%L_ACF = alloca i64 1" [data/benchmarks/gsm/gsm.c:9]   --->   Operation 9 'alloca' 'L_ACF' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln11 = call void @Autocorrelation, i16 %indata, i64 %L_ACF, i4 %bitoff" [data/benchmarks/gsm/gsm.c:11]   --->   Operation 10 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln11 = call void @Autocorrelation, i16 %indata, i64 %L_ACF, i4 %bitoff" [data/benchmarks/gsm/gsm.c:11]   --->   Operation 11 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln12 = call void @Reflection_coefficients, i64 %L_ACF, i16 %LARc, i4 %bitoff" [data/benchmarks/gsm/gsm.c:12]   --->   Operation 12 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln12 = call void @Reflection_coefficients, i64 %L_ACF, i16 %LARc, i4 %bitoff" [data/benchmarks/gsm/gsm.c:12]   --->   Operation 13 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln13 = call void @Transformation_to_Log_Area_Ratios, i16 %LARc" [data/benchmarks/gsm/gsm.c:13]   --->   Operation 14 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln13 = call void @Transformation_to_Log_Area_Ratios, i16 %LARc" [data/benchmarks/gsm/gsm.c:13]   --->   Operation 15 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln14 = call void @Quantization_and_coding, i16 %LARc" [data/benchmarks/gsm/gsm.c:14]   --->   Operation 16 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:20]   --->   Operation 17 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [data/benchmarks/gsm/gsm.c:7]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %indata"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %LARc"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln14 = call void @Quantization_and_coding, i16 %LARc" [data/benchmarks/gsm/gsm.c:14]   --->   Operation 23 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [data/benchmarks/gsm/gsm.c:15]   --->   Operation 24 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ LARc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ bitoff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L_ACF             (alloca       ) [ 001110000]
call_ln11         (call         ) [ 000000000]
call_ln12         (call         ) [ 000000000]
call_ln13         (call         ) [ 000000000]
specpipeline_ln20 (specpipeline ) [ 000000000]
spectopmodule_ln7 (spectopmodule) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
call_ln14         (call         ) [ 000000000]
ret_ln15          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LARc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LARc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitoff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitoff"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Autocorrelation"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reflection_coefficients"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Transformation_to_Log_Area_Ratios"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Quantization_and_coding"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="L_ACF_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_ACF/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_Autocorrelation_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="64" slack="0"/>
<pin id="44" dir="0" index="3" bw="4" slack="0"/>
<pin id="45" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_Reflection_coefficients_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="16" slack="0"/>
<pin id="54" dir="0" index="3" bw="4" slack="0"/>
<pin id="55" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_Transformation_to_Log_Area_Ratios_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/5 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_Quantization_and_coding_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="48"><net_src comp="36" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: indata | {1 2 }
	Port: LARc | {3 4 5 6 7 8 }
 - Input state : 
	Port: Gsm_LPC_Analysis : indata | {1 2 }
	Port: Gsm_LPC_Analysis : LARc | {5 6 7 8 }
	Port: Gsm_LPC_Analysis : bitoff | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln11 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_Autocorrelation_fu_40          |    0    |    39   | 17.3149 |   2452  |   3405  |    0    |
|   call   |      grp_Reflection_coefficients_fu_50      |    0    |    3    | 6.58629 |   1160  |   2029  |    0    |
|          | grp_Transformation_to_Log_Area_Ratios_fu_59 |    0    |    0    |  0.387  |    11   |   290   |    0    |
|          |      grp_Quantization_and_coding_fu_65      |    0    |    3    | 2.07371 |   104   |   1424  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                             |    0    |    45   | 26.3619 |   3727  |   7148  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| L_ACF|    0   |   64   |   65   |    0   |
|bitoff|    0   |    8   |   34   |    -   |
+------+--------+--------+--------+--------+
| Total|    0   |   72   |   99   |    0   |
+------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   45   |   26   |  3727  |  7148  |    0   |
|   Memory  |    0   |    -   |    -   |   72   |   99   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   45   |   26   |  3799  |  7247  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
