
---------- Begin Simulation Statistics ----------
sim_seconds                                 12.297263                       # Number of seconds simulated
sim_ticks                                12297263111000                       # Number of ticks simulated
final_tick                               12926157040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  11435                       # Simulator instruction rate (inst/s)
host_op_rate                                    19591                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1406252138                       # Simulator tick rate (ticks/s)
host_mem_usage                                2248912                       # Number of bytes of host memory used
host_seconds                                  8744.71                       # Real time elapsed on the host
sim_insts                                   100000009                       # Number of instructions simulated
sim_ops                                     171319828                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      5094528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5107520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        12800                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           12928                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2179584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2179584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst          200                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        79602                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79805                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34056                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34056                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         1041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       414281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                   10                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                    5                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  415338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         1041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst              10                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               1051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            177241                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 177241                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            177241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         1041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       414281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                  10                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                   5                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 592579                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles              12297263102                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         32173409                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     32173409                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1259602                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      23674893                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         22547739                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     19826493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              176454529                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            32173409                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     22547739                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              54287042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        16468310                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     4505167150                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          18603217                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        956540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4592963096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.066592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.676048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4538959241     98.82%     98.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2030538      0.04%     98.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         12167506      0.26%     99.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3721596      0.08%     99.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           632512      0.01%     99.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2756659      0.06%     99.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3516319      0.08%     99.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2514664      0.05%     99.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         26664061      0.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4592963096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002616                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.014349                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         33004898                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4494363107                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          40664221                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      11248451                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       13682411                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      293164020                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles       13682411                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         40867735                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      4442398358                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          42256289                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      53758296                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      282711449                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2988142                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       25399871                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      11419333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents     16724470                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    342448673                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     700095734                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    700090832                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         4902                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     208218321                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        134230235                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          63018988                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     38500385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     18745024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12372586                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10453756                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          266263695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         206919222                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     18329497                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     94069045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    176364382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4592963096                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.045051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.292790                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4484113304     97.63%     97.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10780362      0.23%     97.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     98069430      2.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4592963096                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        54220      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     163858975     79.19%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            7      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     28629060     13.84%     93.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14376960      6.95%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      206919222                       # Type of FU issued
system.switch_cpus.iq.rate                   0.016826                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5025130976                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    360333799                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    202435410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           60                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         2014                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      206864985                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              17                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       950475                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     15127523                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          850                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3091                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6075623                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1600821                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       13682411                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      4109783731                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        278063                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    266263695                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2162776                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      38500385                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     18745024                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          56702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           946                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3091                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       867093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       483236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1350329                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     204751143                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      28166060                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2168078                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             42399405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19678744                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14233345                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.016650                       # Inst execution rate
system.switch_cpus.iew.wb_sent              202685111                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             202435422                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         158378825                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         268024426                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.016462                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.590912                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     94945296                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1259602                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4579280685                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.037412                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.379220                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4510985979     98.51%     98.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     27107266      0.59%     99.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     13897196      0.30%     99.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     13756157      0.30%     99.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6259223      0.14%     99.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2156996      0.05%     99.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       527156      0.01%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       560812      0.01%     99.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4029900      0.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4579280685                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      171319821                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36042248                       # Number of memory references committed
system.switch_cpus.commit.loads              23372847                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17736778                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171277709                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       4029900                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4841515902                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           546232470                       # The number of ROB writes
system.switch_cpus.timesIdled                  371930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles              7704300006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             171319821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                     122.972626                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               122.972626                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.008132                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.008132                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        407057575                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       246525585                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                13                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        84487295                       # number of misc regfile reads
system.l2.replacements                          46900                       # number of replacements
system.l2.tagsinuse                      29973.806926                       # Cycle average of tags in use
system.l2.total_refs                           910867                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79661                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.434290                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   7963424929000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13503.419463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      21.361742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data   16448.393612                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.457444                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.174665                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.412092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000652                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.501965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.914728                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       681899                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  681899                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           254471                       # number of Writeback hits
system.l2.Writeback_hits::total                254471                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       153801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153801                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        835700                       # number of demand (read+write) hits
system.l2.demand_hits::total                   835700                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       835700                       # number of overall hits
system.l2.overall_hits::total                  835700                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          200                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        53962                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54165                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25640                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        79602                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79805                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          200                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        79602                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 79805                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   4480479500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1208865001500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1213345481000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 574388000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  574388000500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   4480479500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1783253002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1787733481500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   4480479500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1783253002000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1787733481500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       735861                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              736064                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       254471                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            254471                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       179441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179441                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       915302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               915505                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       915302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              915505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073587                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.142888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.142888                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.086968                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087170                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.086968                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087170                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22402397.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22402153.394982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22400913.523493                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402028.100624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22402028.100624                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22402397.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402113.037361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22401271.618320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22402397.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402113.037361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22401271.618320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34056                       # number of writebacks
system.l2.writebacks::total                     34056                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        53962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54162                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25640                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        79602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        79602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79802                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   4478078500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1208217392500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1212695471000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 574080217000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 574080217000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4478078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1782297609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1786775688000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4478078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1782297609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1786775688000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073583                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.142888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142888                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.086968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.086968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390392.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22390152.190430                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390153.077804                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390024.063963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390024.063963                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390392.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390110.920580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390111.626275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390392.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390110.920580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390111.626275                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  20                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  9                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.tagsinuse                 82.963207                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18602912                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    202                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               92093.623762                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    80.963207                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.158131                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.162038                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     18602906                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            6                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18602912                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     18602906                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             6                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18602912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     18602906                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            6                       # number of overall hits
system.cpu.icache.overall_hits::total        18602912                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          311                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           313                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   6688866000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6688866000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   6688866000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6688866000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   6688866000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6688866000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     18603217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18603225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     18603217                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18603225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     18603217                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18603225                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21507607.717042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21370178.913738                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21507607.717042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21370178.913738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21507607.717042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21370178.913738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          200                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4480881000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4480881000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4480881000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4480881000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4480881000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4480881000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst     22404405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total     22404405                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst     22404405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total     22404405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst     22404405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total     22404405                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 914279                       # number of replacements
system.cpu.dcache.tagsinuse               1023.234698                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 36984552                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 915303                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  40.406895                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           693823359000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.234232                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000466                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999252                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999253                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     24494634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24494634                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12489917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12489918                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     36984551                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36984552                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     36984551                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::total        36984552                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1122277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1122278                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       179482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179482                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1301759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1301760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1301759                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total       1301760                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 23713774209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 23713774209000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 4015058552449                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4015058552449                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 27728832761449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 27728832761449                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 27728832761449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 27728832761449                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     25616911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25616912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12669399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12669400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     38286310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38286312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     38286310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38286312                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.043810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043810                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014167                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.034001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.034001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21130054.531101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21130035.703275                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22370257.476789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22370257.476789                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 21301049.396585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21301033.033316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 21301049.396585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21301033.033316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1827461078                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108865                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16786.488568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       254471                       # number of writebacks
system.cpu.dcache.writebacks::total            254471                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       386415                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       386415                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       386457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       386457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       386457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       386457                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       735862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       735862                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       179440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179440                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       915302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       915302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       915302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       915302                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 16457622177500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 16457622177500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 4013715469949                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4013715469949                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 20471337647449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 20471337647449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 20471337647449                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 20471337647449                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.028726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.023907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.023907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023907                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22365093.152656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22365093.152656                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22368008.637701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22368008.637701                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22365664.717710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22365664.717710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22365664.717710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22365664.717710                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
