{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536835015903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835015907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:36:55 2018 " "Processing started: Thu Sep 13 13:36:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835015907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835015907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835015907 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1536835016031 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835016031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536835016072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.tdf 1 1 " "Found 1 design units, including 1 entities, in source file blinker.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Blinker " "Found entity 1: Blinker" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835024885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835024885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_max44009.tdf 1 1 " "Found 1 design units, including 1 entities, in source file read_max44009.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 read_max44009 " "Found entity 1: read_max44009" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835024886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835024886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufm_store.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ufm_store.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 UFM_STORE " "Found entity 1: UFM_STORE" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835024888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835024888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_Sourses/I2C_DRIVER2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL_Sourses/I2C_DRIVER2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_DRIVER2-Behavioral " "Found design unit 1: I2C_DRIVER2-Behavioral" {  } { { "VHDL_Sourses/I2C_DRIVER2.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025255 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_DRIVER2 " "Found entity 1: I2C_DRIVER2" {  } { { "VHDL_Sourses/I2C_DRIVER2.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_Sourses/I2C_DRIVER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL_Sourses/I2C_DRIVER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_DRIVER-Behavioral " "Found design unit 1: I2C_DRIVER-Behavioral" {  } { { "VHDL_Sourses/I2C_DRIVER.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025256 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_DRIVER " "Found entity 1: I2C_DRIVER" {  } { { "VHDL_Sourses/I2C_DRIVER.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_Sourses/SW_UART.tdf 1 1 " "Found 1 design units, including 1 entities, in source file VHDL_Sourses/SW_UART.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SW_UART " "Found entity 1: SW_UART" {  } { { "VHDL_Sourses/SW_UART.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/SW_UART.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_schem/MAXV_FULL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block_schem/MAXV_FULL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAXV_FULL " "Found entity 1: MAXV_FULL" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UFM_NONE.vhd 4 2 " "Found 4 design units, including 2 entities, in source file UFM_NONE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UFM_NONE_altufm_none_qgr-RTL " "Found design unit 1: UFM_NONE_altufm_none_qgr-RTL" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ufm_none-RTL " "Found design unit 2: ufm_none-RTL" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025292 ""} { "Info" "ISGN_ENTITY_NAME" "1 UFM_NONE_altufm_none_qgr " "Found entity 1: UFM_NONE_altufm_none_qgr" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025292 ""} { "Info" "ISGN_ENTITY_NAME" "2 UFM_NONE " "Found entity 2: UFM_NONE" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAXV_FULL " "Elaborating entity \"MAXV_FULL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536835025348 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Telit_RX " "Pin \"UART_Telit_RX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -264 -88 632 "UART_Telit_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025349 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Modem_TX " "Pin \"UART_Modem_TX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 120 568 753 136 "UART_Modem_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BT_RX " "Pin \"BT_RX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 336 512 672 "BT_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "G_Telit_TX " "Pin \"G_Telit_TX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 336 512 688 "G_Telit_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BT_BDOOR " "Pin \"BT_BDOOR\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 -424 -248 672 "BT_BDOOR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BT_RST " "Pin \"BT_RST\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 -424 -248 720 "BT_RST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Reset " "Pin \"UART_Reset\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 136 568 744 152 "UART_Reset" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Modem_RX " "Pin \"UART_Modem_RX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 152 568 756 168 "UART_Modem_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UART_Telit_TX " "Pin \"UART_Telit_TX\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -456 -288 632 "UART_Telit_TX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BT_TX " "Pin \"BT_TX\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 48 216 688 "BT_TX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "G_Telit_RX " "Pin \"G_Telit_RX\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 48 216 672 "G_Telit_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PWR_SW " "Pin \"PWR_SW\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 48 216 720 "PWR_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst2 " "Primitive \"VCC\" of instance \"inst2\" not used" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 640 -464 -432 656 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst4 " "Primitive \"VCC\" of instance \"inst4\" not used" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 680 -472 -440 696 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1536835025350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MAX_MUX_VHDL.vhd 2 1 " "Using design file MAX_MUX_VHDL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX_MUX_VHDL-Behavioral " "Found design unit 1: MAX_MUX_VHDL-Behavioral" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025352 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX_MUX_VHDL " "Found entity 1: MAX_MUX_VHDL" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1536835025352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX_MUX_VHDL MAX_MUX_VHDL:inst " "Elaborating entity \"MAX_MUX_VHDL\" for hierarchy \"MAX_MUX_VHDL:inst\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 832 1064 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFM_NONE UFM_NONE:inst11 " "Elaborating entity \"UFM_NONE\" for hierarchy \"UFM_NONE:inst11\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst11" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { -144 -216 -24 64 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFM_NONE_altufm_none_qgr UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component " "Elaborating entity \"UFM_NONE_altufm_none_qgr\" for hierarchy \"UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component\"" {  } { { "UFM_NONE.vhd" "UFM_NONE_altufm_none_qgr_component" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025366 ""}
{ "Warning" "WVRFX_VHDL_ASSERT_ALWAYS_OCCURS_WARNING" "\"Memory initialization file MAXV_UFM.mif is not found. This may result in inconsistent simulation results.\" UFM_NONE.vhd(170) " "VHDL Assertion Statement at UFM_NONE.vhd(170): assertion is false - report \"Memory initialization file MAXV_UFM.mif is not found. This may result in inconsistent simulation results.\" (WARNING)" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 170 0 0 } }  } 0 10651 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (WARNING)" 0 0 "Analysis & Synthesis" 0 -1 1536835025366 "|MAXV_FULL|UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFM_STORE UFM_STORE:inst14 " "Elaborating entity \"UFM_STORE\" for hierarchy \"UFM_STORE:inst14\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst14" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 288 -248 -32 528 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:scl_f " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:scl_f\"" {  } { { "ufm_store.tdf" "scl_f" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 29 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:scl_f " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:scl_f\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 29 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:scl_f " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:scl_f\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025373 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 29 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter UFM_STORE:inst14\|lpm_counter:i2c_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\"" {  } { { "ufm_store.tdf" "i2c_cntr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_counter:i2c_cntr " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_counter:i2c_cntr " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025397 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0gg " "Found entity 1: cntr_0gg" {  } { { "db/cntr_0gg.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_0gg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0gg UFM_STORE:inst14\|lpm_counter:i2c_cntr\|cntr_0gg:auto_generated " "Elaborating entity \"cntr_0gg\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\|cntr_0gg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:i2c_addr " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:i2c_addr\"" {  } { { "ufm_store.tdf" "i2c_addr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:i2c_addr " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:i2c_addr\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 33 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:i2c_addr " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:i2c_addr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025433 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 33 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:i2c_data " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:i2c_data\"" {  } { { "ufm_store.tdf" "i2c_data" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:i2c_data " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:i2c_data\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 34 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:i2c_data " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:i2c_data\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025434 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 34 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\"" {  } { { "ufm_store.tdf" "UFM_addr_cntr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025437 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrf " "Found entity 1: cntr_rrf" {  } { { "db/cntr_rrf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_rrf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrf UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\|cntr_rrf:auto_generated " "Elaborating entity \"cntr_rrf\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\|cntr_rrf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter\"" {  } { { "ufm_store.tdf" "UFM_shifter" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 64 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025471 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 64 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff UFM_STORE:inst14\|lpm_ff:MODE_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"UFM_STORE:inst14\|lpm_ff:MODE_ff\"" {  } { { "ufm_store.tdf" "MODE_ff" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_ff:MODE_ff " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_ff:MODE_ff\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_ff:MODE_ff " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_ff:MODE_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025476 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff UFM_STORE:inst14\|lpm_ff:BRT0_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"UFM_STORE:inst14\|lpm_ff:BRT0_ff\"" {  } { { "ufm_store.tdf" "BRT0_ff" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_ff:BRT0_ff " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_ff:BRT0_ff\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_ff:BRT0_ff " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_ff:BRT0_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025477 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DRIVER2 I2C_DRIVER2:inst13 " "Elaborating entity \"I2C_DRIVER2\" for hierarchy \"I2C_DRIVER2:inst13\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst13" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 208 952 1144 320 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_max44009 read_max44009:inst1 " "Elaborating entity \"read_max44009\" for hierarchy \"read_max44009:inst1\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst1" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 288 512 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:div_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:div_cnt\"" {  } { { "read_max44009.tdf" "div_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 14 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:div_cnt " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:div_cnt\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 14 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:div_cnt " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:div_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025480 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 14 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fnf " "Found entity 1: cntr_fnf" {  } { { "db/cntr_fnf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_fnf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fnf read_max44009:inst1\|lpm_counter:div_cnt\|cntr_fnf:auto_generated " "Elaborating entity \"cntr_fnf\" for hierarchy \"read_max44009:inst1\|lpm_counter:div_cnt\|cntr_fnf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:bit_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:bit_cnt\"" {  } { { "read_max44009.tdf" "bit_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 16 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:bit_cnt " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:bit_cnt\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 16 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:bit_cnt " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:bit_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025517 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 16 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v4h " "Found entity 1: cntr_v4h" {  } { { "db/cntr_v4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_v4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v4h read_max44009:inst1\|lpm_counter:bit_cnt\|cntr_v4h:auto_generated " "Elaborating entity \"cntr_v4h\" for hierarchy \"read_max44009:inst1\|lpm_counter:bit_cnt\|cntr_v4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg read_max44009:inst1\|lpm_shiftreg:main_out " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"read_max44009:inst1\|lpm_shiftreg:main_out\"" {  } { { "read_max44009.tdf" "main_out" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 17 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_shiftreg:main_out " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_shiftreg:main_out\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 17 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_shiftreg:main_out " "Instantiated megafunction \"read_max44009:inst1\|lpm_shiftreg:main_out\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025552 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 17 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:byte_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:byte_cnt\"" {  } { { "read_max44009.tdf" "byte_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 18 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:byte_cnt " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:byte_cnt\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 18 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:byte_cnt " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:byte_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025554 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 18 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s4h " "Found entity 1: cntr_s4h" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s4h read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated " "Elaborating entity \"cntr_s4h\" for hierarchy \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:main_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:main_cntr\"" {  } { { "read_max44009.tdf" "main_cntr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 21 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:main_cntr " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:main_cntr\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 21 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:main_cntr " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:main_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025591 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 21 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2tf " "Found entity 1: cntr_2tf" {  } { { "db/cntr_2tf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2tf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2tf read_max44009:inst1\|lpm_counter:main_cntr\|cntr_2tf:auto_generated " "Elaborating entity \"cntr_2tf\" for hierarchy \"read_max44009:inst1\|lpm_counter:main_cntr\|cntr_2tf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:pause " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:pause\"" {  } { { "read_max44009.tdf" "pause" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:pause " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:pause\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 41 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:pause " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:pause\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025627 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 41 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1tf " "Found entity 1: cntr_1tf" {  } { { "db/cntr_1tf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_1tf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1tf read_max44009:inst1\|lpm_counter:pause\|cntr_1tf:auto_generated " "Elaborating entity \"cntr_1tf\" for hierarchy \"read_max44009:inst1\|lpm_counter:pause\|cntr_1tf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff read_max44009:inst1\|lpm_ff:LUX_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"read_max44009:inst1\|lpm_ff:LUX_ff\"" {  } { { "read_max44009.tdf" "LUX_ff" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_ff:LUX_ff " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_ff:LUX_ff\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 42 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_ff:LUX_ff " "Instantiated megafunction \"read_max44009:inst1\|lpm_ff:LUX_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025661 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 42 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:timer " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:timer\"" {  } { { "read_max44009.tdf" "timer" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:timer " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:timer\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:timer " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:timer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 600 " "Parameter \"LPM_MODULUS\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025663 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3gh " "Found entity 1: cntr_3gh" {  } { { "db/cntr_3gh.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_3gh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3gh read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated " "Elaborating entity \"cntr_3gh\" for hierarchy \"read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_itb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_itb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_itb " "Found entity 1: cmpr_itb" {  } { { "db/cmpr_itb.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cmpr_itb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_itb read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated\|cmpr_itb:cmpr1 " "Elaborating entity \"cmpr_itb\" for hierarchy \"read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated\|cmpr_itb:cmpr1\"" {  } { { "db/cntr_3gh.tdf" "cmpr1" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_3gh.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blinker Blinker:inst12 " "Elaborating entity \"Blinker\" for hierarchy \"Blinker:inst12\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst12" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 232 184 416 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Blinker:inst12\|lpm_counter:bright_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"Blinker:inst12\|lpm_counter:bright_cnt\"" {  } { { "blinker.tdf" "bright_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 16 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blinker:inst12\|lpm_counter:bright_cnt " "Elaborated megafunction instantiation \"Blinker:inst12\|lpm_counter:bright_cnt\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 16 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blinker:inst12\|lpm_counter:bright_cnt " "Instantiated megafunction \"Blinker:inst12\|lpm_counter:bright_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025736 ""}  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 16 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gtf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gtf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gtf " "Found entity 1: cntr_gtf" {  } { { "db/cntr_gtf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_gtf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gtf Blinker:inst12\|lpm_counter:bright_cnt\|cntr_gtf:auto_generated " "Elaborating entity \"cntr_gtf\" for hierarchy \"Blinker:inst12\|lpm_counter:bright_cnt\|cntr_gtf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Blinker:inst12\|lpm_counter:time_100ms_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"Blinker:inst12\|lpm_counter:time_100ms_cnt\"" {  } { { "blinker.tdf" "time_100ms_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 17 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blinker:inst12\|lpm_counter:time_100ms_cnt " "Elaborated megafunction instantiation \"Blinker:inst12\|lpm_counter:time_100ms_cnt\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 17 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blinker:inst12\|lpm_counter:time_100ms_cnt " "Instantiated megafunction \"Blinker:inst12\|lpm_counter:time_100ms_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 121 " "Parameter \"LPM_MODULUS\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025773 ""}  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 17 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ph " "Found entity 1: cntr_2ph" {  } { { "db/cntr_2ph.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2ph.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ph Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated " "Elaborating entity \"cntr_2ph\" for hierarchy \"Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9sb " "Found entity 1: cmpr_9sb" {  } { { "db/cmpr_9sb.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cmpr_9sb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9sb Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated\|cmpr_9sb:cmpr1 " "Elaborating entity \"cmpr_9sb\" for hierarchy \"Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated\|cmpr_9sb:cmpr1\"" {  } { { "db/cntr_2ph.tdf" "cmpr1" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2ph.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Blinker:inst12\|lpm_counter:blink_time " "Elaborating entity \"lpm_counter\" for hierarchy \"Blinker:inst12\|lpm_counter:blink_time\"" {  } { { "blinker.tdf" "blink_time" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 20 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blinker:inst12\|lpm_counter:blink_time " "Elaborated megafunction instantiation \"Blinker:inst12\|lpm_counter:blink_time\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 20 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blinker:inst12\|lpm_counter:blink_time " "Instantiated megafunction \"Blinker:inst12\|lpm_counter:blink_time\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835025846 ""}  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 20 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835025846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8gg " "Found entity 1: cntr_8gg" {  } { { "db/cntr_8gg.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_8gg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835025880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835025880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8gg Blinker:inst12\|lpm_counter:blink_time\|cntr_8gg:auto_generated " "Elaborating entity \"cntr_8gg\" for hierarchy \"Blinker:inst12\|lpm_counter:blink_time\|cntr_8gg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835025881 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|MAXV_FULL\|Blinker:inst12\|idle \|MAXV_FULL\|Blinker:inst12\|ledon_c " "State bit assignments are not unique for state \"\|MAXV_FULL\|Blinker:inst12\|idle\" and state \"\|MAXV_FULL\|Blinker:inst12\|ledon_c\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 22 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835026055 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|MAXV_FULL\|read_max44009:inst1\|idle \|MAXV_FULL\|read_max44009:inst1\|send_c " "State bit assignments are not unique for state \"\|MAXV_FULL\|read_max44009:inst1\|idle\" and state \"\|MAXV_FULL\|read_max44009:inst1\|send_c\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835026056 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|MAXV_FULL\|UFM_STORE:inst14\|idle \|MAXV_FULL\|UFM_STORE:inst14\|addr_prepare " "State bit assignments are not unique for state \"\|MAXV_FULL\|UFM_STORE:inst14\|idle\" and state \"\|MAXV_FULL\|UFM_STORE:inst14\|addr_prepare\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 39 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835026057 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G_SDA " "Inserted always-enabled tri-state buffer between \"G_SDA\" and its non-tri-state driver." {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 568 -144 32 584 "G_SDA" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1536835026234 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1536835026234 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DEBUG\[0\]~synth " "Node \"DEBUG\[0\]~synth\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 -32 88 496 "DEBUG\[2..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835026299 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1536835026299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Telit_RX GND " "Pin \"UART_Telit_RX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -264 -88 632 "UART_Telit_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|UART_Telit_RX"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Modem_TX GND " "Pin \"UART_Modem_TX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 120 568 753 136 "UART_Modem_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|UART_Modem_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_RX GND " "Pin \"BT_RX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 336 512 672 "BT_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|BT_RX"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_Telit_TX GND " "Pin \"G_Telit_TX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 336 512 688 "G_Telit_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|G_Telit_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_BDOOR GND " "Pin \"BT_BDOOR\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 -424 -248 672 "BT_BDOOR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|BT_BDOOR"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_RST GND " "Pin \"BT_RST\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 -424 -248 720 "BT_RST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|BT_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Reset GND " "Pin \"UART_Reset\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 136 568 744 152 "UART_Reset" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|UART_Reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Modem_RX GND " "Pin \"UART_Modem_RX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 152 568 756 168 "UART_Modem_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835026299 "|MAXV_FULL|UART_Modem_RX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536835026299 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lpm_shiftreg.tdf" "" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1536835026303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536835026362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_Telit_TX " "No output dependent on input pin \"UART_Telit_TX\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -456 -288 632 "UART_Telit_TX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835026375 "|MAXV_FULL|UART_Telit_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_TX " "No output dependent on input pin \"BT_TX\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 48 216 688 "BT_TX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835026375 "|MAXV_FULL|BT_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_Telit_RX " "No output dependent on input pin \"G_Telit_RX\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 48 216 672 "G_Telit_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835026375 "|MAXV_FULL|G_Telit_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWR_SW " "No output dependent on input pin \"PWR_SW\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 48 216 720 "PWR_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835026375 "|MAXV_FULL|PWR_SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1536835026375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536835026375 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536835026375 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1536835026375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "267 " "Implemented 267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536835026375 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1536835026375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536835026375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835026441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:37:06 2018 " "Processing ended: Thu Sep 13 13:37:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835026441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835026441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835026441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835026441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1536835027224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835027226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:37:06 2018 " "Processing started: Thu Sep 13 13:37:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835027226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536835027226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536835027226 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1536835027268 ""}
{ "Info" "0" "" "Project  = MAXV_v56_I2C" {  } {  } 0 0 "Project  = MAXV_v56_I2C" 0 0 "Fitter" 0 0 1536835027269 ""}
{ "Info" "0" "" "Revision = MAXV_FULL" {  } {  } 0 0 "Revision = MAXV_FULL" 0 0 "Fitter" 0 0 1536835027269 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1536835027313 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1536835027313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1536835027314 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAXV_FULL 5M240ZT100I5 " "Selected device 5M240ZT100I5 for design \"MAXV_FULL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536835027324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536835027384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536835027385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C5 " "Device 5M570ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835027463 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536835027463 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1536835027474 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component\|wire_maxii_ufm_block1_osc Global clock " "Automatically promoted some destinations of signal \"UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component\|wire_maxii_ufm_block1_osc\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UFM_STORE:inst14\|UFM_drclk~2 " "Destination \"UFM_STORE:inst14\|UFM_drclk~2\" may be non-global or may not use global clock" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 177 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027487 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UFM_STORE:inst14\|UFM_arclk " "Destination \"UFM_STORE:inst14\|UFM_arclk\" may be non-global or may not use global clock" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 171 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027487 ""}  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 71 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1536835027487 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "read_max44009:inst1\|idle Global clock " "Automatically promoted some destinations of signal \"read_max44009:inst1\|idle\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|idle " "Destination \"read_max44009:inst1\|idle\" may be non-global or may not use global clock" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MAX_MUX_VHDL:inst\|MAX_SCL~0 " "Destination \"MAX_MUX_VHDL:inst\|MAX_SCL~0\" may be non-global or may not use global clock" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|idle~0 " "Destination \"read_max44009:inst1\|idle~0\" may be non-global or may not use global clock" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|_~11 " "Destination \"read_max44009:inst1\|_~11\" may be non-global or may not use global clock" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 288 512 624 "inst1" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MAX_MUX_VHDL:inst\|MAX_SDA~2 " "Destination \"MAX_MUX_VHDL:inst\|MAX_SDA~2\" may be non-global or may not use global clock" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella0 " "Destination \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 62 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella2 " "Destination \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 62 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella1 " "Destination \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 62 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1536835027488 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "UFM_STORE:inst14\|_~8 Global clock " "Automatically promoted some destinations of signal \"UFM_STORE:inst14\|_~8\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UFM_STORE:inst14\|wr_addr~0 " "Destination \"UFM_STORE:inst14\|wr_addr~0\" may be non-global or may not use global clock" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 39 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835027488 ""}  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 288 -248 -32 528 "inst14" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1536835027488 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1536835027488 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_RX " "Node \"M_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1536835027497 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_TX " "Node \"M_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1536835027497 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1536835027497 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536835027497 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536835027612 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SDA a permanently enabled " "Pin G_SDA has a permanently enabled output enable" {  } { { "/home/nick/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nick/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { G_SDA } } } { "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SDA" } } } } { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 568 -144 32 584 "G_SDA" "" } } } } { "temporary_test_loc" "" { Generic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/" { { 0 { 0 ""} 0 1921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536835027613 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1536835027613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 5 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1216 " "Peak virtual memory: 1216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835027637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:37:07 2018 " "Processing ended: Thu Sep 13 13:37:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835027637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835027637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835027637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536835027637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1536835028433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835028435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:37:08 2018 " "Processing started: Thu Sep 13 13:37:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835028435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536835028435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536835028436 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1536835028479 ""}
{ "Info" "0" "" "Project  = MAXV_v56_I2C" {  } {  } 0 0 "Project  = MAXV_v56_I2C" 0 0 "Fitter" 0 0 1536835028480 ""}
{ "Info" "0" "" "Revision = MAXV_FULL" {  } {  } 0 0 "Revision = MAXV_FULL" 0 0 "Fitter" 0 0 1536835028480 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1536835028526 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1536835028526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1536835028528 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAXV_FULL 5M240ZT100I5 " "Selected device 5M240ZT100I5 for design \"MAXV_FULL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536835028537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536835028597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536835028597 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1536835028626 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C5 " "Device 5M570ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536835028676 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536835028676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAXV_FULL.sdc " "Synopsys Design Constraints File file not found: 'MAXV_FULL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1536835028716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1536835028717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1536835028718 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1536835028719 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1536835028722 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1536835028722 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536835028722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536835028722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc " " 181.818 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536835028722 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1536835028722 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536835028727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536835028728 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1536835028731 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component\|wire_maxii_ufm_block1_osc Global clock " "Automatically promoted some destinations of signal \"UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component\|wire_maxii_ufm_block1_osc\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UFM_STORE:inst14\|UFM_drclk~2 " "Destination \"UFM_STORE:inst14\|UFM_drclk~2\" may be non-global or may not use global clock" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 177 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028743 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UFM_STORE:inst14\|UFM_arclk " "Destination \"UFM_STORE:inst14\|UFM_arclk\" may be non-global or may not use global clock" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 171 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028743 ""}  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 71 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1536835028743 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "read_max44009:inst1\|idle Global clock " "Automatically promoted some destinations of signal \"read_max44009:inst1\|idle\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|idle " "Destination \"read_max44009:inst1\|idle\" may be non-global or may not use global clock" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MAX_MUX_VHDL:inst\|MAX_SCL~0 " "Destination \"MAX_MUX_VHDL:inst\|MAX_SCL~0\" may be non-global or may not use global clock" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|idle~0 " "Destination \"read_max44009:inst1\|idle~0\" may be non-global or may not use global clock" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|_~11 " "Destination \"read_max44009:inst1\|_~11\" may be non-global or may not use global clock" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 288 512 624 "inst1" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MAX_MUX_VHDL:inst\|MAX_SDA~2 " "Destination \"MAX_MUX_VHDL:inst\|MAX_SDA~2\" may be non-global or may not use global clock" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella0 " "Destination \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 62 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella2 " "Destination \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 62 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella1 " "Destination \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 62 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1536835028744 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "UFM_STORE:inst14\|_~8 Global clock " "Automatically promoted some destinations of signal \"UFM_STORE:inst14\|_~8\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UFM_STORE:inst14\|wr_addr~0 " "Destination \"UFM_STORE:inst14\|wr_addr~0\" may be non-global or may not use global clock" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 39 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1536835028744 ""}  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 288 -248 -32 528 "inst14" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1536835028744 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1536835028744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1536835028745 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1536835028762 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1536835028790 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1536835028790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1536835028791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536835028791 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_RX " "Node \"M_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1536835028801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_TX " "Node \"M_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1536835028801 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1536835028801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536835028801 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1536835028806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536835028895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536835029026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536835029028 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536835029101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536835029101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536835029130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1536835029259 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536835029259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1536835029293 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1536835029293 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1536835029293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536835029294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1536835029307 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536835029312 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536835029324 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SDA a permanently enabled " "Pin G_SDA has a permanently enabled output enable" {  } { { "/home/nick/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nick/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { G_SDA } } } { "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nick/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SDA" } } } } { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 568 -144 32 584 "G_SDA" "" } } } } { "temporary_test_loc" "" { Generic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/" { { 0 { 0 ""} 0 1921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536835029325 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1536835029325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nick/Quartus/BOUY_v56DM_I2C_lake/output_files/MAXV_FULL.fit.smsg " "Generated suppressed messages file /home/nick/Quartus/BOUY_v56DM_I2C_lake/output_files/MAXV_FULL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536835029351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835029368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:37:09 2018 " "Processing ended: Thu Sep 13 13:37:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835029368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835029368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835029368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536835029368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1536835030188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835030191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:37:10 2018 " "Processing started: Thu Sep 13 13:37:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835030191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1536835030191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1536835030191 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1536835030393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1536835030396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "797 " "Peak virtual memory: 797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835030445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:37:10 2018 " "Processing ended: Thu Sep 13 13:37:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835030445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835030445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835030445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1536835030445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1536835030554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1536835031182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835031184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:37:10 2018 " "Processing started: Thu Sep 13 13:37:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835031184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAXV_v56_I2C -c MAXV_FULL " "Command: quartus_sta MAXV_v56_I2C -c MAXV_FULL" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031184 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1536835031228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAXV_FULL.sdc " "Synopsys Design Constraints File file not found: 'MAXV_FULL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031730 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc\} \{inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc\} " "create_clock -period 181.818 -name \{inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc\} \{inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536835031731 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031731 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031732 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1536835031734 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1536835031740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 81.818 " "Worst-case setup slack is 81.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.818               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc  " "   81.818               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -25.712 " "Worst-case hold slack is -25.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.712             -49.171 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc  " "  -25.712             -49.171 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 161.728 " "Worst-case recovery slack is 161.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.728               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc  " "  161.728               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.649 " "Worst-case removal slack is 6.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.649               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc  " "    6.649               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 60.909 " "Worst-case minimum pulse width slack is 60.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.909               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc  " "   60.909               0.000 inst11\|UFM_NONE_altufm_none_qgr_component\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536835031744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031744 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835031775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:37:11 2018 " "Processing ended: Thu Sep 13 13:37:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835031775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835031775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835031775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835031775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536835032550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835032554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:37:12 2018 " "Processing started: Thu Sep 13 13:37:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835032554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1536835032554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1536835032554 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "MAXV_FULL.vho MAXV_FULL_vhd.sdo /home/nick/Quartus/BOUY_v56DM_I2C_lake/simulation/modelsim/ simulation " "Generated files \"MAXV_FULL.vho\" and \"MAXV_FULL_vhd.sdo\" in directory \"/home/nick/Quartus/BOUY_v56DM_I2C_lake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536835032873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835032888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:37:12 2018 " "Processing ended: Thu Sep 13 13:37:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835032888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835032888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835032888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1536835032888 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1536835032997 ""}
