<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0_seq_debug_translator"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0_seq_debug_translator"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dmaster_master_translator"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dmaster_master_translator"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_p2b_adapter.vho"
   type="VHDL"
   library="p2b_adapter" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_b2p_adapter.vho"
   type="VHDL"
   library="b2p_adapter" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_transacto.vho"
   type="VHDL"
   library="transacto" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_p2b.vho"
   type="VHDL"
   library="p2b" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_b2p.vho"
   type="VHDL"
   library="b2p" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_fifo.vho"
   type="VHDL"
   library="fifo" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster_timing_adt.vho"
   type="VHDL"
   library="timing_adt" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_mem_if_dll_arriav.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dll0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_mem_if_dll_arriav.sv"
   type="SYSTEM_VERILOG"
   library="dll0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_mem_if_oct_arriav.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="oct0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_mem_if_oct_arriav.sv"
   type="SYSTEM_VERILOG"
   library="oct0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_controller_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_controller_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_controller_top_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_controller_top_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_afi_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_afi_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_fsm_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_fsm_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_bank_timer.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_bank_timer.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_timers.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_timers.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/alt_rld_refresh.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/alt_rld_refresh.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_beat_valid_fifo.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_beat_valid_fifo.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_parity.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_parity.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_reset_sync.v"
   type="VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_reset_sync.v"
   type="VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_wdata_fifo.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_wdata_fifo.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_wdata_rdata_logic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_wdata_rdata_logic.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_burst_latency_shifter_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_burst_latency_shifter_ctl_bl_is_one.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/memctl_data_if_ctl_bl_is_one_rldramii.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/memctl_data_if_ctl_bl_is_one_rldramii.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_dmaster.vhd"
   type="VHDL"
   library="dmaster" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0.vhd" type="VHDL" library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_irq_mapper.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_cmd_demux_001.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_cmd_demux_002.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_cmd_mux_003.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_cmd_mux_005.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rldramii_s0_mm_interconnect_0_cpu_inst_data_master_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rldramii_s0_mm_interconnect_0_cpu_inst_instruction_master_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_router.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_router_001.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_router_002.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_router_003.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_router_006.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_router_008.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_rsp_demux_003.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_rsp_demux_005.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_rsp_mux_001.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_rsp_mux_002.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rldramii_s0_mm_interconnect_0_sequencer_mem_s1_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_mm_interconnect_0_sequencer_phy_mgr_inst_avl_agent_rsp_fifo.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rldramii_s0_mm_interconnect_0_sequencer_phy_mgr_inst_avl_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rldramii_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rldramii_s0_mm_interconnect_0_seq_bridge_m0_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_seq_bridge.vho"
   type="VHDL"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_ac_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_ac_ROM_reg.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_bitcheck.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_core.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_datamux.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_data_broadcast.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_data_decoder.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_di_buffer.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_di_buffer_wrap.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_dm_decoder.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_generic.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_inst_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_inst_ROM_reg.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_jumplogic.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_lfsr12.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_lfsr36.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_lfsr72.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_pattern_fifo.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_ram.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_ram_csr.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_read_datapath.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_rldram.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/rw_manager_write_decoder.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_data_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/aldec/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_ac_ROM_no_ifdef_params.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_ac_ROM_reg.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_bitcheck.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_core.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_datamux.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_data_broadcast.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_data_decoder.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_di_buffer.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_di_buffer_wrap.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_dm_decoder.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_generic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_inst_ROM_no_ifdef_params.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_inst_ROM_reg.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_jumplogic.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_lfsr12.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_lfsr36.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_lfsr72.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_pattern_fifo.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_ram.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_ram_csr.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_read_datapath.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_rldram.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/rw_manager_write_decoder.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_data_mgr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_acv_phase_decode.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_reg_file.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_siii_phase_decode.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_sv_phase_decode.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/afi_mux_rldramx.v"
   type="VERILOG_ENCRYPT"
   library="m0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/afi_mux_rldramx.v"
   type="VERILOG"
   library="m0"
   simulator="ncsim, vcs, riviera" />
 <file path="RLDRAMII_sim/RLDRAMII/RLDRAMII_p0.vho" type="VHDL" library="p0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_p0_sim_delay.vhd"
   type="VHDL"
   library="p0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_p0_altdqdqs.vhd"
   type="VHDL"
   library="p0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/mentor/altdq_dqs2_acv_arriav.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="p0"
   simulator="modelsim" />
 <file
   path="RLDRAMII_sim/RLDRAMII/altdq_dqs2_acv_arriav.sv"
   type="SYSTEM_VERILOG"
   library="p0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_p0_altdqdqs_r.vhd"
   type="VHDL"
   library="p0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_pll0.vho"
   type="VHDL"
   library="pll0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_pll0_sim_delay.vhd"
   type="VHDL"
   library="pll0" />
 <file
   path="RLDRAMII_sim/RLDRAMII/RLDRAMII_0002.vhd"
   type="VHDL"
   library="RLDRAMII" />
 <file path="RLDRAMII_sim/RLDRAMII.vhd" type="VHDL" />
 <topLevel name="RLDRAMII" />
 <deviceFamily name="arriav" />
 <modelMap controllerPath="RLDRAMII" modelPath="RLDRAMII" />
</simPackage>
