ARM W+RWC+dsb.st+dsb+dmb.st
"DSB.STdWW Rfe DSBdRR Fre DMB.STdWR Fre"
Cycle=Rfe DSBdRR Fre DMB.STdWR Fre DSB.STdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Rf Fr Fr
Orig=DSB.STdWW Rfe DSBdRR Fre DMB.STdWR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 MOV R0,#1    | LDR R0,[%y1] | MOV R0,#1    ;
 STR R0,[%x0] | DSB          | STR R0,[%z2] ;
 DSB ST       | LDR R1,[%z1] | DMB ST       ;
 MOV R1,#1    |              | LDR R1,[%x2] ;
 STR R1,[%y0] |              |              ;
exists
(1:R0=1 /\ 1:R1=0 /\ 2:R1=0)
