#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 26 12:43:52 2024
# Process ID: 15152
# Current directory: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16784 C:\Users\user\Documents\GitHub\SecuCepaLock_RTL_Team_Project\SPL\SPL.xpr
# Log file: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kimhk/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/user/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/kimhk/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 816.246 ; gain = 184.469
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 26 12:49:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/synth_1/runme.log
[Mon Aug 26 12:49:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 26 12:50:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/synth_1/runme.log
[Mon Aug 26 12:50:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Aug 26 12:54:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1297.340 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.340 ; gain = 230.227
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 26 13:41:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/synth_1/runme.log
[Mon Aug 26 13:41:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.runs/impl_1/runme.log
open_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 14:26:04 2024...
