
*** Running vivado
    with args -log ethernet_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ethernet_test.tcl -notrace
Command: synth_design -top ethernet_test -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.344 ; gain = 97.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/ethernet_test.v:5]
INFO: [Synth 8-6157] synthesizing module 'udp' [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/udp.v:5]
INFO: [Synth 8-6157] synthesizing module 'ipsend' [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/ipsend.v:6]
	Parameter idle bound to: 4'b0000 
	Parameter start bound to: 4'b0001 
	Parameter make bound to: 4'b0010 
	Parameter send55 bound to: 4'b0011 
	Parameter sendmac bound to: 4'b0100 
	Parameter sendheader bound to: 4'b0101 
	Parameter senddata bound to: 4'b0110 
	Parameter sendcrc bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'ipsend' (1#1) [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/ipsend.v:6]
INFO: [Synth 8-6157] synthesizing module 'crc' [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (2#1) [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'iprecieve' [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:5]
	Parameter idle bound to: 4'b0000 
	Parameter six_55 bound to: 4'b0001 
	Parameter spd_d5 bound to: 4'b0010 
	Parameter rx_mac bound to: 4'b0011 
	Parameter rx_IP_Protocol bound to: 4'b0100 
	Parameter rx_IP_layer bound to: 4'b0101 
	Parameter rx_UDP_layer bound to: 4'b0110 
	Parameter rx_data bound to: 4'b0111 
	Parameter rx_finish bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'iprecieve' (3#1) [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:5]
INFO: [Synth 8-6155] done synthesizing module 'udp' (4#1) [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/udp.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/synth_1/.Xil/Vivado-12292-evelovely/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (5#1) [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/synth_1/.Xil/Vivado-12292-evelovely/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-3848] Net e_mdc in module/entity ethernet_test does not have driver. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/ethernet_test.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (6#1) [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/ethernet_test.v:5]
WARNING: [Synth 8-3917] design ethernet_test has port e_reset driven by constant 1
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_mdc
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_mdio
WARNING: [Synth 8-3331] design ethernet_test has unconnected port fpga_gclk
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_rxer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.301 ; gain = 152.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.301 ; gain = 152.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.301 ; gain = 152.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'ram_inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'ram_inst'
Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:4]
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ethernet_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 839.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ip_header" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crcen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crcre" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tx_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "check_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mac_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'ipsend'
WARNING: [Synth 8-6014] Unused sequential element i_reg_rep was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/ipsend.v:103]
WARNING: [Synth 8-3936] Found unconnected internal register 'mymac_reg' and it is trimmed from '96' to '88' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'myIP_Prtcl_reg' and it is trimmed from '16' to '8' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:113]
WARNING: [Synth 8-3936] Found unconnected internal register 'myIP_layer_reg' and it is trimmed from '160' to '152' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:130]
WARNING: [Synth 8-3936] Found unconnected internal register 'myUDP_layer_reg' and it is trimmed from '64' to '56' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:148]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'iprecieve'
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_receive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_total_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ram_wr_finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'ipsend'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                  six_55 |                             0001 |                             0001
                  spd_d5 |                             0010 |                             0010
                  rx_mac |                             0011 |                             0011
          rx_IP_Protocol |                             0100 |                             0100
             rx_IP_layer |                             0101 |                             0101
            rx_UDP_layer |                             0110 |                             0110
                 rx_data |                             0111 |                             0111
               rx_finish |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'iprecieve'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	  10 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              152 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  15 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ethernet_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ipsend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	  10 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  15 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 14    
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module iprecieve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              152 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "check_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "time_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/board_mac_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:98]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/pc_mac_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:99]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/myIP_Prtcl_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:113]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/IP_Prtcl_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:117]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/valid_ip_P_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:57]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/pc_IP_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:144]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/board_IP_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:145]
WARNING: [Synth 8-6014] Unused sequential element u1/iprecieve_inst/UDP_layer_reg was removed.  [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:152]
WARNING: [Synth 8-3936] Found unconnected internal register 'u1/iprecieve_inst/myUDP_layer_reg' and it is trimmed from '56' to '48' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u1/iprecieve_inst/IP_layer_reg' and it is trimmed from '160' to '144' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:134]
WARNING: [Synth 8-3936] Found unconnected internal register 'u1/iprecieve_inst/myIP_layer_reg' and it is trimmed from '152' to '144' bits. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/iprecieve.v:130]
WARNING: [Synth 8-3917] design ethernet_test has port e_reset driven by constant 1
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_mdc
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_mdio
WARNING: [Synth 8-3331] design ethernet_test has unconnected port fpga_gclk
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_rxer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txc
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[1]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[3]' (FDRE_1) to 'ram_data_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[4]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[5]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[6]' (FDRE_1) to 'ram_data_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[7]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[12]' (FDRE_1) to 'ram_data_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[13]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[15]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[17]' (FDRE_1) to 'ram_data_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[19]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[20]' (FDRE_1) to 'ram_data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_data_i_reg[21]' (FDRE_1) to 'ram_data_i_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_data_i_reg[23] )
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[24]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[25]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[25]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[26]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[27]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[27]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[28]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[28]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[29]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[30]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[31]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[20]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[21]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/check_buffer_reg[22]' (FDE_1) to 'u1/ipsend_inst/check_buffer_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/ipsend_inst/check_buffer_reg[23] )
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][24]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][24]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][24]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][24]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][24]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][16]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][16]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][16]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][16]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][16]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][8]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][8]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][8]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][8]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][0]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][0]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][0]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][0]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[6][8]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[6][0]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][25]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][25]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][25]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][25]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][25]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][17]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][17]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][17]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][17]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][17]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][9]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][9]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][9]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][9]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][1]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][1]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][1]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][1]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[6][9]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[6][1]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][26]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][26]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][26]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][26]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][26]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][18]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][18]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][18]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][18]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][18]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][10]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][10]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][10]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][10]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][2]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][2]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][2]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][2]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[6][10]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[6][2]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][27]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][27]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][27]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][27]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][27]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][19]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[2][19]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[0][19]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][19]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][19]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][11]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][11]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[5][11]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[4][11]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[3][3]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u1/ipsend_inst/ip_header_reg[1][3]' (FDE_1) to 'u1/ipsend_inst/ip_header_reg[0][20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/ipsend_inst/ip_header_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/ipsend_inst/ip_header_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/ipsend_inst/ip_header_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/ipsend_inst/ip_header_reg[6][7] )
WARNING: [Synth 8-3332] Sequential element (u1/ipsend_inst/check_buffer_reg[23]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/ipsend_inst/ip_header_reg[2][31]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/ipsend_inst/ip_header_reg[2][23]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/ipsend_inst/ip_header_reg[5][7]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/ipsend_inst/ip_header_reg[6][7]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[47]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[46]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[45]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[44]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[43]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[42]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[41]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[40]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[39]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[38]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[37]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[36]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[35]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[34]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[33]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[32]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[31]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[30]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[29]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[28]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[27]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[26]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[25]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myUDP_layer_reg[24]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[143]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[142]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[141]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[140]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[139]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[138]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[137]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/myIP_layer_reg[136]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[127]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[126]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[125]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[124]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[123]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[122]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[121]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[120]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[119]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[118]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[117]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[116]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[115]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[114]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[113]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[112]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[111]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[110]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[109]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[108]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[107]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[106]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[105]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[104]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[103]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[102]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[101]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[100]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[99]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[98]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[97]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[96]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[95]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[94]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[93]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[92]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[91]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[90]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[89]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[88]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[87]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[86]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[85]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[84]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[83]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[82]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[81]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[80]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[79]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[78]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[77]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[76]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[75]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[74]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[73]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[72]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[71]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[70]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[69]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[68]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[67]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[66]) is unused and will be removed from module ethernet_test.
WARNING: [Synth 8-3332] Sequential element (u1/iprecieve_inst/IP_layer_reg[65]) is unused and will be removed from module ethernet_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 839.910 ; gain = 493.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ethernet_test | u1/iprecieve_inst/mymac_reg[47]       | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ethernet_test | u1/iprecieve_inst/myIP_layer_reg[127] | 16     | 8     | NO           | NO                 | YES               | 8      | 0       | 
+--------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    53|
|4     |LUT1           |    41|
|5     |LUT2           |   109|
|6     |LUT3           |   102|
|7     |LUT4           |    85|
|8     |LUT5           |    84|
|9     |LUT6           |   199|
|10    |SRL16E         |    16|
|11    |FDPE           |    32|
|12    |FDRE           |   462|
|13    |FD_1           |     3|
|14    |IBUF           |    11|
|15    |OBUF           |    12|
|16    |OBUFT          |     1|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |  1243|
|2     |  u1               |udp       |  1117|
|3     |    crc_inst       |crc       |    65|
|4     |    iprecieve_inst |iprecieve |   493|
|5     |    ipsend_inst    |ipsend    |   559|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 861.563 ; gain = 514.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 861.563 ; gain = 174.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 861.563 ; gain = 514.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FD_1 => FDRE (inverted pins: C): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 861.563 ; gain = 526.371
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/synth_1/ethernet_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_test_utilization_synth.rpt -pb ethernet_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 861.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan  6 22:24:50 2019...
