#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 14:19:06 2020
# Process ID: 2152
# Current directory: c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex
# Command line: vivado.exe -notrace -source c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/.Xil/axi_fifo_mm_s_0/tmp_axi_fifo_mm_s_0.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_ex.tcl
# Log file: c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/vivado.log
# Journal file: c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/.Xil/axi_fifo_mm_s_0/tmp_axi_fifo_mm_s_0.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.977 ; gain = 189.832
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/imports/data.coe' provided. It will be converted relative to IP Instance files '../../../../imports/data.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/imports/addr.coe' provided. It will be converted relative to IP Instance files '../../../../imports/addr.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/imports/mask.coe' provided. It will be converted relative to IP Instance files '../../../../imports/mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/imports/ctrl.coe' provided. It will be converted relative to IP Instance files '../../../../imports/ctrl.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atg_lite_agent'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'atg_lite_agent'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'atg_lite_agent'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'atg_lite_agent'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_fifo_mm_s_0'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_data.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xsim/atg_lite_agent_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_data.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/modelsim/atg_lite_agent_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_data.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/questa/atg_lite_agent_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_data.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/ies/atg_lite_agent_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_data.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/vcs/atg_lite_agent_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_data.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/riviera/atg_lite_agent_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/activehdl/atg_lite_agent.sh'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/activehdl/data.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/activehdl/addr.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/activehdl/mask.coe'
INFO: [SIM-utils-43] Exported 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/activehdl/ctrl.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/atg_lite_agent/xcelium/atg_lite_agent.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/xsim/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/modelsim/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/questa/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/ies/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/vcs/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/riviera/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/activehdl/axi_fifo_mm_s_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/axi_fifo_mm_s_0_ex.ip_user_files/sim_scripts/axi_fifo_mm_s_0/xcelium/axi_fifo_mm_s_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 14:20:40 2020...
