<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: PPCISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_2086dcdd15b45ac0451af4b56bc087e9.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the interfaces that PPC uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPC_8h.html">PPC.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html">   26</a></span>&#160;  <span class="keyword">namespace </span>PPCISD {</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">   27</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">NodeType</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;      <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">   29</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">      /// FSEL - Traditional three-operand fsel node.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">   33</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">      /// FCFID - The FCFID instruction, taking an f64 operand and producing</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">      /// and f64 value containing the FP representation of the integer that</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">      /// was temporarily in the f64 operand.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">   38</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">      /// Newer FCFID[US] integer-to-floating-point conversion instructions for</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">      /// unsigned integers and single-precision outputs.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">   42</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">      /// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">      /// operand, producing an f64 value containing the integer representation</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">      /// of that FP value.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">   47</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">      /// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">      /// unsigned integers.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">   51</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">      /// Reciprocal estimate instructions (unary FP ops).</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">   54</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <span class="comment">// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="comment">// three v4f32 operands and producing a v4f32 result.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">   58</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">      /// VPERM - The PPC VPERM Instruction.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">   62</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">VPERM</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">      /// The CMPB instruction (takes two operands of i32 or i64).</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d">   65</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">      /// Hi/Lo - These represent the high and low 16-bit parts of a global</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">      /// address respectively.  These nodes have two operands, the first of</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">      /// which must be a TargetGlobalAddress, and the second of which must be a</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">      /// Constant.  Selected naively, these turn into &#39;lis G+C&#39; and &#39;li G+C&#39;,</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">      /// though these are usually folded into other nodes.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">   72</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">Hi</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">Lo</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">   74</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">      /// The following two target-specific nodes are used for calls through</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">      /// function pointers in the 64-bit SVR4 ABI.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span><span class="comment"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">      /// Like a regular LOAD but additionally taking/producing a flag.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">   80</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">LOAD</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">      /// Like LOAD (taking/producing a flag), but using r2 as hard-coded</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">      /// destination.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">   84</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">LOAD_TOC</a>,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">      /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">      /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">      /// compute an allocation on the stack.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">   89</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">      /// GlobalBaseReg - On Darwin, this node represents the result of the mflr</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">      /// at function entry, used for PIC code.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">   93</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">      /// These nodes represent the 32-bit PPC shifts that operate on 6-bit</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">      /// shift amounts.  These nodes are generated by the multi-precision shift</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">      /// code.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">   98</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">SRL</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">      /// The combination of sra[wd]i and addze used to implemented signed</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">      /// integer division by a power of 2. The first operand is the dividend,</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">      /// and the second is the constant shift amount (representing the</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">      /// divisor).</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c">  104</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">      /// CALL - A direct function call.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">      /// CALL_NOP is a call with the special NOP which follows 64-bit</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">      /// SVR4 calls.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">  109</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">      /// CALL_TLS and CALL_NOP_TLS - Versions of CALL and CALL_NOP used</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">      /// to access TLS variables.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7f12a36b0fefd476a09c23158942d1">  113</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7f12a36b0fefd476a09c23158942d1">CALL_TLS</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a07a0ec71dee4d71bbf1eda63113334f3">CALL_NOP_TLS</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">      /// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">      /// MTCTR instruction.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">  117</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">      /// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">      /// BCTRL instruction.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">  121</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">      /// CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">      /// instruction and the TOC reload required on SVR4 PPC64.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca">  125</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">      /// Return with a flag operand, matched by &#39;blr&#39;</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">  128</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">      /// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">      /// This copies the bits corresponding to the specified CRREG into the</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">      /// resultant GPR.  Bits corresponding to other CR regs are undefined.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">  133</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">MFOCRF</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="comment">// FIXME: Remove these once the ANDI glue bug is fixed:</span><span class="comment"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">      /// i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">      /// eq or gt bit of CR0 after executing andi. x, 1. This is used to</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">      /// implement truncation of i32 or i64 to i1.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">  139</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">ANDIo_1_EQ_BIT</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">ANDIo_1_GT_BIT</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="comment">// READ_TIME_BASE - A read of the 64-bit time-base register on a 32-bit</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="comment">// target (returns (Lo, Hi)). It takes a chain operand.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a">  143</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">  146</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">  149</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">      /// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">      /// instructions.  For lack of better number, we use the opcode number</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">      /// encoding for the OPC field to identify the compare.  For example, 838</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">      /// is VCMPGTSH.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">  155</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">VCMP</a>,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">      /// RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">      /// altivec VCMP*o instructions.  For lack of better number, we use the</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">      /// opcode number encoding for the OPC field to identify the compare.  For</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">      /// example, 838 is VCMPGTSH.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">  161</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">VCMPo</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">      /// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">      /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">      /// condition register to branch on, OPC is the branch opcode to use (e.g.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">      /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">      /// an optional input flag argument.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">  168</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">      /// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">      /// loops.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">  172</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">BDZ</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">      /// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">      /// towards zero.  Used only as part of the long double-to-int</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">      /// conversion sequence.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">  177</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">      /// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">  180</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">MFFS</a>,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">      /// LARX = This corresponds to PPC l{w|d}arx instrcution: load and</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">      /// reserve indexed. This is used to implement atomic operations.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">  184</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">LARX</a>,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">      /// STCX = This corresponds to PPC stcx. instrcution: store conditional</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">      /// indexed. This is used to implement atomic operations.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">  188</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">STCX</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">      /// TC_RETURN - A tail call return.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">      ///   operand #0 chain</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">      ///   operand #1 callee (register or absolute)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">      ///   operand #2 stack adjustment</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">      ///   operand #3 optional in flag</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">  195</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">      /// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">  198</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">  199</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">      /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by initial-exec TLS</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">      /// on PPC32.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">  203</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">      /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by general dynamic and</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">      /// local dynamic TLS  on PPC32.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c">  207</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">      /// G8RC = ADDIS_GOT_TPREL_HA %X2, Symbol - Used by the initial-exec</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">      /// TLS model, produces an ADDIS8 instruction that adds the GOT</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">      /// base to sym\@got\@tprel\@ha.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">  212</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">      /// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">      /// TLS model, produces a LD instruction with base register G8RReg</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">      /// and offset sym\@got\@tprel\@l.  This completes the addition that</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">      /// finds the offset of &quot;sym&quot; relative to the thread pointer.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">  218</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">      /// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">      /// model, produces an ADD instruction that adds the contents of</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">      /// G8RReg to the thread pointer.  Symbol contains a relocation</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">      /// sym\@tls which is to be replaced by the thread pointer and</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">      /// identifies to the linker that the instruction is part of a</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">      /// TLS sequence.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">  226</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">      /// G8RC = ADDIS_TLSGD_HA %X2, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">      /// register to sym\@got\@tlsgd\@ha.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">  231</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">      /// G8RC = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">      /// sym\@got\@tlsgd\@l.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">  236</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">      /// G8RC = ADDIS_TLSLD_HA %X2, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">      /// register to sym\@got\@tlsld\@ha.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">  241</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">      /// G8RC = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">      /// sym\@got\@tlsld\@l.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">  246</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">      /// G8RC = ADDIS_DTPREL_HA %X3, Symbol, Chain - For the</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">      /// local-dynamic TLS model, produces an ADDIS8 instruction</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">      /// that adds X3 to sym\@dtprel\@ha. The Chain operand is needed</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">      /// to tie this in place following a copy to %X3 from the result</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">      /// of a GET_TLSLD_ADDR.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">  253</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">      /// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">      /// sym\@got\@dtprel\@l.</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">  258</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">      /// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">      /// during instruction selection to optimize a BUILD_VECTOR into</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">      /// operations on splats.  This is necessary to avoid losing these</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">      /// optimizations due to constant folding.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">  264</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">      /// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">      /// operand identifies the operating system entry point.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">  268</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">      /// VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">      /// endian.  Maps to an xxswapd instruction that corrects an lxvd2x</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">      /// or stxvd2x instruction.  The chain is necessary because the</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">      /// sequence replaces a load and needs to provide the same number</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">      /// of outputs.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49">  275</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">      /// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">      /// byte-swapping store instruction.  It byte-swaps the low &quot;Type&quot; bits of</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">      /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">      /// i32.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">  281</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">      /// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">      /// byte-swapping load instruction.  It loads &quot;Type&quot; bits, byte swaps it,</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">      /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">      /// or i32.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">  287</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">LBRX</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">      /// STFIWX - The STFIWX instruction.  The first operand is an input token</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">      /// chain, then an f64 value to store, then an address to store it to.</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">  291</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">      /// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">      /// load which sign-extends from a 32-bit integer value into the</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">      /// destination 64-bit register.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">  296</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>,</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">      /// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">      /// load which zero-extends from a 32-bit integer value into the</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">      /// destination 64-bit register.</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">  301</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>,</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">      /// G8RC = ADDIS_TOC_HA %X2, Symbol - For medium and large code model,</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">      /// produces an ADDIS8 instruction that adds the TOC base register to</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">      /// sym\@toc\@ha.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">  306</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">ADDIS_TOC_HA</a>,</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">      /// G8RC = LD_TOC_L Symbol, G8RReg - For medium and large code model,</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">      /// produces a LD instruction with base register G8RReg and offset</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">      /// sym\@toc\@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">  311</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">LD_TOC_L</a>,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">      /// G8RC = ADDI_TOC_L G8RReg, Symbol - For medium code model, produces</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">      /// an ADDI8 instruction that adds G8RReg to sym\@toc\@l.</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">      /// Preceded by an ADDIS_TOC_HA to form a full 32-bit offset.</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">  316</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">ADDI_TOC_L</a>,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">      /// VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">      /// Maps directly to an lxvd2x instruction that will be followed by</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">      /// an xxswapd.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f">  321</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">      /// CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">      /// Maps directly to an stxvd2x instruction that will be preceded by</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">      /// an xxswapd.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a">  326</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    };</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span>PPC {<span class="comment"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">    /// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">    /// VPKUHUM instruction.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                              SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">    /// isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">    /// VPKUWUM instruction.</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a>(ShuffleVectorSDNode *N, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                              SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">    /// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a>(ShuffleVectorSDNode *N, <span class="keywordtype">unsigned</span> UnitSize,</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                            <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">    /// isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">    /// a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a>(ShuffleVectorSDNode *N, <span class="keywordtype">unsigned</span> UnitSize,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                            <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">    /// isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">    /// shift amount, otherwise return -1.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a>(SDNode *N, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                            SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">    /// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">    /// specifies a splat of a single element that is suitable for input to</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">    /// VSPLTB/VSPLTH/VSPLTW.</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a>(ShuffleVectorSDNode *N, <span class="keywordtype">unsigned</span> EltSize);</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">    /// isAllNegativeZeroVector - Returns true if all elements of build_vector</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">    /// are -0.0.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a96b493b8aa609c1c5c83e21dde6bf3d0">isAllNegativeZeroVector</a>(SDNode *N);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">    /// getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">    /// specified isSplatShuffleMask VECTOR_SHUFFLE mask.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">getVSPLTImmediate</a>(SDNode *N, <span class="keywordtype">unsigned</span> EltSize, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">    /// get_VSPLTI_elt - If this is a build_vector of constants which can be</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">    /// formed by using a vspltis[bhw] instruction of the specified element</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">    /// size, return the constant being splatted.  The ByteSize field indicates</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">    /// the number of bytes of each element [124] -&gt; [bhw].</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span>    SDValue <a class="code" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a>(SDNode *N, <span class="keywordtype">unsigned</span> ByteSize, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  }</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">class </span>PPCSubtarget;</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html">  378</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#afdb883a59653b680d4abeb38d137f12f">PPCTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;TM);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">    /// getTargetNodeName() - This method returns the name of a target specific</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">    /// DAG node.</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3c48753b4adaf517dee29ec286e15d4d">  388</a></span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3c48753b4adaf517dee29ec286e15d4d">getScalarShiftAmountTy</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LHSTy)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>; }</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">  390</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">isCheapToSpeculateCttz</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">  394</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">isCheapToSpeculateCtlz</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    }</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">    /// getSetCCResultType - Return the ISD::SETCC ValueType</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ab49cf48bc1ad9edf3b7b89c943857371">getSetCCResultType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">    /// Return true if target always beneficiates from combining into FMA for a</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">    /// given value type. This must typically return false on targets where FMA</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">    /// takes more cycles to execute than FADD.</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">enableAggressiveFMAFusion</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">    /// can be legally represented as pre-indexed load / store address.</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">getPreIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                   <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">    /// SelectAddressRegReg - Given the specified addressed, check to see if it</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">    /// can be represented as an indexed [r+r] operation.  Returns false if it</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">    /// can be more efficiently represented with [r+imm].</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a82ce354ab2e296919fb5052cb69191ff">SelectAddressRegReg</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">    /// SelectAddressRegImm - Returns true if the address N can be represented</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">    /// by a base register plus a signed 16-bit displacement [r+imm], and if it</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">    /// is not better represented as reg+reg.  If Aligned is true, only accept</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">    /// displacements suitable for STD and friends, i.e. multiples of 4.</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a27a0a04d07a0d178bdbc7fa1b4c5b373">SelectAddressRegImm</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> Aligned) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">    /// SelectAddressRegRegOnly - Given the specified addressed, force it to be</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">    /// represented as an indexed [r+r] operation.</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aee1e7fbaa86db98a24b2971b90ec06bb">SelectAddressRegRegOnly</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a4f38ed3108a79a3a939a93391130d105">getSchedulingPreference</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">    /// LowerOperation - Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;Results,</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3aed5364c7d37f226a7fce0c48e0964d">expandVSXLoadForLE</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a4bf53cdefc3e649620d40a95aadd149d">expandVSXStoreForLE</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a0b795b3d4a58db0a4c659537fa071d0a">BuildSDIVPow2</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                          std::vector&lt;SDNode *&gt; *Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a632ece365fc5077e83e40d5efa40e6fd">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a5c53af6ab81786401c108878ff4fb48a">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                       <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                       <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne,</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                       <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#abc102b8f36425a29d907d991d28fdf01">getPrefLoopAlignment</a>(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a>* <a class="code" href="classllvm_1_1PPCTargetLowering.html#a378f1eae2050c57c94fc077ae0679fcd">emitLeadingFence</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord,</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                  <span class="keywordtype">bool</span> IsStore, <span class="keywordtype">bool</span> IsLoad) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a>* <a class="code" href="classllvm_1_1PPCTargetLowering.html#aed17a91b3ca710344f79c13a3640b38f">emitTrailingFence</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord,</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                   <span class="keywordtype">bool</span> IsStore, <span class="keywordtype">bool</span> IsLoad) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <a class="code" href="classllvm_1_1PPCTargetLowering.html#a766282a9a561dad9abb7bc1922fb55a0">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a3f5d885e224a662b768922cae5006577">EmitAtomicBinary</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <span class="keywordtype">bool</span> <a class="code" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>,</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                        <span class="keywordtype">unsigned</span> BinOpcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a143d6f7b5867578ea676ecdf2f9ff9ac">EmitPartwordAtomicBinary</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                            <span class="keywordtype">bool</span> is8bit, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#aa16376b7fb2318ea5369305cc1defd2c">emitEHSjLjSetJmp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a97bf9e73e3051c15442feeba88bb0e1d">emitEHSjLjLongJmp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#a29a161b41c69b78674a33397ee16d8b7">getConstraintType</a>(<span class="keyword">const</span> std::string &amp;Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">getSingleConstraintMatchWeight</a>(</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    std::pair&lt;unsigned, const TargetRegisterClass*&gt;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <a class="code" href="classllvm_1_1PPCTargetLowering.html#abd0eb61b521d2cfe8cabf1382481ad58">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> std::string &amp;Constraint,</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                   <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">    /// getByValTypeAlignment - Return the desired alignment for ByVal aggregate</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">    /// function arguments in the caller parameter area.  This is the actual</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">    /// alignment, not its logarithm.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a59ad1f758337c9fcc6acddbffecd436a">getByValTypeAlignment</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                      std::string &amp;Constraint,</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a74cc2fce60177556313634771e2df3ef">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">    /// isLegalICmpImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">isLegalICmpImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">    /// isLegalAddImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">isLegalAddImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">    /// isTruncateFree - Return true if it&#39;s free to truncate a value of</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">    /// type Ty1 to type Ty2. e.g. On PPC it&#39;s free to truncate a i64 value in</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">    /// register X1 to i32 by referencing its sub-register R1.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a4ba823911ee32a35a1a7a2e12f3289f7">isFPExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">    /// \brief Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                           <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a9c9693e6e8d10fc782833b104ae0dc67">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;Info,</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">    /// getOptimalMemOpType - Returns the target specific optimal type for load</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">    /// and store operations as a result of memset, memcpy, and memmove</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">    /// lowering. If DstAlign is zero that means it&#39;s safe to destination</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">    /// means there isn&#39;t a need to check it against alignment requirement,</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">    /// probably because the source does not need to be loaded. If &#39;IsMemset&#39; is</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">    /// true, that means it&#39;s expanding a memset. If &#39;ZeroMemset&#39; is true, that</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">    /// means it&#39;s a memset of zero. &#39;MemcpyStrSrc&#39; indicates whether the memcpy</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">    /// source is constant so it does not need to be loaded.</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">    /// target-independent logic.</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#a4a87f9eb24a3eb39ba87c3998a4e61de">getOptimalMemOpType</a>(uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                        <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                        <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">    /// Is unaligned memory access allowed for the given type, and is it fast</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">    /// relative to software emulation.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a769fc64bc751481a48b61c0293f842d4">allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                        <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a> = 1,</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                        <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">    /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">    /// expanded to fmul + fadd.</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad834320ec2b8e1665adfd082eaada868">isFMAFasterThanFMulAndFAdd</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">getScratchRegisters</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">// Should we expand the build vector with shuffles?</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">shouldExpandBuildVectorWithShuffles</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                        <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">    /// createFastISel - This method returns a target-specific FastISel object,</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; instruction selection.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">    /// \brief Returns true if an argument of type Ty needs to be passed in a</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">    /// contiguous block of registers in calling convention CallConv.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">  587</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">functionArgumentNeedsConsecutiveRegisters</a>(</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="comment">// We support any array type as &quot;consecutive&quot; block in the parameter</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <span class="comment">// save area.  The element type defines the alignment requirement and</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <span class="comment">// whether the argument should go in GPRs, FPRs, or VRs if available.</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="comment">// Note that clang uses this capability both to implement the ELFv2</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      <span class="comment">// homogeneous float/vector aggregate ABI, and to avoid having to use</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="comment">// &quot;byval&quot; when passing aggregates that might fully fit in registers.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      <span class="keywordflow">return</span> Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a9aae7c60b468bcf6db982dc76e6c703a">isArrayTy</a>();</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    }</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keyword">struct </span>ReuseLoadInfo {</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ResChain;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> MPI;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordtype">bool</span> IsInvariant;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keywordtype">unsigned</span> Alignment;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <a class="code" href="structllvm_1_1AAMDNodes.html">AAMDNodes</a> AAInfo;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *<a class="code" href="SIFixSGPRLiveRanges_8cpp.html#a5bd0b30cf15cb8f045b3609589e4222f">Ranges</a>;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      ReuseLoadInfo() : IsInvariant(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), Alignment(0), <a class="code" href="SIFixSGPRLiveRanges_8cpp.html#a5bd0b30cf15cb8f045b3609589e4222f">Ranges</a>(nullptr) {}</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    };</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordtype">bool</span> canReuseLoadAddress(SDValue Op, EVT MemVT, ReuseLoadInfo &amp;RLI,</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                             SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                             <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ET = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordtype">void</span> spliceIntoChain(SDValue ResChain, SDValue NewResChain,</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                         SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordtype">void</span> LowerFP_TO_INTForReuse(SDValue Op, ReuseLoadInfo &amp;RLI,</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                SelectionDAG &amp;DAG, SDLoc dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    SDValue getFramePointerFrameIndex(SelectionDAG &amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    SDValue getReturnAddrFrameIndex(SelectionDAG &amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    IsEligibleForTailCallOptimization(SDValue Callee,</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                      <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CalleeCC,</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                      <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                      SelectionDAG&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    SDValue EmitTailCallLoadFPAndRetAddr(SelectionDAG &amp; DAG,</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                         <span class="keywordtype">int</span> SPDiff,</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                                         SDValue Chain,</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                         SDValue &amp;LROpOut,</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                         SDValue &amp;FPOpOut,</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                         <span class="keywordtype">bool</span> isDarwinABI,</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                         SDLoc dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    SDValue LowerConstantPool(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    SDValue LowerBlockAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    std::pair&lt;SDValue,SDValue&gt; lowerTLSCall(SDValue Op, SDLoc dl,</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                            SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    SDValue LowerJumpTable(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    SDValue LowerSETCC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    SDValue LowerINIT_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    SDValue LowerADJUST_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                         <span class="keyword">const</span> PPCSubtarget &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    SDValue LowerVAARG(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                       <span class="keyword">const</span> PPCSubtarget &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    SDValue LowerVACOPY(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                        <span class="keyword">const</span> PPCSubtarget &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    SDValue LowerSTACKRESTORE(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                <span class="keyword">const</span> PPCSubtarget &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                                      <span class="keyword">const</span> PPCSubtarget &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    SDValue LowerLOAD(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    SDValue LowerTRUNCATE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &amp;DAG, SDLoc dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    SDValue LowerINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    SDValue LowerFLT_ROUNDS_(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    SDValue LowerSHL_PARTS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    SDValue LowerSRL_PARTS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    SDValue LowerSRA_PARTS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    SDValue LowerSCALAR_TO_VECTOR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    SDValue LowerSIGN_EXTEND_INREG(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    SDValue LowerMUL(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    SDValue LowerCallResult(SDValue Chain, SDValue InFlag,</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                            <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                            <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                            SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                            SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    SDValue FinishCall(<a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, SDLoc dl, <span class="keywordtype">bool</span> isTailCall,</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                       <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> IsPatchPoint,</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                       SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                       SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;, 8&gt;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                         &amp;RegsToPass,</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                       SDValue InFlag, SDValue Chain,</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                       SDValue &amp;Callee,</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                       <span class="keywordtype">int</span> SPDiff, <span class="keywordtype">unsigned</span> NumBytes,</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                       SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    SDValue</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      LowerFormalArguments(SDValue Chain,</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                           <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                           <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                           SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                           SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    SDValue</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, MachineFunction &amp;MF,</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                   <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                   <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                   LLVMContext &amp;Context) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    SDValue</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      LowerReturn(SDValue Chain,</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                  <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                  <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                  <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                  SDLoc dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    SDValue</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      extendArgForPPC64(ISD::ArgFlagsTy <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>, EVT ObjectVT, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                        SDValue ArgVal, SDLoc dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    SDValue</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      LowerFormalArguments_Darwin(SDValue Chain,</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                  <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                  <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                  SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                  SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    SDValue</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      LowerFormalArguments_64SVR4(SDValue Chain,</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                                  <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                  <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                                  SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                                  SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    SDValue</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      LowerFormalArguments_32SVR4(SDValue Chain,</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                  <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                  <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                                  SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                                  SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    SDValue</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      createMemcpyOutsideCallSeq(SDValue Arg, SDValue PtrOff,</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                 SDValue CallSeqStart, ISD::ArgFlagsTy <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>,</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                 SelectionDAG &amp;DAG, SDLoc dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    SDValue</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      LowerCall_Darwin(SDValue Chain, SDValue Callee,</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                       <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                       <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> IsPatchPoint,</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                       SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                       SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    SDValue</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      LowerCall_64SVR4(SDValue Chain, SDValue Callee,</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                       <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                       <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> IsPatchPoint,</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                       SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                       SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    SDValue</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    LowerCall_32SVR4(SDValue Chain, SDValue Callee, <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                     <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> IsPatchPoint,</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                     <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                     <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                     <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                     SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                     SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    SDValue lowerEH_SJLJ_SETJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    SDValue lowerEH_SJLJ_LONGJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    SDValue DAGCombineExtBoolTrunc(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    SDValue DAGCombineTruncBoolExt(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    SDValue combineFPToIntToFP(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    SDValue getRsqrtEstimate(SDValue Operand, DAGCombinerInfo &amp;DCI,</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;RefinementSteps,</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                             <span class="keywordtype">bool</span> &amp;UseOneConstNR) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    SDValue getRecipEstimate(SDValue Operand, DAGCombinerInfo &amp;DCI,</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordtype">bool</span> combineRepeatedFPDivisors(<span class="keywordtype">unsigned</span> NumUsers) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *useFastISelCCs(<span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  };</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keyword">namespace </span>PPC {</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    FastISel *<a class="code" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(FunctionLoweringInfo &amp;FuncInfo,</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                             <span class="keyword">const</span> TargetLibraryInfo *LibInfo);</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  }</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a97e7c61d62ac4a08e5bf6a5e132d5369">CC_PPC32_SVR4_Custom_Dummy</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT,</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                                  <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                                  ISD::ArgFlagsTy &amp;ArgFlags,</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                                  CCState &amp;State);</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a8c45daace9a43c45f6de8ce703142dc0">CC_PPC32_SVR4_Custom_AlignArgRegs</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, MVT &amp;ValVT,</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                         MVT &amp;LocVT,</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                         <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                         ISD::ArgFlagsTy &amp;ArgFlags,</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                         CCState &amp;State);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa7c7c20cf17776614af286c301cb0d92">CC_PPC32_SVR4_Custom_AlignFPArgRegs</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, MVT &amp;ValVT,</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                                           MVT &amp;LocVT,</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                                           <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                           ISD::ArgFlagsTy &amp;ArgFlags,</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                                           CCState &amp;State);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;}</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#endif   // LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</span></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">llvm::PPCISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00029">PPCISelLowering.h:29</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00054">SIDefines.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">llvm::PPCISD::FADDRTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00177">PPCISelLowering.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">llvm::PPCISD::FSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00033">PPCISelLowering.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abe7f12a36b0fefd476a09c23158942d1"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7f12a36b0fefd476a09c23158942d1">llvm::PPCISD::CALL_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00113">PPCISelLowering.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a4bf53cdefc3e649620d40a95aadd149d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4bf53cdefc3e649620d40a95aadd149d">llvm::PPCTargetLowering::expandVSXStoreForLE</a></div><div class="ttdeci">SDValue expandVSXStoreForLE(SDNode *N, DAGCombinerInfo &amp;DCI) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l08666">PPCISelLowering.cpp:8666</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2cd7fb94f62f409bc4faf2a20e0904eb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">llvm::PPC::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo)</div><div class="ttdef"><b>Definition:</b> <a href="PPCFastISel_8cpp_source.html#l02298">PPCFastISel.cpp:2298</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a1a14301103c8d97e52ed0ca117ea6b65"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">llvm::PPC::get_VSPLTI_elt</a></div><div class="ttdeci">SDValue get_VSPLTI_elt(SDNode *N, unsigned ByteSize, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01121">PPCISelLowering.cpp:1121</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">llvm::PPCISD::CR6SET</a></div><div class="ttdoc">ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00198">PPCISelLowering.h:198</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a766282a9a561dad9abb7bc1922fb55a0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a766282a9a561dad9abb7bc1922fb55a0">llvm::PPCTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l07261">PPCISelLowering.cpp:7261</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">llvm::PPCISD::FCTIWUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00051">PPCISelLowering.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">llvm::PPCISD::LARX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00184">PPCISelLowering.h:184</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">llvm::PPCISD::RET_FLAG</a></div><div class="ttdoc">Return with a flag operand, matched by &#39;blr&#39;. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00128">PPCISelLowering.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">llvm::PPCISD::ADDIS_DTPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00253">PPCISelLowering.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">llvm::PPCISD::ADDI_TLSGD_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00236">PPCISelLowering.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">llvm::PPCISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00072">PPCISelLowering.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">llvm::PPCISD::LBRX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00287">PPCISelLowering.h:287</a></div></div>
<div class="ttc" id="namespacellvm_html_aa7c7c20cf17776614af286c301cb0d92"><div class="ttname"><a href="namespacellvm.html#aa7c7c20cf17776614af286c301cb0d92">llvm::CC_PPC32_SVR4_Custom_AlignFPArgRegs</a></div><div class="ttdeci">bool CC_PPC32_SVR4_Custom_AlignFPArgRegs(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02196">PPCISelLowering.cpp:2196</a></div></div>
<div class="ttc" id="PPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a143d6f7b5867578ea676ecdf2f9ff9ac"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a143d6f7b5867578ea676ecdf2f9ff9ac">llvm::PPCTargetLowering::EmitPartwordAtomicBinary</a></div><div class="ttdeci">MachineBasicBlock * EmitPartwordAtomicBinary(MachineInstr *MI, MachineBasicBlock *MBB, bool is8bit, unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l06876">PPCISelLowering.cpp:6876</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a3c48753b4adaf517dee29ec286e15d4d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3c48753b4adaf517dee29ec286e15d4d">llvm::PPCTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(EVT LHSTy) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00388">PPCISelLowering.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ab49cf48bc1ad9edf3b7b89c943857371"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab49cf48bc1ad9edf3b7b89c943857371">llvm::PPCTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">getSetCCResultType - Return the ISD::SETCC ValueType </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00840">PPCISelLowering.cpp:840</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a685bfe474ca920468f17fc82cf4664e6"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">llvm::PPCTargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09360">PPCISelLowering.cpp:9360</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">llvm::PPCISD::EH_SJLJ_SETJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00146">PPCISelLowering.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">llvm::PPCISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00072">PPCISelLowering.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f">llvm::PPCISD::LXVD2X</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00321">PPCISelLowering.h:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca">llvm::PPCISD::BCTRL_LOAD_TOC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00125">PPCISelLowering.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01241">Instructions.h:1241</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00104">MipsISelLowering.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00749">ISDOpcodes.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00173">CallingConvLower.h:173</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a">llvm::PPCISD::READ_TIME_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00143">PPCISelLowering.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">llvm::PPCISD::ADDIS_TLSGD_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00231">PPCISelLowering.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Tuple of metadata. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00585">Metadata.h:585</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ad6a695102bd6d1036b8c1e5f5dcdf815"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">llvm::PPCTargetLowering::shouldExpandBuildVectorWithShuffles</a></div><div class="ttdeci">bool shouldExpandBuildVectorWithShuffles(EVT VT, unsigned DefinedValues) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09917">PPCISelLowering.cpp:9917</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">llvm::PPCISD::MFFS</a></div><div class="ttdoc">F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00180">PPCISelLowering.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c">llvm::PPCISD::PPC32_PICGOT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00207">PPCISelLowering.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a7e08a461c58c82e0564d2cd25c6d9990"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">llvm::PPCTargetLowering::getPreIndexedAddressParts</a></div><div class="ttdeci">bool getPreIndexedAddressParts(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01466">PPCISelLowering.cpp:1466</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49">llvm::PPCISD::XXSWAPD</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00275">PPCISelLowering.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aeda0b757f19cd0c67deb589e0ce0cdb9"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">llvm::PPCTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09843">PPCISelLowering.cpp:9843</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01452">SelectionDAGNodes.h:1452</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_ab4b9b94e5b3a646b7374c426406020f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">llvm::PPCISD::ADDIS_TOC_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00306">PPCISelLowering.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">llvm::PPCISD::ADDIS_TLSLD_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00241">PPCISelLowering.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02600">TargetLowering.h:2600</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aee91c58b3a130d49788e05c85b12dce4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">llvm::PPC::isVPKUHUMShuffleMask</a></div><div class="ttdeci">bool isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00880">PPCISelLowering.cpp:880</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">llvm::PPCISD::LD_TOC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00311">PPCISelLowering.h:311</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00121">PPCISelLowering.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a769fc64bc751481a48b61c0293f842d4"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a769fc64bc751481a48b61c0293f842d4">llvm::PPCTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace, unsigned Align=1, bool *Fast=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09851">PPCISelLowering.cpp:9851</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a4ba823911ee32a35a1a7a2e12f3289f7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4ba823911ee32a35a1a7a2e12f3289f7">llvm::PPCTargetLowering::isFPExtFree</a></div><div class="ttdeci">bool isFPExtFree(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09838">PPCISelLowering.cpp:9838</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">llvm::PPCISD::VPERM</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00062">PPCISelLowering.h:62</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_ad7f64bcc544dcefb2e068282af1c549d"><div class="ttname"><a href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00045">LazyValueInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a42c3e42ba7e54738ed292ded0b6e1538"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">llvm::PPCTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00394">PPCISelLowering.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a97bf9e73e3051c15442feeba88bb0e1d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a97bf9e73e3051c15442feeba88bb0e1d">llvm::PPCTargetLowering::emitEHSjLjLongJmp</a></div><div class="ttdeci">MachineBasicBlock * emitEHSjLjLongJmp(MachineInstr *MI, MachineBasicBlock *MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l07155">PPCISelLowering.cpp:7155</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c">llvm::PPCISD::SRA_ADDZE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00104">PPCISelLowering.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a29a161b41c69b78674a33397ee16d8b7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a29a161b41c69b78674a33397ee16d8b7">llvm::PPCTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(const std::string &amp;Constraint) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09328">PPCISelLowering.cpp:9328</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder</a></div><div class="ttdoc">This provides a uniform API for creating instructions and inserting them into a basic block: either a...</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00493">IRBuilder.h:493</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a632ece365fc5077e83e40d5efa40e6fd"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a632ece365fc5077e83e40d5efa40e6fd">llvm::PPCTargetLowering::getRegisterByName</a></div><div class="ttdeci">unsigned getRegisterByName(const char *RegName, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09653">PPCISelLowering.cpp:9653</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">llvm::PPCISD::PPC32_GOT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00203">PPCISelLowering.h:203</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00172">PPCISelLowering.h:172</a></div></div>
<div class="ttc" id="ConvertUTF_8c_html_a3898a228575af19a9b2052f2b3677dce"><div class="ttname"><a href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a></div><div class="ttdeci">#define false</div><div class="ttdef"><b>Definition:</b> <a href="ConvertUTF_8c_source.html#l00065">ConvertUTF.c:65</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00033">Instruction.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02021">TargetLowering.h:2021</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a4f38ed3108a79a3a939a93391130d105"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a4f38ed3108a79a3a939a93391130d105">llvm::TargetLoweringBase::getSchedulingPreference</a></div><div class="ttdeci">Sched::Preference getSchedulingPreference() const </div><div class="ttdoc">Return target scheduling preference. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00341">TargetLowering.h:341</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00037">Instructions.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a3f5d885e224a662b768922cae5006577"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3f5d885e224a662b768922cae5006577">llvm::PPCTargetLowering::EmitAtomicBinary</a></div><div class="ttdeci">MachineBasicBlock * EmitAtomicBinary(MachineInstr *MI, MachineBasicBlock *MBB, bool is64Bit, unsigned BinOpcode) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l06816">PPCISelLowering.cpp:6816</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_abc102b8f36425a29d907d991d28fdf01"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#abc102b8f36425a29d907d991d28fdf01">llvm::PPCTargetLowering::getPrefLoopAlignment</a></div><div class="ttdeci">unsigned getPrefLoopAlignment(MachineLoop *ML) const override</div><div class="ttdoc">Return the preferred loop alignment. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09290">PPCISelLowering.cpp:9290</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">llvm::PPCISD::TOC_ENTRY</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00074">PPCISelLowering.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_accdbc78f9abaa2167777220f59617542"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override</div><div class="ttdoc">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calli...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00587">PPCISelLowering.h:587</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_adf912033ee385662cb4e40bd06206b67"><div class="ttname"><a href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">llvm::PPC::isSplatShuffleMask</a></div><div class="ttdeci">bool isSplatShuffleMask(ShuffleVectorSDNode *N, unsigned EltSize)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01062">PPCISelLowering.cpp:1062</a></div></div>
<div class="ttc" id="classllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00030">FastISel.h:30</a></div></div>
<div class="ttc" id="PPC_8h_html"><div class="ttname"><a href="PPC_8h.html">PPC.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">llvm::PPCISD::STCX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00188">PPCISelLowering.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">llvm::PPCISD::FCTIDUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00051">PPCISelLowering.h:51</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">llvm::PPCISD::FCFID</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00038">PPCISelLowering.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ae03fd553a0f5e640324a7cdddbffb6b8"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">llvm::PPCTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l06642">PPCISelLowering.cpp:6642</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">llvm::PPCISD::ANDIo_1_GT_BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00139">PPCISelLowering.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a7a61d6d5c09da51b4448488e38bd90b5"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">llvm::PPCTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09792">PPCISelLowering.cpp:9792</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">llvm::PPCISD::ADDI_TOC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00316">PPCISelLowering.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00045">MachineLoopInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">llvm::PPCISD::COND_BRANCH</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00168">PPCISelLowering.h:168</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d">llvm::PPCISD::CMPB</a></div><div class="ttdoc">The CMPB instruction (takes two operands of i32 or i64). </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00065">PPCISelLowering.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a59ad1f758337c9fcc6acddbffecd436a"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a59ad1f758337c9fcc6acddbffecd436a">llvm::PPCTargetLowering::getByValTypeAlignment</a></div><div class="ttdeci">unsigned getByValTypeAlignment(Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00752">PPCISelLowering.cpp:752</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a4a87f9eb24a3eb39ba87c3998a4e61de"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4a87f9eb24a3eb39ba87c3998a4e61de">llvm::PPCTargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09778">PPCISelLowering.cpp:9778</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">llvm::PPCISD::ADDI_DTPREL_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00258">PPCISelLowering.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a9aae7c60b468bcf6db982dc76e6c703a"><div class="ttname"><a href="classllvm_1_1Type.html#a9aae7c60b468bcf6db982dc76e6c703a">llvm::Type::isArrayTy</a></div><div class="ttdeci">bool isArrayTy() const </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00213">Type.h:213</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">llvm::PPCISD::FRE</a></div><div class="ttdoc">Reciprocal estimate instructions (unary FP ops). </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00054">PPCISelLowering.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a74cc2fce60177556313634771e2df3ef"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a74cc2fce60177556313634771e2df3ef">llvm::PPCTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const AddrMode &amp;AM, Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09550">PPCISelLowering.cpp:9550</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ab27448838ea5635fa836a68c3aa97b29"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">llvm::PPC::isVMRGLShuffleMask</a></div><div class="ttdeci">bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00966">PPCISelLowering.cpp:966</a></div></div>
<div class="ttc" id="namespacellvm_html_a8c45daace9a43c45f6de8ce703142dc0"><div class="ttname"><a href="namespacellvm.html#a8c45daace9a43c45f6de8ce703142dc0">llvm::CC_PPC32_SVR4_Custom_AlignArgRegs</a></div><div class="ttdeci">bool CC_PPC32_SVR4_Custom_AlignArgRegs(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02169">PPCISelLowering.cpp:2169</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ad834320ec2b8e1665adfd082eaada868"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad834320ec2b8e1665adfd082eaada868">llvm::PPCTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09886">PPCISelLowering.cpp:9886</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">llvm::PPCISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00098">PPCISelLowering.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00301">PPCISelLowering.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">llvm::PPCISD::ADD_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00226">PPCISelLowering.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a49eedef79b249eb098470debb9601eb7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">llvm::PPCTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l06702">PPCISelLowering.cpp:6702</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">llvm::PPCISD::FCFIDUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00042">PPCISelLowering.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a9c9693e6e8d10fc782833b104ae0dc67"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a9c9693e6e8d10fc782833b104ae0dc67">llvm::PPCTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, unsigned Intrinsic) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09681">PPCISelLowering.cpp:9681</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">llvm::PPCISD::LD_GOT_TPREL_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00218">PPCISelLowering.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aed17a91b3ca710344f79c13a3640b38f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aed17a91b3ca710344f79c13a3640b38f">llvm::PPCTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilder&lt;&gt; &amp;Builder, AtomicOrdering Ord, bool IsStore, bool IsLoad) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l06802">PPCISelLowering.cpp:6802</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_afdb883a59653b680d4abeb38d137f12f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#afdb883a59653b680d4abeb38d137f12f">llvm::PPCTargetLowering::PPCTargetLowering</a></div><div class="ttdeci">PPCTargetLowering(const PPCTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00060">PPCISelLowering.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00041">LLVMContext.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">llvm::PPCISD::VNMSUBFP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00058">PPCISelLowering.h:58</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8cpp_source.html#l00859">X86DisassemblerDecoder.cpp:859</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00748">ISDOpcodes.h:748</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">llvm::PPCISD::VCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00155">PPCISelLowering.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">llvm::PPCISD::STBRX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00281">PPCISelLowering.h:281</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a987580c5cd30f7664d4d0321c498dcb4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">llvm::PPC::getVSPLTImmediate</a></div><div class="ttdeci">unsigned getVSPLTImmediate(SDNode *N, unsigned EltSize, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01107">PPCISelLowering.cpp:1107</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">llvm::PPCISD::VADD_SPLAT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00264">PPCISelLowering.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">llvm::PPCISD::FRSQRTE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00054">PPCISelLowering.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00093">PPCISelLowering.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">llvm::PPCISD::CALL_NOP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00109">PPCISelLowering.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ae9f806005e684e4cbd25d76849ee1775"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">llvm::PPC::isVPKUWUMShuffleMask</a></div><div class="ttdeci">bool isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00911">PPCISelLowering.cpp:911</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a07a0ec71dee4d71bbf1eda63113334f3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a07a0ec71dee4d71bbf1eda63113334f3">llvm::PPCISD::CALL_NOP_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00113">PPCISelLowering.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">llvm::PPCISD::VMADDFP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00058">PPCISelLowering.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">llvm::PPCISD::MTCTR</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00117">PPCISelLowering.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a5c53af6ab81786401c108878ff4fb48a"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5c53af6ab81786401c108878ff4fb48a">llvm::PPCTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09253">PPCISelLowering.cpp:9253</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a96b493b8aa609c1c5c83e21dde6bf3d0"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a96b493b8aa609c1c5c83e21dde6bf3d0">llvm::PPC::isAllNegativeZeroVector</a></div><div class="ttdeci">bool isAllNegativeZeroVector(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01091">PPCISelLowering.cpp:1091</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02592">TargetLowering.h:2592</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetMachine_html"><div class="ttname"><a href="classllvm_1_1PPCTargetMachine.html">llvm::PPCTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCTargetMachine_8h_source.html#l00026">PPCTargetMachine.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">llvm::PPCISD::LOAD</a></div><div class="ttdoc">Like a regular LOAD but additionally taking/producing a flag. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00080">PPCISelLowering.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_aa45ea0323da7012ed4e0f58aef3619bb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">llvm::PPC::isVSLDOIShuffleMask</a></div><div class="ttdeci">int isVSLDOIShuffleMask(SDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01017">PPCISelLowering.cpp:1017</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_abd0eb61b521d2cfe8cabf1382481ad58"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#abd0eb61b521d2cfe8cabf1382481ad58">llvm::PPCTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const std::string &amp;Constraint, MVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09412">PPCISelLowering.cpp:9412</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00035">MachineMemOperand.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a378f1eae2050c57c94fc077ae0679fcd"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a378f1eae2050c57c94fc077ae0679fcd">llvm::PPCTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilder&lt;&gt; &amp;Builder, AtomicOrdering Ord, bool IsStore, bool IsLoad) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l06791">PPCISelLowering.cpp:6791</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00296">PPCISelLowering.h:296</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a7e3dbf1ce1122add34e8c6e2e0702f92"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">llvm::PPCTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09475">PPCISelLowering.cpp:9475</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a">llvm::PPCISD::STXVD2X</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00326">PPCISelLowering.h:326</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00268">PPCISelLowering.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a0b795b3d4a58db0a4c659537fa071d0a"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a0b795b3d4a58db0a4c659537fa071d0a">llvm::PPCTargetLowering::BuildSDIVPow2</a></div><div class="ttdeci">SDValue BuildSDIVPow2(SDNode *N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, std::vector&lt; SDNode * &gt; *Created) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09218">PPCISelLowering.cpp:9218</a></div></div>
<div class="ttc" id="namespacellvm_html_a97e7c61d62ac4a08e5bf6a5e132d5369"><div class="ttname"><a href="namespacellvm.html#a97e7c61d62ac4a08e5bf6a5e132d5369">llvm::CC_PPC32_SVR4_Custom_Dummy</a></div><div class="ttdeci">bool CC_PPC32_SVR4_Custom_Dummy(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02162">PPCISelLowering.cpp:2162</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">llvm::PPCISD::EH_SJLJ_LONGJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00149">PPCISelLowering.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00066">PPCSubtarget.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aee1e7fbaa86db98a24b2971b90ec06bb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aee1e7fbaa86db98a24b2971b90ec06bb">llvm::PPCTargetLowering::SelectAddressRegRegOnly</a></div><div class="ttdeci">bool SelectAddressRegRegOnly(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01438">PPCISelLowering.cpp:1438</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00698">TargetLibraryInfo.h:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">llvm::PPCISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00027">PPCISelLowering.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">llvm::PPCISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00098">PPCISelLowering.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1AAMDNodes_html"><div class="ttname"><a href="structllvm_1_1AAMDNodes.html">llvm::AAMDNodes</a></div><div class="ttdoc">A collection of metadata nodes that might be associated with a memory access used by the alias-analys...</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00481">Metadata.h:481</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a22040a96a01d1504b931efe54483505b"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">llvm::PPCTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00765">PPCISelLowering.cpp:765</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a6f3484a5a16158cba22281a95a187e38"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">llvm::PPCTargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00846">PPCISelLowering.cpp:846</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a4afa94a9c1b1322546aeebf7618ed40d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">llvm::PPCTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00390">PPCISelLowering.h:390</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00699">ISDOpcodes.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">llvm::PPCISD::LOAD_TOC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00084">PPCISelLowering.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aa16376b7fb2318ea5369305cc1defd2c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aa16376b7fb2318ea5369305cc1defd2c">llvm::PPCTargetLowering::emitEHSjLjSetJmp</a></div><div class="ttdeci">MachineBasicBlock * emitEHSjLjSetJmp(MachineInstr *MI, MachineBasicBlock *MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l07006">PPCISelLowering.cpp:7006</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">llvm::PPCISD::ANDIo_1_EQ_BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00139">PPCISelLowering.h:139</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a36d3f1f9ae335b43c09bf8805c25e192"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(NoStrictAlign), cl::values(clEnumValN(StrictAlign,&quot;aarch64-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;aarch64-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a3aed5364c7d37f226a7fce0c48e0964d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3aed5364c7d37f226a7fce0c48e0964d">llvm::PPCTargetLowering::expandVSXLoadForLE</a></div><div class="ttdeci">SDValue expandVSXLoadForLE(SDNode *N, DAGCombinerInfo &amp;DCI) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l08619">PPCISelLowering.cpp:8619</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_aff5e1ccebed969088d63237834e19817"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">llvm::PPCTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09847">PPCISelLowering.cpp:9847</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">llvm::ARMII::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdoc">ARM Addressing Modes. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00235">ARMBaseInfo.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html">llvm::PPCTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00378">PPCISelLowering.h:378</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00133">PPCISelLowering.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a82ce354ab2e296919fb5052cb69191ff"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a82ce354ab2e296919fb5052cb69191ff">llvm::PPCTargetLowering::SelectAddressRegReg</a></div><div class="ttdeci">bool SelectAddressRegReg(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01255">PPCISelLowering.cpp:1255</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">llvm::PPCISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00098">PPCISelLowering.h:98</a></div></div>
<div class="ttc" id="PPCRegisterInfo_8h_html"><div class="ttname"><a href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a></div></div>
<div class="ttc" id="SIFixSGPRLiveRanges_8cpp_html_a5bd0b30cf15cb8f045b3609589e4222f"><div class="ttname"><a href="SIFixSGPRLiveRanges_8cpp.html#a5bd0b30cf15cb8f045b3609589e4222f">Ranges</a></div><div class="ttdeci">SI Fix SGPR Live Ranges</div><div class="ttdef"><b>Definition:</b> <a href="SIFixSGPRLiveRanges_8cpp_source.html#l00094">SIFixSGPRLiveRanges.cpp:94</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00291">PPCISelLowering.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a7b947e723a15a56090d5a4d0f030f44f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">llvm::PPCTargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09904">PPCISelLowering.cpp:9904</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">llvm::Sched::Preference</a></div><div class="ttdeci">Preference</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00067">TargetLowering.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">llvm::PPCISD::FCTIDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00047">PPCISelLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ab4ccdcee4c7a2e0892715d0a8094b86e"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">llvm::PPCTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l08716">PPCISelLowering.cpp:8716</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">llvm::PPCISD::FCTIWZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00047">PPCISelLowering.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">llvm::PPCISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00109">PPCISelLowering.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">llvm::PPCISD::DYNALLOC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00089">PPCISelLowering.h:89</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">llvm::PPCISD::VCMPo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00161">PPCISelLowering.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">llvm::PPCISD::CR6UNSET</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00199">PPCISelLowering.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a26daafd86d9f5f03a8963dcc9e9b5804"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">llvm::PPCTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09676">PPCISelLowering.cpp:9676</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a27a0a04d07a0d178bdbc7fa1b4c5b373"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a27a0a04d07a0d178bdbc7fa1b4c5b373">llvm::PPCTargetLowering::SelectAddressRegImm</a></div><div class="ttdeci">bool SelectAddressRegImm(SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, bool Aligned) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01340">PPCISelLowering.cpp:1340</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a0c9601934baa227ce802de96110b47bc"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">llvm::PPCTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09802">PPCISelLowering.cpp:9802</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00212">PPCISelLowering.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">llvm::PPCISD::FCFIDS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00042">PPCISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">llvm::PPCISD::FCFIDU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00042">PPCISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">llvm::PPCISD::ADDI_TLSLD_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00246">PPCISelLowering.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00172">PPCISelLowering.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00119">SelectionDAGNodes.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_afb9a1efd115f87d617c4bd692181df4c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">llvm::PPCTargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09934">PPCISelLowering.cpp:9934</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">llvm::PPCISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00195">PPCISelLowering.h:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a3f48ceee4d4e7b13efb21c415b8fc330"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">llvm::PPC::isVMRGHShuffleMask</a></div><div class="ttdeci">bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00991">PPCISelLowering.cpp:991</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00729">ISDOpcodes.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_a2d0ce4ee513f57d110efb8247ea59afb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">llvm::PPCTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09818">PPCISelLowering.cpp:9818</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:52:25 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
