verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_i2s_0_0/sim/design_1_i2s_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_spi_controller_0_0/sim/design_1_spi_controller_0_0.v" \
"../../../bd/design_1/ip/design_1_mic_storage_0_1/sim/design_1_mic_storage_0_1.v" \
"../../../bd/design_1/ip/design_1_playback_ctrl_0_0/sim/design_1_playback_ctrl_0_0.v" \
"../../../bd/design_1/ip/design_1_one_reg_0_0/sim/design_1_one_reg_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
