
jdy_09_bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000421c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  080043bc  080043bc  000143bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047d4  080047d4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080047d4  080047d4  000147d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047dc  080047dc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047dc  080047dc  000147dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047e0  080047e0  000147e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080047e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000070  08004854  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08004854  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e01d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002343  00000000  00000000  0002e0bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  00030400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d8  00000000  00000000  00030cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001717f  00000000  00000000  00031498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb55  00000000  00000000  00048617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086de0  00000000  00000000  0005416c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000daf4c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b20  00000000  00000000  000dafa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080043a4 	.word	0x080043a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080043a4 	.word	0x080043a4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <JDY09_DisplayTerminal>:
 * @param[Command] - predefined command to send
 * @return - void
 */

void JDY09_DisplayTerminal(char *Msg)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	uint8_t Lenght = strlen(Msg);
 80005b0:	6878      	ldr	r0, [r7, #4]
 80005b2:	f7ff fe1f 	bl	80001f4 <strlen>
 80005b6:	4603      	mov	r3, r0
 80005b8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) Msg, Lenght, JDY09_UART_TIMEOUET);
 80005ba:	7bfb      	ldrb	r3, [r7, #15]
 80005bc:	b29a      	uxth	r2, r3
 80005be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005c2:	6879      	ldr	r1, [r7, #4]
 80005c4:	4803      	ldr	r0, [pc, #12]	; (80005d4 <JDY09_DisplayTerminal+0x2c>)
 80005c6:	f001 ff1a 	bl	80023fe <HAL_UART_Transmit>
}
 80005ca:	bf00      	nop
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000234 	.word	0x20000234

080005d8 <JDY09_SendAndDisplayCmd>:
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @param[Command] - predefined command to send
 * @return - void
 */
static void JDY09_SendAndDisplayCmd(JDY09_t *jdy09, uint8_t *Command)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b093      	sub	sp, #76	; 0x4c
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	6039      	str	r1, [r7, #0]
	uint8_t MsgRecieved[64];

	//display send info on user display terminal
	JDY09_DisplayTerminal("Sending: ");
 80005e2:	4817      	ldr	r0, [pc, #92]	; (8000640 <JDY09_SendAndDisplayCmd+0x68>)
 80005e4:	f7ff ffe0 	bl	80005a8 <JDY09_DisplayTerminal>
	JDY09_DisplayTerminal((char*) Command);
 80005e8:	6838      	ldr	r0, [r7, #0]
 80005ea:	f7ff ffdd 	bl	80005a8 <JDY09_DisplayTerminal>

	//send data to JDY-09
	HAL_UART_Transmit(jdy09->huart, Command, strlen((char*) Command), JDY09_UART_TIMEOUET);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681c      	ldr	r4, [r3, #0]
 80005f2:	6838      	ldr	r0, [r7, #0]
 80005f4:	f7ff fdfe 	bl	80001f4 <strlen>
 80005f8:	4603      	mov	r3, r0
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000600:	6839      	ldr	r1, [r7, #0]
 8000602:	4620      	mov	r0, r4
 8000604:	f001 fefb 	bl	80023fe <HAL_UART_Transmit>

	//wait for response line
	while (jdy09->LinesRecieved == 0)
 8000608:	bf00      	nop
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8000610:	b2db      	uxtb	r3, r3
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0f9      	beq.n	800060a <JDY09_SendAndDisplayCmd+0x32>
	{
	}

	//get message out of ring buffer
	JDY09_CheckPendingMessages(jdy09, MsgRecieved);
 8000616:	f107 0308 	add.w	r3, r7, #8
 800061a:	4619      	mov	r1, r3
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f000 f8e5 	bl	80007ec <JDY09_CheckPendingMessages>

	//display response
	JDY09_DisplayTerminal("Response: ");
 8000622:	4808      	ldr	r0, [pc, #32]	; (8000644 <JDY09_SendAndDisplayCmd+0x6c>)
 8000624:	f7ff ffc0 	bl	80005a8 <JDY09_DisplayTerminal>
	JDY09_DisplayTerminal((char*) MsgRecieved);
 8000628:	f107 0308 	add.w	r3, r7, #8
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffbb 	bl	80005a8 <JDY09_DisplayTerminal>

	//clear message pending flag
	JDY09_ClearMsgPendingFlag(jdy09);
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 f8cc 	bl	80007d0 <JDY09_ClearMsgPendingFlag>
}
 8000638:	bf00      	nop
 800063a:	374c      	adds	r7, #76	; 0x4c
 800063c:	46bd      	mov	sp, r7
 800063e:	bd90      	pop	{r4, r7, pc}
 8000640:	080043bc 	.word	0x080043bc
 8000644:	080043c8 	.word	0x080043c8

08000648 <JDY09_Init>:
 * @param[StateGPIOPin] - pin number of STATE pin
 *
 * @return - void
 */
void JDY09_Init(JDY09_t *jdy09, UART_HandleTypeDef *huart, GPIO_TypeDef *StateGPIOPort, uint16_t StateGPIOPin)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
 8000654:	807b      	strh	r3, [r7, #2]

	// init msg
	JDY09_DisplayTerminal("JDY-09 Initializing... \n\r");
 8000656:	481b      	ldr	r0, [pc, #108]	; (80006c4 <JDY09_Init+0x7c>)
 8000658:	f7ff ffa6 	bl	80005a8 <JDY09_DisplayTerminal>

	// reset the ring buffer
	RB_Flush(&(jdy09->RingBuffer));
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	3386      	adds	r3, #134	; 0x86
 8000660:	4618      	mov	r0, r3
 8000662:	f000 fbde 	bl	8000e22 <RB_Flush>

	// Assign uart
	jdy09->huart = huart;
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	68ba      	ldr	r2, [r7, #8]
 800066a:	601a      	str	r2, [r3, #0]

	// Assign GPIO for State pin
	jdy09->StateGPIOPort = StateGPIOPort;
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	jdy09->StatePinNumber = StateGPIOPin;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	887a      	ldrh	r2, [r7, #2]
 8000678:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110

	HAL_UART_Receive_IT(jdy09->huart, &(jdy09->TmpBufferBT), 1);
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	6818      	ldr	r0, [r3, #0]
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	3384      	adds	r3, #132	; 0x84
 8000684:	2201      	movs	r2, #1
 8000686:	4619      	mov	r1, r3
 8000688:	f001 ff4b 	bl	8002522 <HAL_UART_Receive_IT>

	//during init - disconnect and display basic information
	JDY09_Disconnect(jdy09);
 800068c:	68f8      	ldr	r0, [r7, #12]
 800068e:	f000 f87f 	bl	8000790 <JDY09_Disconnect>

	JDY09_SendCommand(jdy09, JDY09_CMD_GETVERSION);
 8000692:	2100      	movs	r1, #0
 8000694:	68f8      	ldr	r0, [r7, #12]
 8000696:	f000 f817 	bl	80006c8 <JDY09_SendCommand>
	JDY09_SendCommand(jdy09, JDY09_CMD_GETADRESS);
 800069a:	2102      	movs	r1, #2
 800069c:	68f8      	ldr	r0, [r7, #12]
 800069e:	f000 f813 	bl	80006c8 <JDY09_SendCommand>
	JDY09_SendCommand(jdy09, JDY09_CMD_GETBAUDRATE);
 80006a2:	2103      	movs	r1, #3
 80006a4:	68f8      	ldr	r0, [r7, #12]
 80006a6:	f000 f80f 	bl	80006c8 <JDY09_SendCommand>
	JDY09_SendCommand(jdy09, JDY09_CMD_GETNAME);
 80006aa:	2105      	movs	r1, #5
 80006ac:	68f8      	ldr	r0, [r7, #12]
 80006ae:	f000 f80b 	bl	80006c8 <JDY09_SendCommand>
	JDY09_SendCommand(jdy09, JDY09_CMD_GETPASSWORD);
 80006b2:	2104      	movs	r1, #4
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f000 f807 	bl	80006c8 <JDY09_SendCommand>
}
 80006ba:	bf00      	nop
 80006bc:	3710      	adds	r7, #16
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	080043d4 	.word	0x080043d4

080006c8 <JDY09_SendCommand>:
 * @param[Command] - predefined commands that are in .h file
 *
 * @return - void
 */
void JDY09_SendCommand(JDY09_t *jdy09, JDY09_CMD Command)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	460b      	mov	r3, r1
 80006d2:	70fb      	strb	r3, [r7, #3]
	// check if there is no connection
	if (HAL_GPIO_ReadPin(jdy09->StateGPIOPort, jdy09->StatePinNumber) == GPIO_PIN_RESET)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	f8b3 3110 	ldrh.w	r3, [r3, #272]	; 0x110
 80006e0:	4619      	mov	r1, r3
 80006e2:	4610      	mov	r0, r2
 80006e4:	f001 f980 	bl	80019e8 <HAL_GPIO_ReadPin>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d138      	bne.n	8000760 <JDY09_SendCommand+0x98>
	{
		switch (Command)
 80006ee:	78fb      	ldrb	r3, [r7, #3]
 80006f0:	2b06      	cmp	r3, #6
 80006f2:	d839      	bhi.n	8000768 <JDY09_SendCommand+0xa0>
 80006f4:	a201      	add	r2, pc, #4	; (adr r2, 80006fc <JDY09_SendCommand+0x34>)
 80006f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fa:	bf00      	nop
 80006fc:	08000719 	.word	0x08000719
 8000700:	08000723 	.word	0x08000723
 8000704:	0800072d 	.word	0x0800072d
 8000708:	08000737 	.word	0x08000737
 800070c:	08000741 	.word	0x08000741
 8000710:	0800074b 	.word	0x0800074b
 8000714:	08000755 	.word	0x08000755
		{
		case JDY09_CMD_GETVERSION:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+VERSION\r\n");
 8000718:	4915      	ldr	r1, [pc, #84]	; (8000770 <JDY09_SendCommand+0xa8>)
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f7ff ff5c 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 8000720:	e01d      	b.n	800075e <JDY09_SendCommand+0x96>

		case JDY09_CMD_RESET:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+RESET\r\n");
 8000722:	4914      	ldr	r1, [pc, #80]	; (8000774 <JDY09_SendCommand+0xac>)
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff ff57 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 800072a:	e018      	b.n	800075e <JDY09_SendCommand+0x96>

		case JDY09_CMD_GETADRESS:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+LADDR\r\n");
 800072c:	4912      	ldr	r1, [pc, #72]	; (8000778 <JDY09_SendCommand+0xb0>)
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff ff52 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 8000734:	e013      	b.n	800075e <JDY09_SendCommand+0x96>

		case JDY09_CMD_GETBAUDRATE:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+BAUD\r\n");
 8000736:	4911      	ldr	r1, [pc, #68]	; (800077c <JDY09_SendCommand+0xb4>)
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff ff4d 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 800073e:	e00e      	b.n	800075e <JDY09_SendCommand+0x96>

		case JDY09_CMD_GETPASSWORD:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+PIN\r\n");
 8000740:	490f      	ldr	r1, [pc, #60]	; (8000780 <JDY09_SendCommand+0xb8>)
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f7ff ff48 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 8000748:	e009      	b.n	800075e <JDY09_SendCommand+0x96>

		case JDY09_CMD_GETNAME:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+NAME\r\n");
 800074a:	490e      	ldr	r1, [pc, #56]	; (8000784 <JDY09_SendCommand+0xbc>)
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f7ff ff43 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 8000752:	e004      	b.n	800075e <JDY09_SendCommand+0x96>

		case JDY09_CMD_SETDEFAULTSETTINGS:
			JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+DEFAULT\r\n");
 8000754:	490c      	ldr	r1, [pc, #48]	; (8000788 <JDY09_SendCommand+0xc0>)
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f7ff ff3e 	bl	80005d8 <JDY09_SendAndDisplayCmd>
			break;
 800075c:	bf00      	nop
		}
		return;
 800075e:	e003      	b.n	8000768 <JDY09_SendCommand+0xa0>
	}

	// AT cmd error
	JDY09_DisplayTerminal("AT commands possible only in offline mode \n\r");
 8000760:	480a      	ldr	r0, [pc, #40]	; (800078c <JDY09_SendCommand+0xc4>)
 8000762:	f7ff ff21 	bl	80005a8 <JDY09_DisplayTerminal>
 8000766:	e000      	b.n	800076a <JDY09_SendCommand+0xa2>
		return;
 8000768:	bf00      	nop

}
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	080043f0 	.word	0x080043f0
 8000774:	08004400 	.word	0x08004400
 8000778:	0800440c 	.word	0x0800440c
 800077c:	08004418 	.word	0x08004418
 8000780:	08004424 	.word	0x08004424
 8000784:	08004430 	.word	0x08004430
 8000788:	0800443c 	.word	0x0800443c
 800078c:	0800444c 	.word	0x0800444c

08000790 <JDY09_Disconnect>:
 *
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @return - void
 */
void JDY09_Disconnect(JDY09_t *jdy09)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	//check connection
	if (HAL_GPIO_ReadPin(jdy09->StateGPIOPort, jdy09->StatePinNumber) == GPIO_PIN_SET)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	f8b3 3110 	ldrh.w	r3, [r3, #272]	; 0x110
 80007a4:	4619      	mov	r1, r3
 80007a6:	4610      	mov	r0, r2
 80007a8:	f001 f91e 	bl	80019e8 <HAL_GPIO_ReadPin>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d104      	bne.n	80007bc <JDY09_Disconnect+0x2c>
	{
		// disconnect
		JDY09_SendAndDisplayCmd(jdy09, (uint8_t*) "AT+DISC\r\n");
 80007b2:	4905      	ldr	r1, [pc, #20]	; (80007c8 <JDY09_Disconnect+0x38>)
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	f7ff ff0f 	bl	80005d8 <JDY09_SendAndDisplayCmd>
		return;
 80007ba:	e002      	b.n	80007c2 <JDY09_Disconnect+0x32>
	}

	// AT cmd error
	JDY09_DisplayTerminal("Module already disconnected \n\r");
 80007bc:	4803      	ldr	r0, [pc, #12]	; (80007cc <JDY09_Disconnect+0x3c>)
 80007be:	f7ff fef3 	bl	80005a8 <JDY09_DisplayTerminal>
}
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	0800447c 	.word	0x0800447c
 80007cc:	08004488 	.word	0x08004488

080007d0 <JDY09_ClearMsgPendingFlag>:
 *
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @return - void
 */
void JDY09_ClearMsgPendingFlag(JDY09_t *jdy09)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	jdy09->MessagePending = JDY09_NOMESSAGE;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
}
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <JDY09_CheckPendingMessages>:
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @param[*MsgBuffer] - pointer to buffer where message has to be written
 * @return - status : massage pending 1/0
 */
uint8_t JDY09_CheckPendingMessages(JDY09_t *jdy09, uint8_t *MsgBuffer)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]

	// Check if there is message finished
	if (jdy09->LinesRecieved > 0)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d032      	beq.n	8000868 <JDY09_CheckPendingMessages+0x7c>
	{

		uint8_t i = 0;
 8000802:	2300      	movs	r3, #0
 8000804:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	73bb      	strb	r3, [r7, #14]
		do
		{
			// Move a sign to ring buffer
			RB_Read(&(jdy09->RingBuffer), &temp);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	3386      	adds	r3, #134	; 0x86
 800080e:	f107 020e 	add.w	r2, r7, #14
 8000812:	4611      	mov	r1, r2
 8000814:	4618      	mov	r0, r3
 8000816:	f000 faab 	bl	8000d70 <RB_Read>
			if (temp == JDY09_LASTCHARACTER)
 800081a:	7bbb      	ldrb	r3, [r7, #14]
 800081c:	2b0a      	cmp	r3, #10
 800081e:	d10b      	bne.n	8000838 <JDY09_CheckPendingMessages+0x4c>
			{
				MsgBuffer[i] = JDY09_LASTCHARACTER;
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	683a      	ldr	r2, [r7, #0]
 8000824:	4413      	add	r3, r2
 8000826:	220a      	movs	r2, #10
 8000828:	701a      	strb	r2, [r3, #0]
				MsgBuffer[i + 1] = 0;
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	3301      	adds	r3, #1
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	4413      	add	r3, r2
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
 8000836:	e004      	b.n	8000842 <JDY09_CheckPendingMessages+0x56>
			}
			else
			{
				MsgBuffer[i] = temp;
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	683a      	ldr	r2, [r7, #0]
 800083c:	4413      	add	r3, r2
 800083e:	7bba      	ldrb	r2, [r7, #14]
 8000840:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	3301      	adds	r3, #1
 8000846:	73fb      	strb	r3, [r7, #15]
			//rewrite signs until last character defined by user
		} while (temp != JDY09_LASTCHARACTER);
 8000848:	7bbb      	ldrb	r3, [r7, #14]
 800084a:	2b0a      	cmp	r3, #10
 800084c:	d1dd      	bne.n	800080a <JDY09_CheckPendingMessages+0x1e>
		//decrement LinesRecieved
		jdy09->LinesRecieved--;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8000854:	b2db      	uxtb	r3, r3
 8000856:	3b01      	subs	r3, #1
 8000858:	b2da      	uxtb	r2, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
		//set up flag that message is ready to parse
		jdy09->MessagePending = JDY09_MESSAGEPENDING;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2201      	movs	r2, #1
 8000864:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
	}

	// return if flag status
	return jdy09->MessagePending;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
}
 800086e:	4618      	mov	r0, r3
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <JDY09_RxCpltCallback>:
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @param[*huart] - uart handle
 * @return - void
 */
void JDY09_RxCpltCallback(JDY09_t *jdy09, UART_HandleTypeDef *huart)
{
 8000876:	b580      	push	{r7, lr}
 8000878:	b082      	sub	sp, #8
 800087a:	af00      	add	r7, sp, #0
 800087c:	6078      	str	r0, [r7, #4]
 800087e:	6039      	str	r1, [r7, #0]

	//check if IRQ is coming from correct uart
	if (jdy09->huart->Instance == huart->Instance)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	429a      	cmp	r2, r3
 800088c:	d11f      	bne.n	80008ce <JDY09_RxCpltCallback+0x58>
	{
		//write a sign to ring buffer
		RB_Write((&(jdy09->RingBuffer)), jdy09->TmpBufferBT);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	f103 0286 	add.w	r2, r3, #134	; 0x86
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800089a:	4619      	mov	r1, r3
 800089c:	4610      	mov	r0, r2
 800089e:	f000 fa94 	bl	8000dca <RB_Write>

		// when line is complete -> add 1 to received lines
		if (jdy09->TmpBufferBT == JDY09_LASTCHARACTER)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80008a8:	2b0a      	cmp	r3, #10
 80008aa:	d108      	bne.n	80008be <JDY09_RxCpltCallback+0x48>
		{
			(jdy09->LinesRecieved)++;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	3301      	adds	r3, #1
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
		}

		// start another IRQ for single sign
		HAL_UART_Receive_IT(jdy09->huart, &(jdy09->TmpBufferBT), 1);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	6818      	ldr	r0, [r3, #0]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	3384      	adds	r3, #132	; 0x84
 80008c6:	2201      	movs	r2, #1
 80008c8:	4619      	mov	r1, r3
 80008ca:	f001 fe2a 	bl	8002522 <HAL_UART_Receive_IT>
	}
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <JDY09_EXTICallback>:
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @param[GPIO_Pin] - pin number from EXTI
 * @return - void
 */
void JDY09_EXTICallback(JDY09_t *jdy09, uint16_t GPIO_Pin)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	460b      	mov	r3, r1
 80008e2:	807b      	strh	r3, [r7, #2]

	//check if IRQ is coming from STATE pin
	if (jdy09->StatePinNumber == GPIO_Pin)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f8b3 3110 	ldrh.w	r3, [r3, #272]	; 0x110
 80008ea:	887a      	ldrh	r2, [r7, #2]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d10d      	bne.n	800090c <JDY09_EXTICallback+0x34>
	{
		// if trigger is caused by rising edge then new connection is made
		if (HAL_GPIO_ReadPin(BT_STATE_GPIO_Port, BT_STATE_Pin) == GPIO_PIN_SET)
 80008f0:	2108      	movs	r1, #8
 80008f2:	4808      	ldr	r0, [pc, #32]	; (8000914 <JDY09_EXTICallback+0x3c>)
 80008f4:	f001 f878 	bl	80019e8 <HAL_GPIO_ReadPin>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d103      	bne.n	8000906 <JDY09_EXTICallback+0x2e>
		{
			JDY09_DisplayTerminal("Device connected \n\r");
 80008fe:	4806      	ldr	r0, [pc, #24]	; (8000918 <JDY09_EXTICallback+0x40>)
 8000900:	f7ff fe52 	bl	80005a8 <JDY09_DisplayTerminal>
		// if trigger is from falling edge then msg disconnect
		{
			JDY09_DisplayTerminal("Device disconnected \n\r");
		}
	}
}
 8000904:	e002      	b.n	800090c <JDY09_EXTICallback+0x34>
			JDY09_DisplayTerminal("Device disconnected \n\r");
 8000906:	4805      	ldr	r0, [pc, #20]	; (800091c <JDY09_EXTICallback+0x44>)
 8000908:	f7ff fe4e 	bl	80005a8 <JDY09_DisplayTerminal>
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40020800 	.word	0x40020800
 8000918:	0800457c 	.word	0x0800457c
 800091c:	08004590 	.word	0x08004590

08000920 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08a      	sub	sp, #40	; 0x28
 8000924:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	f107 0314 	add.w	r3, r7, #20
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	4b34      	ldr	r3, [pc, #208]	; (8000a0c <MX_GPIO_Init+0xec>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a33      	ldr	r2, [pc, #204]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000940:	f043 0304 	orr.w	r3, r3, #4
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b31      	ldr	r3, [pc, #196]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0304 	and.w	r3, r3, #4
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	4b2d      	ldr	r3, [pc, #180]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a2c      	ldr	r2, [pc, #176]	; (8000a0c <MX_GPIO_Init+0xec>)
 800095c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b2a      	ldr	r3, [pc, #168]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	60bb      	str	r3, [r7, #8]
 8000972:	4b26      	ldr	r3, [pc, #152]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a25      	ldr	r2, [pc, #148]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b23      	ldr	r3, [pc, #140]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b1f      	ldr	r3, [pc, #124]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a1e      	ldr	r2, [pc, #120]	; (8000a0c <MX_GPIO_Init+0xec>)
 8000994:	f043 0302 	orr.w	r3, r3, #2
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b1c      	ldr	r3, [pc, #112]	; (8000a0c <MX_GPIO_Init+0xec>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0302 	and.w	r3, r3, #2
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2120      	movs	r1, #32
 80009aa:	4819      	ldr	r0, [pc, #100]	; (8000a10 <MX_GPIO_Init+0xf0>)
 80009ac:	f001 f834 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009b6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	4619      	mov	r1, r3
 80009c6:	4813      	ldr	r0, [pc, #76]	; (8000a14 <MX_GPIO_Init+0xf4>)
 80009c8:	f000 fe8a 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_STATE_Pin;
 80009cc:	2308      	movs	r3, #8
 80009ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009d0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_STATE_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	4619      	mov	r1, r3
 80009e0:	480c      	ldr	r0, [pc, #48]	; (8000a14 <MX_GPIO_Init+0xf4>)
 80009e2:	f000 fe7d 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009e6:	2320      	movs	r3, #32
 80009e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ea:	2301      	movs	r3, #1
 80009ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	4804      	ldr	r0, [pc, #16]	; (8000a10 <MX_GPIO_Init+0xf0>)
 80009fe:	f000 fe6f 	bl	80016e0 <HAL_GPIO_Init>

}
 8000a02:	bf00      	nop
 8000a04:	3728      	adds	r7, #40	; 0x28
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40020000 	.word	0x40020000
 8000a14:	40020800 	.word	0x40020800

08000a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1c:	f000 fc4a 	bl	80012b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a20:	f000 f82a 	bl	8000a78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a24:	f7ff ff7c 	bl	8000920 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a28:	f000 fb74 	bl	8001114 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000a2c:	f000 fb48 	bl	80010c0 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000a30:	f000 f88e 	bl	8000b50 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  JDY09_Init(&JDY09_1, &huart1,BT_STATE_GPIO_Port,BT_STATE_Pin);
 8000a34:	2308      	movs	r3, #8
 8000a36:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <main+0x4c>)
 8000a38:	490b      	ldr	r1, [pc, #44]	; (8000a68 <main+0x50>)
 8000a3a:	480c      	ldr	r0, [pc, #48]	; (8000a6c <main+0x54>)
 8000a3c:	f7ff fe04 	bl	8000648 <JDY09_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(JDY09_CheckPendingMessages(&JDY09_1, TransferBuffer) == JDY09_MESSAGEPENDING)
 8000a40:	490b      	ldr	r1, [pc, #44]	; (8000a70 <main+0x58>)
 8000a42:	480a      	ldr	r0, [pc, #40]	; (8000a6c <main+0x54>)
 8000a44:	f7ff fed2 	bl	80007ec <JDY09_CheckPendingMessages>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d1f8      	bne.n	8000a40 <main+0x28>
	  {
		  JDY09_ClearMsgPendingFlag(&JDY09_1);
 8000a4e:	4807      	ldr	r0, [pc, #28]	; (8000a6c <main+0x54>)
 8000a50:	f7ff febe 	bl	80007d0 <JDY09_ClearMsgPendingFlag>
		  ParseStatus = Parser_Parse(TransferBuffer);
 8000a54:	4806      	ldr	r0, [pc, #24]	; (8000a70 <main+0x58>)
 8000a56:	f000 f8f3 	bl	8000c40 <Parser_Parse>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4b05      	ldr	r3, [pc, #20]	; (8000a74 <main+0x5c>)
 8000a60:	701a      	strb	r2, [r3, #0]
	  if(JDY09_CheckPendingMessages(&JDY09_1, TransferBuffer) == JDY09_MESSAGEPENDING)
 8000a62:	e7ed      	b.n	8000a40 <main+0x28>
 8000a64:	40020800 	.word	0x40020800
 8000a68:	200001f0 	.word	0x200001f0
 8000a6c:	2000009c 	.word	0x2000009c
 8000a70:	200001b0 	.word	0x200001b0
 8000a74:	20000098 	.word	0x20000098

08000a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b094      	sub	sp, #80	; 0x50
 8000a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7e:	f107 0320 	add.w	r3, r7, #32
 8000a82:	2230      	movs	r2, #48	; 0x30
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f002 fc5e 	bl	8003348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	4b29      	ldr	r3, [pc, #164]	; (8000b48 <SystemClock_Config+0xd0>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa4:	4a28      	ldr	r2, [pc, #160]	; (8000b48 <SystemClock_Config+0xd0>)
 8000aa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	6413      	str	r3, [r2, #64]	; 0x40
 8000aac:	4b26      	ldr	r3, [pc, #152]	; (8000b48 <SystemClock_Config+0xd0>)
 8000aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ab8:	2300      	movs	r3, #0
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	4b23      	ldr	r3, [pc, #140]	; (8000b4c <SystemClock_Config+0xd4>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ac4:	4a21      	ldr	r2, [pc, #132]	; (8000b4c <SystemClock_Config+0xd4>)
 8000ac6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000aca:	6013      	str	r3, [r2, #0]
 8000acc:	4b1f      	ldr	r3, [pc, #124]	; (8000b4c <SystemClock_Config+0xd4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000adc:	2301      	movs	r3, #1
 8000ade:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000aec:	2310      	movs	r3, #16
 8000aee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000af0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000af4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000af6:	2304      	movs	r3, #4
 8000af8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000afa:	2307      	movs	r3, #7
 8000afc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afe:	f107 0320 	add.w	r3, r7, #32
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 ffba 	bl	8001a7c <HAL_RCC_OscConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b0e:	f000 f851 	bl	8000bb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b12:	230f      	movs	r3, #15
 8000b14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b16:	2302      	movs	r3, #2
 8000b18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	2102      	movs	r1, #2
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 fa1c 	bl	8001f6c <HAL_RCC_ClockConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000b3a:	f000 f83b 	bl	8000bb4 <Error_Handler>
  }
}
 8000b3e:	bf00      	nop
 8000b40:	3750      	adds	r7, #80	; 0x50
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40007000 	.word	0x40007000

08000b50 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	2009      	movs	r0, #9
 8000b5a:	f000 fcf8 	bl	800154e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000b5e:	2009      	movs	r0, #9
 8000b60:	f000 fd11 	bl	8001586 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2100      	movs	r1, #0
 8000b68:	2025      	movs	r0, #37	; 0x25
 8000b6a:	f000 fcf0 	bl	800154e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b6e:	2025      	movs	r0, #37	; 0x25
 8000b70:	f000 fd09 	bl	8001586 <HAL_NVIC_EnableIRQ>
}
 8000b74:	bf00      	nop
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]

	// Callback from BT module
	JDY09_RxCpltCallback(&JDY09_1,huart);
 8000b80:	6879      	ldr	r1, [r7, #4]
 8000b82:	4803      	ldr	r0, [pc, #12]	; (8000b90 <HAL_UART_RxCpltCallback+0x18>)
 8000b84:	f7ff fe77 	bl	8000876 <JDY09_RxCpltCallback>
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	2000009c 	.word	0x2000009c

08000b94 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	80fb      	strh	r3, [r7, #6]
	// Callback from EXTI
	JDY09_EXTICallback(&JDY09_1,GPIO_Pin);
 8000b9e:	88fb      	ldrh	r3, [r7, #6]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4803      	ldr	r0, [pc, #12]	; (8000bb0 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000ba4:	f7ff fe98 	bl	80008d8 <JDY09_EXTICallback>
}
 8000ba8:	bf00      	nop
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	2000009c 	.word	0x2000009c

08000bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb8:	b672      	cpsid	i
}
 8000bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <Error_Handler+0x8>
	...

08000bc0 <Parser_DisplayTerminal>:
#include "ringbuffer.h"
#include "parse.h"
#include "usart.h"

void Parser_DisplayTerminal(char *Msg)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
	uint8_t Lenght = strlen(Msg);
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f7ff fb13 	bl	80001f4 <strlen>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) Msg, Lenght, 1000);
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	4803      	ldr	r0, [pc, #12]	; (8000bec <Parser_DisplayTerminal+0x2c>)
 8000bde:	f001 fc0e 	bl	80023fe <HAL_UART_Transmit>
}
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000234 	.word	0x20000234

08000bf0 <Parser_WAKE_UP>:

/*
 * @ WAKE UP procedure
 */
static void Parser_WAKE_UP(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	//wake up for 5 mins
	Parser_DisplayTerminal("System wake up\n\r");
 8000bf4:	4802      	ldr	r0, [pc, #8]	; (8000c00 <Parser_WAKE_UP+0x10>)
 8000bf6:	f7ff ffe3 	bl	8000bc0 <Parser_DisplayTerminal>

}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	080045a8 	.word	0x080045a8

08000c04 <Parser_MEASURE>:

/*
 * @ MEASURE procedure
 */
static void Parser_MEASURE(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	// send log to uart
	Parser_DisplayTerminal("Calculating HUGE data\n\r");
 8000c08:	4802      	ldr	r0, [pc, #8]	; (8000c14 <Parser_MEASURE+0x10>)
 8000c0a:	f7ff ffd9 	bl	8000bc0 <Parser_DisplayTerminal>

	//bmp280 measure

	//bluetooth send to master
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	080045bc 	.word	0x080045bc

08000c18 <Parser_DISPLAY>:

/*
 * @ DISPLAY procedure
 */
static void Parser_DISPLAY(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	// send log to uart
	Parser_DisplayTerminal("Parametres displayed \n\r");
 8000c1c:	4802      	ldr	r0, [pc, #8]	; (8000c28 <Parser_DISPLAY+0x10>)
 8000c1e:	f7ff ffcf 	bl	8000bc0 <Parser_DisplayTerminal>

	//start timer to measure every 1 second for 1 minute
}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	080045d4 	.word	0x080045d4

08000c2c <Parser_SLEEP>:

/*
 * @ SLEEP procedure
 */
static void Parser_SLEEP(uint8_t *ParseBuffer)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
//	UartLogBT("Welcome back broski\n\r");
//
//	//start count down for going back to sleep
//	HAL_TIM_Base_Start_IT(&htim1);

}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <Parser_Parse>:
/*
 * @ function parse message and start command procedures
 */

uint8_t Parser_Parse(uint8_t *ParseBuffer)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
	// Count how many commands we have to parse
	uint8_t cmd_count = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	77fb      	strb	r3, [r7, #31]
	uint8_t i = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	77bb      	strb	r3, [r7, #30]
	uint8_t LastCommand[16] =  {0};
 8000c50:	2300      	movs	r3, #0
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	f107 030c 	add.w	r3, r7, #12
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]

	// For every semicolon count up until EOL
	do
	{
		if (ParseBuffer[i] == ';')
 8000c60:	7fbb      	ldrb	r3, [r7, #30]
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b3b      	cmp	r3, #59	; 0x3b
 8000c6a:	d102      	bne.n	8000c72 <Parser_Parse+0x32>
		{
			cmd_count++;
 8000c6c:	7ffb      	ldrb	r3, [r7, #31]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	77fb      	strb	r3, [r7, #31]
		}
		i++;
 8000c72:	7fbb      	ldrb	r3, [r7, #30]
 8000c74:	3301      	adds	r3, #1
 8000c76:	77bb      	strb	r3, [r7, #30]
	} while (ParseBuffer[i] != '\n');
 8000c78:	7fbb      	ldrb	r3, [r7, #30]
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b0a      	cmp	r3, #10
 8000c82:	d1ed      	bne.n	8000c60 <Parser_Parse+0x20>

	// no command was found
	if (cmd_count == 0)
 8000c84:	7ffb      	ldrb	r3, [r7, #31]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d107      	bne.n	8000c9a <Parser_Parse+0x5a>
	{
		Parser_DisplayTerminal("Command unknown : \n\r");
 8000c8a:	4831      	ldr	r0, [pc, #196]	; (8000d50 <Parser_Parse+0x110>)
 8000c8c:	f7ff ff98 	bl	8000bc0 <Parser_DisplayTerminal>
		Parser_DisplayTerminal("Send HELP; to get commands\n\r");
 8000c90:	4830      	ldr	r0, [pc, #192]	; (8000d54 <Parser_Parse+0x114>)
 8000c92:	f7ff ff95 	bl	8000bc0 <Parser_DisplayTerminal>
		// return ERROR
		return PARSE_ERROR_NOCMD;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e056      	b.n	8000d48 <Parser_Parse+0x108>


	uint8_t *ParsePointer;

	// Execute cmd_count number of commands
	for (i = 0; i < cmd_count; i++)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	77bb      	strb	r3, [r7, #30]
 8000c9e:	e04e      	b.n	8000d3e <Parser_Parse+0xfe>
	{

		// cut command from the message -> from beginning to ;
		//if first msg start from beginning
		if(i == 0)
 8000ca0:	7fbb      	ldrb	r3, [r7, #30]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d105      	bne.n	8000cb2 <Parser_Parse+0x72>
		{
			ParsePointer = (uint8_t*)(strtok((char*)ParseBuffer, ";"));
 8000ca6:	492c      	ldr	r1, [pc, #176]	; (8000d58 <Parser_Parse+0x118>)
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f002 fb5d 	bl	8003368 <strtok>
 8000cae:	61b8      	str	r0, [r7, #24]
 8000cb0:	e004      	b.n	8000cbc <Parser_Parse+0x7c>

		}else
		{
			ParsePointer = (uint8_t*)(strtok(NULL, ";"));
 8000cb2:	4929      	ldr	r1, [pc, #164]	; (8000d58 <Parser_Parse+0x118>)
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f002 fb57 	bl	8003368 <strtok>
 8000cba:	61b8      	str	r0, [r7, #24]
		}


		// if you put two same commands in a row - error
		if(strcmp((char*)ParsePointer,(char*)LastCommand) == 0)
 8000cbc:	f107 0308 	add.w	r3, r7, #8
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	69b8      	ldr	r0, [r7, #24]
 8000cc4:	f7ff fa8c 	bl	80001e0 <strcmp>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d104      	bne.n	8000cd8 <Parser_Parse+0x98>
		{
			Parser_DisplayTerminal("Error, same command twice in a row!\n\r");
 8000cce:	4823      	ldr	r0, [pc, #140]	; (8000d5c <Parser_Parse+0x11c>)
 8000cd0:	f7ff ff76 	bl	8000bc0 <Parser_DisplayTerminal>
			return PARSE_ERROR_2CMDS;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	e037      	b.n	8000d48 <Parser_Parse+0x108>
		/*
		 * EXECUTE COMMANDS
		 */

		// do WAKE_UP
		if (strcmp("WAKE_UP", (char*)ParsePointer) == 0)
 8000cd8:	69b9      	ldr	r1, [r7, #24]
 8000cda:	4821      	ldr	r0, [pc, #132]	; (8000d60 <Parser_Parse+0x120>)
 8000cdc:	f7ff fa80 	bl	80001e0 <strcmp>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d102      	bne.n	8000cec <Parser_Parse+0xac>
		{
			Parser_WAKE_UP();
 8000ce6:	f7ff ff83 	bl	8000bf0 <Parser_WAKE_UP>
 8000cea:	e01f      	b.n	8000d2c <Parser_Parse+0xec>
		}
		// do MEASURE
		else if (strcmp("MEASURE", (char*)ParsePointer) == 0)
 8000cec:	69b9      	ldr	r1, [r7, #24]
 8000cee:	481d      	ldr	r0, [pc, #116]	; (8000d64 <Parser_Parse+0x124>)
 8000cf0:	f7ff fa76 	bl	80001e0 <strcmp>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d102      	bne.n	8000d00 <Parser_Parse+0xc0>
		{
			Parser_MEASURE();
 8000cfa:	f7ff ff83 	bl	8000c04 <Parser_MEASURE>
 8000cfe:	e015      	b.n	8000d2c <Parser_Parse+0xec>
		}
		// do DISPLAY
		else if (strcmp("DISPLAY", (char*)ParsePointer) == 0)
 8000d00:	69b9      	ldr	r1, [r7, #24]
 8000d02:	4819      	ldr	r0, [pc, #100]	; (8000d68 <Parser_Parse+0x128>)
 8000d04:	f7ff fa6c 	bl	80001e0 <strcmp>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d102      	bne.n	8000d14 <Parser_Parse+0xd4>
		{
			Parser_DISPLAY();
 8000d0e:	f7ff ff83 	bl	8000c18 <Parser_DISPLAY>
 8000d12:	e00b      	b.n	8000d2c <Parser_Parse+0xec>
		}
		// do SLEEP
		else if (strcmp("SLEEP", (char*)ParsePointer) == 0)
 8000d14:	69b9      	ldr	r1, [r7, #24]
 8000d16:	4815      	ldr	r0, [pc, #84]	; (8000d6c <Parser_Parse+0x12c>)
 8000d18:	f7ff fa62 	bl	80001e0 <strcmp>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d104      	bne.n	8000d2c <Parser_Parse+0xec>
		{
			Parser_SLEEP(ParsePointer);
 8000d22:	69b8      	ldr	r0, [r7, #24]
 8000d24:	f7ff ff82 	bl	8000c2c <Parser_SLEEP>
			return PARSE_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	e00d      	b.n	8000d48 <Parser_Parse+0x108>
		}

		strcpy((char*)LastCommand,(char*)ParsePointer);
 8000d2c:	f107 0308 	add.w	r3, r7, #8
 8000d30:	69b9      	ldr	r1, [r7, #24]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f002 fb10 	bl	8003358 <strcpy>
	for (i = 0; i < cmd_count; i++)
 8000d38:	7fbb      	ldrb	r3, [r7, #30]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	77bb      	strb	r3, [r7, #30]
 8000d3e:	7fba      	ldrb	r2, [r7, #30]
 8000d40:	7ffb      	ldrb	r3, [r7, #31]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d3ac      	bcc.n	8000ca0 <Parser_Parse+0x60>
	}

	return PARSE_OK;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3720      	adds	r7, #32
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	080045ec 	.word	0x080045ec
 8000d54:	08004604 	.word	0x08004604
 8000d58:	08004624 	.word	0x08004624
 8000d5c:	08004628 	.word	0x08004628
 8000d60:	08004650 	.word	0x08004650
 8000d64:	08004658 	.word	0x08004658
 8000d68:	08004660 	.word	0x08004660
 8000d6c:	08004668 	.word	0x08004668

08000d70 <RB_Read>:
#include "main.h"
#include "ringbuffer.h"
#include "parse.h"

RB_Status RB_Read(Ringbuffer_t *buffer, uint8_t *value)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
	if(buffer->Head == buffer->Tail)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d101      	bne.n	8000d8e <RB_Read+0x1e>
	{
		return RB_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e017      	b.n	8000dbe <RB_Read+0x4e>
	}

	*value = buffer->buffer[buffer->Tail];
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8000d94:	461a      	mov	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	5c9a      	ldrb	r2, [r3, r2]
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	701a      	strb	r2, [r3, #0]

	buffer->Tail = (buffer->Tail + 1) % RING_BUFFER_SIZE;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8000da4:	3301      	adds	r3, #1
 8000da6:	425a      	negs	r2, r3
 8000da8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000dac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000db0:	bf58      	it	pl
 8000db2:	4253      	negpl	r3, r2
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82

	return RB_OK;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <RB_Write>:

RB_Status RB_Write(Ringbuffer_t *buffer, uint8_t value)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b085      	sub	sp, #20
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	70fb      	strb	r3, [r7, #3]

	uint16_t HeadTmp;
	HeadTmp = (buffer->Head + 1) % RING_BUFFER_SIZE;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8000ddc:	3301      	adds	r3, #1
 8000dde:	425a      	negs	r2, r3
 8000de0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000de4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000de8:	bf58      	it	pl
 8000dea:	4253      	negpl	r3, r2
 8000dec:	81fb      	strh	r3, [r7, #14]

	if (HeadTmp == buffer->Tail)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8000df4:	89fa      	ldrh	r2, [r7, #14]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d101      	bne.n	8000dfe <RB_Write+0x34>
	{
		return RB_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e00b      	b.n	8000e16 <RB_Write+0x4c>
	}

	buffer->buffer[buffer->Head] = value;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8000e04:	4619      	mov	r1, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	78fa      	ldrb	r2, [r7, #3]
 8000e0a:	545a      	strb	r2, [r3, r1]
	buffer->Head = HeadTmp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	89fa      	ldrh	r2, [r7, #14]
 8000e10:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

	return RB_OK;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <RB_Flush>:

void RB_Flush(Ringbuffer_t *buffer)
{
 8000e22:	b480      	push	{r7}
 8000e24:	b083      	sub	sp, #12
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
	buffer->Head = 0;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	buffer->Tail = 0;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
	...

08000e48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	4b10      	ldr	r3, [pc, #64]	; (8000e94 <HAL_MspInit+0x4c>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	4a0f      	ldr	r2, [pc, #60]	; (8000e94 <HAL_MspInit+0x4c>)
 8000e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e5e:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <HAL_MspInit+0x4c>)
 8000e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	603b      	str	r3, [r7, #0]
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <HAL_MspInit+0x4c>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <HAL_MspInit+0x4c>)
 8000e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e78:	6413      	str	r3, [r2, #64]	; 0x40
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <HAL_MspInit+0x4c>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e86:	2007      	movs	r0, #7
 8000e88:	f000 fb56 	bl	8001538 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40023800 	.word	0x40023800

08000e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <NMI_Handler+0x4>

08000e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <HardFault_Handler+0x4>

08000ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <MemManage_Handler+0x4>

08000eaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <BusFault_Handler+0x4>

08000eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <UsageFault_Handler+0x4>

08000eb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee4:	f000 fa38 	bl	8001358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}

08000eec <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000ef0:	2008      	movs	r0, #8
 8000ef2:	f000 fdab 	bl	8001a4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <USART1_IRQHandler+0x10>)
 8000f02:	f001 fb3f 	bl	8002584 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200001f0 	.word	0x200001f0

08000f10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
	return 1;
 8000f14:	2301      	movs	r3, #1
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <_kill>:

int _kill(int pid, int sig)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f2a:	f002 f9e3 	bl	80032f4 <__errno>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2216      	movs	r2, #22
 8000f32:	601a      	str	r2, [r3, #0]
	return -1;
 8000f34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_exit>:

void _exit (int status)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f48:	f04f 31ff 	mov.w	r1, #4294967295
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ffe7 	bl	8000f20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f52:	e7fe      	b.n	8000f52 <_exit+0x12>

08000f54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e00a      	b.n	8000f7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f66:	f3af 8000 	nop.w
 8000f6a:	4601      	mov	r1, r0
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	1c5a      	adds	r2, r3, #1
 8000f70:	60ba      	str	r2, [r7, #8]
 8000f72:	b2ca      	uxtb	r2, r1
 8000f74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697a      	ldr	r2, [r7, #20]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	dbf0      	blt.n	8000f66 <_read+0x12>
	}

return len;
 8000f84:	687b      	ldr	r3, [r7, #4]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b086      	sub	sp, #24
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
 8000f9e:	e009      	b.n	8000fb4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	1c5a      	adds	r2, r3, #1
 8000fa4:	60ba      	str	r2, [r7, #8]
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	697a      	ldr	r2, [r7, #20]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	dbf1      	blt.n	8000fa0 <_write+0x12>
	}
	return len;
 8000fbc:	687b      	ldr	r3, [r7, #4]
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <_close>:

int _close(int file)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
	return -1;
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr

08000fde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	b083      	sub	sp, #12
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fee:	605a      	str	r2, [r3, #4]
	return 0;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <_isatty>:

int _isatty(int file)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
	return 1;
 8001006:	2301      	movs	r3, #1
}
 8001008:	4618      	mov	r0, r3
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
	return 0;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001038:	4a14      	ldr	r2, [pc, #80]	; (800108c <_sbrk+0x5c>)
 800103a:	4b15      	ldr	r3, [pc, #84]	; (8001090 <_sbrk+0x60>)
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001044:	4b13      	ldr	r3, [pc, #76]	; (8001094 <_sbrk+0x64>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d102      	bne.n	8001052 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <_sbrk+0x64>)
 800104e:	4a12      	ldr	r2, [pc, #72]	; (8001098 <_sbrk+0x68>)
 8001050:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	429a      	cmp	r2, r3
 800105e:	d207      	bcs.n	8001070 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001060:	f002 f948 	bl	80032f4 <__errno>
 8001064:	4603      	mov	r3, r0
 8001066:	220c      	movs	r2, #12
 8001068:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	e009      	b.n	8001084 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <_sbrk+0x64>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <_sbrk+0x64>)
 8001080:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001082:	68fb      	ldr	r3, [r7, #12]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20018000 	.word	0x20018000
 8001090:	00000400 	.word	0x00000400
 8001094:	2000008c 	.word	0x2000008c
 8001098:	20000290 	.word	0x20000290

0800109c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <SystemInit+0x20>)
 80010a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010a6:	4a05      	ldr	r2, [pc, #20]	; (80010bc <SystemInit+0x20>)
 80010a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010c4:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010c6:	4a12      	ldr	r2, [pc, #72]	; (8001110 <MX_USART1_UART_Init+0x50>)
 80010c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80010ca:	4b10      	ldr	r3, [pc, #64]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010e6:	220c      	movs	r2, #12
 80010e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ea:	4b08      	ldr	r3, [pc, #32]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <MX_USART1_UART_Init+0x4c>)
 80010f8:	f001 f934 	bl	8002364 <HAL_UART_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001102:	f7ff fd57 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200001f0 	.word	0x200001f0
 8001110:	40011000 	.word	0x40011000

08001114 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001118:	4b11      	ldr	r3, [pc, #68]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 800111a:	4a12      	ldr	r2, [pc, #72]	; (8001164 <MX_USART2_UART_Init+0x50>)
 800111c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 8001120:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001124:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800112c:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001138:	4b09      	ldr	r3, [pc, #36]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 800113a:	220c      	movs	r2, #12
 800113c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001144:	4b06      	ldr	r3, [pc, #24]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800114a:	4805      	ldr	r0, [pc, #20]	; (8001160 <MX_USART2_UART_Init+0x4c>)
 800114c:	f001 f90a 	bl	8002364 <HAL_UART_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001156:	f7ff fd2d 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000234 	.word	0x20000234
 8001164:	40004400 	.word	0x40004400

08001168 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08c      	sub	sp, #48	; 0x30
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a32      	ldr	r2, [pc, #200]	; (8001250 <HAL_UART_MspInit+0xe8>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d12d      	bne.n	80011e6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	61bb      	str	r3, [r7, #24]
 800118e:	4b31      	ldr	r3, [pc, #196]	; (8001254 <HAL_UART_MspInit+0xec>)
 8001190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001192:	4a30      	ldr	r2, [pc, #192]	; (8001254 <HAL_UART_MspInit+0xec>)
 8001194:	f043 0310 	orr.w	r3, r3, #16
 8001198:	6453      	str	r3, [r2, #68]	; 0x44
 800119a:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <HAL_UART_MspInit+0xec>)
 800119c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	61bb      	str	r3, [r7, #24]
 80011a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <HAL_UART_MspInit+0xec>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	4a29      	ldr	r2, [pc, #164]	; (8001254 <HAL_UART_MspInit+0xec>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6313      	str	r3, [r2, #48]	; 0x30
 80011b6:	4b27      	ldr	r3, [pc, #156]	; (8001254 <HAL_UART_MspInit+0xec>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80011c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80011c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	2302      	movs	r3, #2
 80011ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011d4:	2307      	movs	r3, #7
 80011d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4619      	mov	r1, r3
 80011de:	481e      	ldr	r0, [pc, #120]	; (8001258 <HAL_UART_MspInit+0xf0>)
 80011e0:	f000 fa7e 	bl	80016e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011e4:	e030      	b.n	8001248 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a1c      	ldr	r2, [pc, #112]	; (800125c <HAL_UART_MspInit+0xf4>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d12b      	bne.n	8001248 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	4b17      	ldr	r3, [pc, #92]	; (8001254 <HAL_UART_MspInit+0xec>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f8:	4a16      	ldr	r2, [pc, #88]	; (8001254 <HAL_UART_MspInit+0xec>)
 80011fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001200:	4b14      	ldr	r3, [pc, #80]	; (8001254 <HAL_UART_MspInit+0xec>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	4b10      	ldr	r3, [pc, #64]	; (8001254 <HAL_UART_MspInit+0xec>)
 8001212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001214:	4a0f      	ldr	r2, [pc, #60]	; (8001254 <HAL_UART_MspInit+0xec>)
 8001216:	f043 0301 	orr.w	r3, r3, #1
 800121a:	6313      	str	r3, [r2, #48]	; 0x30
 800121c:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <HAL_UART_MspInit+0xec>)
 800121e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001228:	230c      	movs	r3, #12
 800122a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122c:	2302      	movs	r3, #2
 800122e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001238:	2307      	movs	r3, #7
 800123a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4619      	mov	r1, r3
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <HAL_UART_MspInit+0xf0>)
 8001244:	f000 fa4c 	bl	80016e0 <HAL_GPIO_Init>
}
 8001248:	bf00      	nop
 800124a:	3730      	adds	r7, #48	; 0x30
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40011000 	.word	0x40011000
 8001254:	40023800 	.word	0x40023800
 8001258:	40020000 	.word	0x40020000
 800125c:	40004400 	.word	0x40004400

08001260 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001260:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001298 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001264:	480d      	ldr	r0, [pc, #52]	; (800129c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001266:	490e      	ldr	r1, [pc, #56]	; (80012a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001268:	4a0e      	ldr	r2, [pc, #56]	; (80012a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a0b      	ldr	r2, [pc, #44]	; (80012a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800127c:	4c0b      	ldr	r4, [pc, #44]	; (80012ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800128a:	f7ff ff07 	bl	800109c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800128e:	f002 f837 	bl	8003300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001292:	f7ff fbc1 	bl	8000a18 <main>
  bx  lr    
 8001296:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001298:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800129c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012a4:	080047e4 	.word	0x080047e4
  ldr r2, =_sbss
 80012a8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012ac:	2000028c 	.word	0x2000028c

080012b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b0:	e7fe      	b.n	80012b0 <ADC_IRQHandler>
	...

080012b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012b8:	4b0e      	ldr	r3, [pc, #56]	; (80012f4 <HAL_Init+0x40>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a0d      	ldr	r2, [pc, #52]	; (80012f4 <HAL_Init+0x40>)
 80012be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <HAL_Init+0x40>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0a      	ldr	r2, [pc, #40]	; (80012f4 <HAL_Init+0x40>)
 80012ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d0:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <HAL_Init+0x40>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a07      	ldr	r2, [pc, #28]	; (80012f4 <HAL_Init+0x40>)
 80012d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012dc:	2003      	movs	r0, #3
 80012de:	f000 f92b 	bl	8001538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 f808 	bl	80012f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012e8:	f7ff fdae 	bl	8000e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40023c00 	.word	0x40023c00

080012f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_InitTick+0x54>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <HAL_InitTick+0x58>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	4619      	mov	r1, r3
 800130a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800130e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001312:	fbb2 f3f3 	udiv	r3, r2, r3
 8001316:	4618      	mov	r0, r3
 8001318:	f000 f943 	bl	80015a2 <HAL_SYSTICK_Config>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e00e      	b.n	8001344 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b0f      	cmp	r3, #15
 800132a:	d80a      	bhi.n	8001342 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800132c:	2200      	movs	r2, #0
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	f000 f90b 	bl	800154e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001338:	4a06      	ldr	r2, [pc, #24]	; (8001354 <HAL_InitTick+0x5c>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800133e:	2300      	movs	r3, #0
 8001340:	e000      	b.n	8001344 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
}
 8001344:	4618      	mov	r0, r3
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000000 	.word	0x20000000
 8001350:	20000008 	.word	0x20000008
 8001354:	20000004 	.word	0x20000004

08001358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800135c:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_IncTick+0x20>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	461a      	mov	r2, r3
 8001362:	4b06      	ldr	r3, [pc, #24]	; (800137c <HAL_IncTick+0x24>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4413      	add	r3, r2
 8001368:	4a04      	ldr	r2, [pc, #16]	; (800137c <HAL_IncTick+0x24>)
 800136a:	6013      	str	r3, [r2, #0]
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000008 	.word	0x20000008
 800137c:	20000278 	.word	0x20000278

08001380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return uwTick;
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <HAL_GetTick+0x14>)
 8001386:	681b      	ldr	r3, [r3, #0]
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000278 	.word	0x20000278

08001398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ae:	68ba      	ldr	r2, [r7, #8]
 80013b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b4:	4013      	ands	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ca:	4a04      	ldr	r2, [pc, #16]	; (80013dc <__NVIC_SetPriorityGrouping+0x44>)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	60d3      	str	r3, [r2, #12]
}
 80013d0:	bf00      	nop
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e4:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <__NVIC_GetPriorityGrouping+0x18>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	f003 0307 	and.w	r3, r3, #7
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	2b00      	cmp	r3, #0
 800140c:	db0b      	blt.n	8001426 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	f003 021f 	and.w	r2, r3, #31
 8001414:	4907      	ldr	r1, [pc, #28]	; (8001434 <__NVIC_EnableIRQ+0x38>)
 8001416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141a:	095b      	lsrs	r3, r3, #5
 800141c:	2001      	movs	r0, #1
 800141e:	fa00 f202 	lsl.w	r2, r0, r2
 8001422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000e100 	.word	0xe000e100

08001438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	6039      	str	r1, [r7, #0]
 8001442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001448:	2b00      	cmp	r3, #0
 800144a:	db0a      	blt.n	8001462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	b2da      	uxtb	r2, r3
 8001450:	490c      	ldr	r1, [pc, #48]	; (8001484 <__NVIC_SetPriority+0x4c>)
 8001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001456:	0112      	lsls	r2, r2, #4
 8001458:	b2d2      	uxtb	r2, r2
 800145a:	440b      	add	r3, r1
 800145c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001460:	e00a      	b.n	8001478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4908      	ldr	r1, [pc, #32]	; (8001488 <__NVIC_SetPriority+0x50>)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	f003 030f 	and.w	r3, r3, #15
 800146e:	3b04      	subs	r3, #4
 8001470:	0112      	lsls	r2, r2, #4
 8001472:	b2d2      	uxtb	r2, r2
 8001474:	440b      	add	r3, r1
 8001476:	761a      	strb	r2, [r3, #24]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000e100 	.word	0xe000e100
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800148c:	b480      	push	{r7}
 800148e:	b089      	sub	sp, #36	; 0x24
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	f1c3 0307 	rsb	r3, r3, #7
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	bf28      	it	cs
 80014aa:	2304      	movcs	r3, #4
 80014ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3304      	adds	r3, #4
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	d902      	bls.n	80014bc <NVIC_EncodePriority+0x30>
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3b03      	subs	r3, #3
 80014ba:	e000      	b.n	80014be <NVIC_EncodePriority+0x32>
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c0:	f04f 32ff 	mov.w	r2, #4294967295
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43da      	mvns	r2, r3
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	401a      	ands	r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d4:	f04f 31ff 	mov.w	r1, #4294967295
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	fa01 f303 	lsl.w	r3, r1, r3
 80014de:	43d9      	mvns	r1, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	4313      	orrs	r3, r2
         );
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3724      	adds	r7, #36	; 0x24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
	...

080014f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3b01      	subs	r3, #1
 8001500:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001504:	d301      	bcc.n	800150a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001506:	2301      	movs	r3, #1
 8001508:	e00f      	b.n	800152a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800150a:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <SysTick_Config+0x40>)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3b01      	subs	r3, #1
 8001510:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001512:	210f      	movs	r1, #15
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f7ff ff8e 	bl	8001438 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <SysTick_Config+0x40>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001522:	4b04      	ldr	r3, [pc, #16]	; (8001534 <SysTick_Config+0x40>)
 8001524:	2207      	movs	r2, #7
 8001526:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	e000e010 	.word	0xe000e010

08001538 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff ff29 	bl	8001398 <__NVIC_SetPriorityGrouping>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154e:	b580      	push	{r7, lr}
 8001550:	b086      	sub	sp, #24
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001560:	f7ff ff3e 	bl	80013e0 <__NVIC_GetPriorityGrouping>
 8001564:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	6978      	ldr	r0, [r7, #20]
 800156c:	f7ff ff8e 	bl	800148c <NVIC_EncodePriority>
 8001570:	4602      	mov	r2, r0
 8001572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff5d 	bl	8001438 <__NVIC_SetPriority>
}
 800157e:	bf00      	nop
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff31 	bl	80013fc <__NVIC_EnableIRQ>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffa2 	bl	80014f4 <SysTick_Config>
 80015b0:	4603      	mov	r3, r0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b084      	sub	sp, #16
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015c8:	f7ff feda 	bl	8001380 <HAL_GetTick>
 80015cc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d008      	beq.n	80015ec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2280      	movs	r2, #128	; 0x80
 80015de:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e052      	b.n	8001692 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f022 0216 	bic.w	r2, r2, #22
 80015fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	695a      	ldr	r2, [r3, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800160a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	2b00      	cmp	r3, #0
 8001612:	d103      	bne.n	800161c <HAL_DMA_Abort+0x62>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001618:	2b00      	cmp	r3, #0
 800161a:	d007      	beq.n	800162c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f022 0208 	bic.w	r2, r2, #8
 800162a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 0201 	bic.w	r2, r2, #1
 800163a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800163c:	e013      	b.n	8001666 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800163e:	f7ff fe9f 	bl	8001380 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b05      	cmp	r3, #5
 800164a:	d90c      	bls.n	8001666 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2220      	movs	r2, #32
 8001650:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2203      	movs	r2, #3
 8001656:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e015      	b.n	8001692 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1e4      	bne.n	800163e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001678:	223f      	movs	r2, #63	; 0x3f
 800167a:	409a      	lsls	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2201      	movs	r2, #1
 8001684:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d004      	beq.n	80016b8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2280      	movs	r2, #128	; 0x80
 80016b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e00c      	b.n	80016d2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2205      	movs	r2, #5
 80016bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 0201 	bic.w	r2, r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
	...

080016e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b089      	sub	sp, #36	; 0x24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
 80016fa:	e159      	b.n	80019b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016fc:	2201      	movs	r2, #1
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	429a      	cmp	r2, r3
 8001716:	f040 8148 	bne.w	80019aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	2b01      	cmp	r3, #1
 8001724:	d005      	beq.n	8001732 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800172e:	2b02      	cmp	r3, #2
 8001730:	d130      	bne.n	8001794 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	2203      	movs	r2, #3
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4013      	ands	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4313      	orrs	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001768:	2201      	movs	r2, #1
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	69ba      	ldr	r2, [r7, #24]
 8001774:	4013      	ands	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	f003 0201 	and.w	r2, r3, #1
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4313      	orrs	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f003 0303 	and.w	r3, r3, #3
 800179c:	2b03      	cmp	r3, #3
 800179e:	d017      	beq.n	80017d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	2203      	movs	r2, #3
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d123      	bne.n	8001824 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	08da      	lsrs	r2, r3, #3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3208      	adds	r2, #8
 80017e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	220f      	movs	r2, #15
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4013      	ands	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	691a      	ldr	r2, [r3, #16]
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4313      	orrs	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	08da      	lsrs	r2, r3, #3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3208      	adds	r2, #8
 800181e:	69b9      	ldr	r1, [r7, #24]
 8001820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	2203      	movs	r2, #3
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 0203 	and.w	r2, r3, #3
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4313      	orrs	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80a2 	beq.w	80019aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	4b57      	ldr	r3, [pc, #348]	; (80019c8 <HAL_GPIO_Init+0x2e8>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186e:	4a56      	ldr	r2, [pc, #344]	; (80019c8 <HAL_GPIO_Init+0x2e8>)
 8001870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001874:	6453      	str	r3, [r2, #68]	; 0x44
 8001876:	4b54      	ldr	r3, [pc, #336]	; (80019c8 <HAL_GPIO_Init+0x2e8>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001882:	4a52      	ldr	r2, [pc, #328]	; (80019cc <HAL_GPIO_Init+0x2ec>)
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	089b      	lsrs	r3, r3, #2
 8001888:	3302      	adds	r3, #2
 800188a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f003 0303 	and.w	r3, r3, #3
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	220f      	movs	r2, #15
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43db      	mvns	r3, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4013      	ands	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a49      	ldr	r2, [pc, #292]	; (80019d0 <HAL_GPIO_Init+0x2f0>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d019      	beq.n	80018e2 <HAL_GPIO_Init+0x202>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a48      	ldr	r2, [pc, #288]	; (80019d4 <HAL_GPIO_Init+0x2f4>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d013      	beq.n	80018de <HAL_GPIO_Init+0x1fe>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a47      	ldr	r2, [pc, #284]	; (80019d8 <HAL_GPIO_Init+0x2f8>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d00d      	beq.n	80018da <HAL_GPIO_Init+0x1fa>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a46      	ldr	r2, [pc, #280]	; (80019dc <HAL_GPIO_Init+0x2fc>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d007      	beq.n	80018d6 <HAL_GPIO_Init+0x1f6>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a45      	ldr	r2, [pc, #276]	; (80019e0 <HAL_GPIO_Init+0x300>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_GPIO_Init+0x1f2>
 80018ce:	2304      	movs	r3, #4
 80018d0:	e008      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018d2:	2307      	movs	r3, #7
 80018d4:	e006      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018d6:	2303      	movs	r3, #3
 80018d8:	e004      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018da:	2302      	movs	r3, #2
 80018dc:	e002      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018de:	2301      	movs	r3, #1
 80018e0:	e000      	b.n	80018e4 <HAL_GPIO_Init+0x204>
 80018e2:	2300      	movs	r3, #0
 80018e4:	69fa      	ldr	r2, [r7, #28]
 80018e6:	f002 0203 	and.w	r2, r2, #3
 80018ea:	0092      	lsls	r2, r2, #2
 80018ec:	4093      	lsls	r3, r2
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018f4:	4935      	ldr	r1, [pc, #212]	; (80019cc <HAL_GPIO_Init+0x2ec>)
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	089b      	lsrs	r3, r3, #2
 80018fa:	3302      	adds	r3, #2
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001902:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <HAL_GPIO_Init+0x304>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	43db      	mvns	r3, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4013      	ands	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001926:	4a2f      	ldr	r2, [pc, #188]	; (80019e4 <HAL_GPIO_Init+0x304>)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <HAL_GPIO_Init+0x304>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	4313      	orrs	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001950:	4a24      	ldr	r2, [pc, #144]	; (80019e4 <HAL_GPIO_Init+0x304>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001956:	4b23      	ldr	r3, [pc, #140]	; (80019e4 <HAL_GPIO_Init+0x304>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	43db      	mvns	r3, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4013      	ands	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800197a:	4a1a      	ldr	r2, [pc, #104]	; (80019e4 <HAL_GPIO_Init+0x304>)
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001980:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <HAL_GPIO_Init+0x304>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019a4:	4a0f      	ldr	r2, [pc, #60]	; (80019e4 <HAL_GPIO_Init+0x304>)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3301      	adds	r3, #1
 80019ae:	61fb      	str	r3, [r7, #28]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	2b0f      	cmp	r3, #15
 80019b4:	f67f aea2 	bls.w	80016fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	3724      	adds	r7, #36	; 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40013800 	.word	0x40013800
 80019d0:	40020000 	.word	0x40020000
 80019d4:	40020400 	.word	0x40020400
 80019d8:	40020800 	.word	0x40020800
 80019dc:	40020c00 	.word	0x40020c00
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40013c00 	.word	0x40013c00

080019e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691a      	ldr	r2, [r3, #16]
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d002      	beq.n	8001a06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a00:	2301      	movs	r3, #1
 8001a02:	73fb      	strb	r3, [r7, #15]
 8001a04:	e001      	b.n	8001a0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a06:	2300      	movs	r3, #0
 8001a08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]
 8001a24:	4613      	mov	r3, r2
 8001a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a28:	787b      	ldrb	r3, [r7, #1]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d003      	beq.n	8001a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a2e:	887a      	ldrh	r2, [r7, #2]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a34:	e003      	b.n	8001a3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a36:	887b      	ldrh	r3, [r7, #2]
 8001a38:	041a      	lsls	r2, r3, #16
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	619a      	str	r2, [r3, #24]
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a58:	695a      	ldr	r2, [r3, #20]
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d006      	beq.n	8001a70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a64:	88fb      	ldrh	r3, [r7, #6]
 8001a66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a68:	88fb      	ldrh	r3, [r7, #6]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff f892 	bl	8000b94 <HAL_GPIO_EXTI_Callback>
  }
}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40013c00 	.word	0x40013c00

08001a7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e264      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d075      	beq.n	8001b86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a9a:	4ba3      	ldr	r3, [pc, #652]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f003 030c 	and.w	r3, r3, #12
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d00c      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001aa6:	4ba0      	ldr	r3, [pc, #640]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001aae:	2b08      	cmp	r3, #8
 8001ab0:	d112      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ab2:	4b9d      	ldr	r3, [pc, #628]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001abe:	d10b      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac0:	4b99      	ldr	r3, [pc, #612]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d05b      	beq.n	8001b84 <HAL_RCC_OscConfig+0x108>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d157      	bne.n	8001b84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e23f      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae0:	d106      	bne.n	8001af0 <HAL_RCC_OscConfig+0x74>
 8001ae2:	4b91      	ldr	r3, [pc, #580]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a90      	ldr	r2, [pc, #576]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	e01d      	b.n	8001b2c <HAL_RCC_OscConfig+0xb0>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001af8:	d10c      	bne.n	8001b14 <HAL_RCC_OscConfig+0x98>
 8001afa:	4b8b      	ldr	r3, [pc, #556]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a8a      	ldr	r2, [pc, #552]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b04:	6013      	str	r3, [r2, #0]
 8001b06:	4b88      	ldr	r3, [pc, #544]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a87      	ldr	r2, [pc, #540]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b10:	6013      	str	r3, [r2, #0]
 8001b12:	e00b      	b.n	8001b2c <HAL_RCC_OscConfig+0xb0>
 8001b14:	4b84      	ldr	r3, [pc, #528]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a83      	ldr	r2, [pc, #524]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b81      	ldr	r3, [pc, #516]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a80      	ldr	r2, [pc, #512]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d013      	beq.n	8001b5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b34:	f7ff fc24 	bl	8001380 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b3c:	f7ff fc20 	bl	8001380 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b64      	cmp	r3, #100	; 0x64
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e204      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4e:	4b76      	ldr	r3, [pc, #472]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d0f0      	beq.n	8001b3c <HAL_RCC_OscConfig+0xc0>
 8001b5a:	e014      	b.n	8001b86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5c:	f7ff fc10 	bl	8001380 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b64:	f7ff fc0c 	bl	8001380 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b64      	cmp	r3, #100	; 0x64
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e1f0      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b76:	4b6c      	ldr	r3, [pc, #432]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f0      	bne.n	8001b64 <HAL_RCC_OscConfig+0xe8>
 8001b82:	e000      	b.n	8001b86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d063      	beq.n	8001c5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b92:	4b65      	ldr	r3, [pc, #404]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00b      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b9e:	4b62      	ldr	r3, [pc, #392]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d11c      	bne.n	8001be4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001baa:	4b5f      	ldr	r3, [pc, #380]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d116      	bne.n	8001be4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bb6:	4b5c      	ldr	r3, [pc, #368]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d005      	beq.n	8001bce <HAL_RCC_OscConfig+0x152>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d001      	beq.n	8001bce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e1c4      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bce:	4b56      	ldr	r3, [pc, #344]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	4952      	ldr	r1, [pc, #328]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001bde:	4313      	orrs	r3, r2
 8001be0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001be2:	e03a      	b.n	8001c5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d020      	beq.n	8001c2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bec:	4b4f      	ldr	r3, [pc, #316]	; (8001d2c <HAL_RCC_OscConfig+0x2b0>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf2:	f7ff fbc5 	bl	8001380 <HAL_GetTick>
 8001bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf8:	e008      	b.n	8001c0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bfa:	f7ff fbc1 	bl	8001380 <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e1a5      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c0c:	4b46      	ldr	r3, [pc, #280]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0f0      	beq.n	8001bfa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c18:	4b43      	ldr	r3, [pc, #268]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	4940      	ldr	r1, [pc, #256]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	600b      	str	r3, [r1, #0]
 8001c2c:	e015      	b.n	8001c5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c2e:	4b3f      	ldr	r3, [pc, #252]	; (8001d2c <HAL_RCC_OscConfig+0x2b0>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c34:	f7ff fba4 	bl	8001380 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c3c:	f7ff fba0 	bl	8001380 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e184      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c4e:	4b36      	ldr	r3, [pc, #216]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d030      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d016      	beq.n	8001c9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6e:	4b30      	ldr	r3, [pc, #192]	; (8001d30 <HAL_RCC_OscConfig+0x2b4>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c74:	f7ff fb84 	bl	8001380 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c7c:	f7ff fb80 	bl	8001380 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e164      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c8e:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001c90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0f0      	beq.n	8001c7c <HAL_RCC_OscConfig+0x200>
 8001c9a:	e015      	b.n	8001cc8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c9c:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <HAL_RCC_OscConfig+0x2b4>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca2:	f7ff fb6d 	bl	8001380 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001caa:	f7ff fb69 	bl	8001380 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e14d      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001cbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1f0      	bne.n	8001caa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80a0 	beq.w	8001e16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10f      	bne.n	8001d06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	4a0e      	ldr	r2, [pc, #56]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cf6:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <HAL_RCC_OscConfig+0x2ac>)
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d02:	2301      	movs	r3, #1
 8001d04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d06:	4b0b      	ldr	r3, [pc, #44]	; (8001d34 <HAL_RCC_OscConfig+0x2b8>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d121      	bne.n	8001d56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d12:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <HAL_RCC_OscConfig+0x2b8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a07      	ldr	r2, [pc, #28]	; (8001d34 <HAL_RCC_OscConfig+0x2b8>)
 8001d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d1e:	f7ff fb2f 	bl	8001380 <HAL_GetTick>
 8001d22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d24:	e011      	b.n	8001d4a <HAL_RCC_OscConfig+0x2ce>
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	42470000 	.word	0x42470000
 8001d30:	42470e80 	.word	0x42470e80
 8001d34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d38:	f7ff fb22 	bl	8001380 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e106      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4a:	4b85      	ldr	r3, [pc, #532]	; (8001f60 <HAL_RCC_OscConfig+0x4e4>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d106      	bne.n	8001d6c <HAL_RCC_OscConfig+0x2f0>
 8001d5e:	4b81      	ldr	r3, [pc, #516]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d62:	4a80      	ldr	r2, [pc, #512]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6713      	str	r3, [r2, #112]	; 0x70
 8001d6a:	e01c      	b.n	8001da6 <HAL_RCC_OscConfig+0x32a>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	2b05      	cmp	r3, #5
 8001d72:	d10c      	bne.n	8001d8e <HAL_RCC_OscConfig+0x312>
 8001d74:	4b7b      	ldr	r3, [pc, #492]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d78:	4a7a      	ldr	r2, [pc, #488]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d7a:	f043 0304 	orr.w	r3, r3, #4
 8001d7e:	6713      	str	r3, [r2, #112]	; 0x70
 8001d80:	4b78      	ldr	r3, [pc, #480]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d84:	4a77      	ldr	r2, [pc, #476]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001d8c:	e00b      	b.n	8001da6 <HAL_RCC_OscConfig+0x32a>
 8001d8e:	4b75      	ldr	r3, [pc, #468]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d92:	4a74      	ldr	r2, [pc, #464]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d94:	f023 0301 	bic.w	r3, r3, #1
 8001d98:	6713      	str	r3, [r2, #112]	; 0x70
 8001d9a:	4b72      	ldr	r3, [pc, #456]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d9e:	4a71      	ldr	r2, [pc, #452]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001da0:	f023 0304 	bic.w	r3, r3, #4
 8001da4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d015      	beq.n	8001dda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dae:	f7ff fae7 	bl	8001380 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db4:	e00a      	b.n	8001dcc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db6:	f7ff fae3 	bl	8001380 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e0c5      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dcc:	4b65      	ldr	r3, [pc, #404]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0ee      	beq.n	8001db6 <HAL_RCC_OscConfig+0x33a>
 8001dd8:	e014      	b.n	8001e04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dda:	f7ff fad1 	bl	8001380 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de0:	e00a      	b.n	8001df8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001de2:	f7ff facd 	bl	8001380 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d901      	bls.n	8001df8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e0af      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001df8:	4b5a      	ldr	r3, [pc, #360]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1ee      	bne.n	8001de2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e04:	7dfb      	ldrb	r3, [r7, #23]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d105      	bne.n	8001e16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e0a:	4b56      	ldr	r3, [pc, #344]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0e:	4a55      	ldr	r2, [pc, #340]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001e10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 809b 	beq.w	8001f56 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e20:	4b50      	ldr	r3, [pc, #320]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d05c      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d141      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e34:	4b4c      	ldr	r3, [pc, #304]	; (8001f68 <HAL_RCC_OscConfig+0x4ec>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3a:	f7ff faa1 	bl	8001380 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e42:	f7ff fa9d 	bl	8001380 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e081      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e54:	4b43      	ldr	r3, [pc, #268]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1f0      	bne.n	8001e42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	69da      	ldr	r2, [r3, #28]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	019b      	lsls	r3, r3, #6
 8001e70:	431a      	orrs	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e76:	085b      	lsrs	r3, r3, #1
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	041b      	lsls	r3, r3, #16
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e82:	061b      	lsls	r3, r3, #24
 8001e84:	4937      	ldr	r1, [pc, #220]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e8a:	4b37      	ldr	r3, [pc, #220]	; (8001f68 <HAL_RCC_OscConfig+0x4ec>)
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e90:	f7ff fa76 	bl	8001380 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e98:	f7ff fa72 	bl	8001380 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e056      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eaa:	4b2e      	ldr	r3, [pc, #184]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f0      	beq.n	8001e98 <HAL_RCC_OscConfig+0x41c>
 8001eb6:	e04e      	b.n	8001f56 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb8:	4b2b      	ldr	r3, [pc, #172]	; (8001f68 <HAL_RCC_OscConfig+0x4ec>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebe:	f7ff fa5f 	bl	8001380 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ec6:	f7ff fa5b 	bl	8001380 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e03f      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ed8:	4b22      	ldr	r3, [pc, #136]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1f0      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x44a>
 8001ee4:	e037      	b.n	8001f56 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d101      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e032      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	; (8001f64 <HAL_RCC_OscConfig+0x4e8>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d028      	beq.n	8001f52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d121      	bne.n	8001f52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d11a      	bne.n	8001f52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f22:	4013      	ands	r3, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f28:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d111      	bne.n	8001f52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d107      	bne.n	8001f52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d001      	beq.n	8001f56 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40007000 	.word	0x40007000
 8001f64:	40023800 	.word	0x40023800
 8001f68:	42470060 	.word	0x42470060

08001f6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d101      	bne.n	8001f80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0cc      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f80:	4b68      	ldr	r3, [pc, #416]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0307 	and.w	r3, r3, #7
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d90c      	bls.n	8001fa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8e:	4b65      	ldr	r3, [pc, #404]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	b2d2      	uxtb	r2, r2
 8001f94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	4b63      	ldr	r3, [pc, #396]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d001      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e0b8      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d020      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d005      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fc0:	4b59      	ldr	r3, [pc, #356]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	4a58      	ldr	r2, [pc, #352]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fd8:	4b53      	ldr	r3, [pc, #332]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	4a52      	ldr	r2, [pc, #328]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8001fde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fe2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe4:	4b50      	ldr	r3, [pc, #320]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	494d      	ldr	r1, [pc, #308]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d044      	beq.n	800208c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d107      	bne.n	800201a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200a:	4b47      	ldr	r3, [pc, #284]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d119      	bne.n	800204a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e07f      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d003      	beq.n	800202a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002026:	2b03      	cmp	r3, #3
 8002028:	d107      	bne.n	800203a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800202a:	4b3f      	ldr	r3, [pc, #252]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d109      	bne.n	800204a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e06f      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800203a:	4b3b      	ldr	r3, [pc, #236]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e067      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800204a:	4b37      	ldr	r3, [pc, #220]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f023 0203 	bic.w	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	4934      	ldr	r1, [pc, #208]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	4313      	orrs	r3, r2
 800205a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800205c:	f7ff f990 	bl	8001380 <HAL_GetTick>
 8002060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002062:	e00a      	b.n	800207a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002064:	f7ff f98c 	bl	8001380 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002072:	4293      	cmp	r3, r2
 8002074:	d901      	bls.n	800207a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e04f      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800207a:	4b2b      	ldr	r3, [pc, #172]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 020c 	and.w	r2, r3, #12
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	429a      	cmp	r2, r3
 800208a:	d1eb      	bne.n	8002064 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800208c:	4b25      	ldr	r3, [pc, #148]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	429a      	cmp	r2, r3
 8002098:	d20c      	bcs.n	80020b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209a:	4b22      	ldr	r3, [pc, #136]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a2:	4b20      	ldr	r3, [pc, #128]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e032      	b.n	800211a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d008      	beq.n	80020d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020c0:	4b19      	ldr	r3, [pc, #100]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	4916      	ldr	r1, [pc, #88]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d009      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020de:	4b12      	ldr	r3, [pc, #72]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	490e      	ldr	r1, [pc, #56]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020f2:	f000 f821 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 80020f6:	4602      	mov	r2, r0
 80020f8:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	490a      	ldr	r1, [pc, #40]	; (800212c <HAL_RCC_ClockConfig+0x1c0>)
 8002104:	5ccb      	ldrb	r3, [r1, r3]
 8002106:	fa22 f303 	lsr.w	r3, r2, r3
 800210a:	4a09      	ldr	r2, [pc, #36]	; (8002130 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800210e:	4b09      	ldr	r3, [pc, #36]	; (8002134 <HAL_RCC_ClockConfig+0x1c8>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff f8f0 	bl	80012f8 <HAL_InitTick>

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40023c00 	.word	0x40023c00
 8002128:	40023800 	.word	0x40023800
 800212c:	08004670 	.word	0x08004670
 8002130:	20000000 	.word	0x20000000
 8002134:	20000004 	.word	0x20000004

08002138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002138:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	2300      	movs	r3, #0
 800214a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002150:	4b67      	ldr	r3, [pc, #412]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 030c 	and.w	r3, r3, #12
 8002158:	2b08      	cmp	r3, #8
 800215a:	d00d      	beq.n	8002178 <HAL_RCC_GetSysClockFreq+0x40>
 800215c:	2b08      	cmp	r3, #8
 800215e:	f200 80bd 	bhi.w	80022dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <HAL_RCC_GetSysClockFreq+0x34>
 8002166:	2b04      	cmp	r3, #4
 8002168:	d003      	beq.n	8002172 <HAL_RCC_GetSysClockFreq+0x3a>
 800216a:	e0b7      	b.n	80022dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800216c:	4b61      	ldr	r3, [pc, #388]	; (80022f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800216e:	60bb      	str	r3, [r7, #8]
       break;
 8002170:	e0b7      	b.n	80022e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002172:	4b61      	ldr	r3, [pc, #388]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002174:	60bb      	str	r3, [r7, #8]
      break;
 8002176:	e0b4      	b.n	80022e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002178:	4b5d      	ldr	r3, [pc, #372]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002180:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002182:	4b5b      	ldr	r3, [pc, #364]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d04d      	beq.n	800222a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800218e:	4b58      	ldr	r3, [pc, #352]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	099b      	lsrs	r3, r3, #6
 8002194:	461a      	mov	r2, r3
 8002196:	f04f 0300 	mov.w	r3, #0
 800219a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800219e:	f04f 0100 	mov.w	r1, #0
 80021a2:	ea02 0800 	and.w	r8, r2, r0
 80021a6:	ea03 0901 	and.w	r9, r3, r1
 80021aa:	4640      	mov	r0, r8
 80021ac:	4649      	mov	r1, r9
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	014b      	lsls	r3, r1, #5
 80021b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80021bc:	0142      	lsls	r2, r0, #5
 80021be:	4610      	mov	r0, r2
 80021c0:	4619      	mov	r1, r3
 80021c2:	ebb0 0008 	subs.w	r0, r0, r8
 80021c6:	eb61 0109 	sbc.w	r1, r1, r9
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	018b      	lsls	r3, r1, #6
 80021d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80021d8:	0182      	lsls	r2, r0, #6
 80021da:	1a12      	subs	r2, r2, r0
 80021dc:	eb63 0301 	sbc.w	r3, r3, r1
 80021e0:	f04f 0000 	mov.w	r0, #0
 80021e4:	f04f 0100 	mov.w	r1, #0
 80021e8:	00d9      	lsls	r1, r3, #3
 80021ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80021ee:	00d0      	lsls	r0, r2, #3
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	eb12 0208 	adds.w	r2, r2, r8
 80021f8:	eb43 0309 	adc.w	r3, r3, r9
 80021fc:	f04f 0000 	mov.w	r0, #0
 8002200:	f04f 0100 	mov.w	r1, #0
 8002204:	0259      	lsls	r1, r3, #9
 8002206:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800220a:	0250      	lsls	r0, r2, #9
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4610      	mov	r0, r2
 8002212:	4619      	mov	r1, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	461a      	mov	r2, r3
 8002218:	f04f 0300 	mov.w	r3, #0
 800221c:	f7fe f848 	bl	80002b0 <__aeabi_uldivmod>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4613      	mov	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	e04a      	b.n	80022c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800222a:	4b31      	ldr	r3, [pc, #196]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	099b      	lsrs	r3, r3, #6
 8002230:	461a      	mov	r2, r3
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	f240 10ff 	movw	r0, #511	; 0x1ff
 800223a:	f04f 0100 	mov.w	r1, #0
 800223e:	ea02 0400 	and.w	r4, r2, r0
 8002242:	ea03 0501 	and.w	r5, r3, r1
 8002246:	4620      	mov	r0, r4
 8002248:	4629      	mov	r1, r5
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	014b      	lsls	r3, r1, #5
 8002254:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002258:	0142      	lsls	r2, r0, #5
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	1b00      	subs	r0, r0, r4
 8002260:	eb61 0105 	sbc.w	r1, r1, r5
 8002264:	f04f 0200 	mov.w	r2, #0
 8002268:	f04f 0300 	mov.w	r3, #0
 800226c:	018b      	lsls	r3, r1, #6
 800226e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002272:	0182      	lsls	r2, r0, #6
 8002274:	1a12      	subs	r2, r2, r0
 8002276:	eb63 0301 	sbc.w	r3, r3, r1
 800227a:	f04f 0000 	mov.w	r0, #0
 800227e:	f04f 0100 	mov.w	r1, #0
 8002282:	00d9      	lsls	r1, r3, #3
 8002284:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002288:	00d0      	lsls	r0, r2, #3
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	1912      	adds	r2, r2, r4
 8002290:	eb45 0303 	adc.w	r3, r5, r3
 8002294:	f04f 0000 	mov.w	r0, #0
 8002298:	f04f 0100 	mov.w	r1, #0
 800229c:	0299      	lsls	r1, r3, #10
 800229e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80022a2:	0290      	lsls	r0, r2, #10
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	4610      	mov	r0, r2
 80022aa:	4619      	mov	r1, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	461a      	mov	r2, r3
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	f7fd fffc 	bl	80002b0 <__aeabi_uldivmod>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4613      	mov	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80022c0:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	0c1b      	lsrs	r3, r3, #16
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	3301      	adds	r3, #1
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d8:	60bb      	str	r3, [r7, #8]
      break;
 80022da:	e002      	b.n	80022e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80022de:	60bb      	str	r3, [r7, #8]
      break;
 80022e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022e2:	68bb      	ldr	r3, [r7, #8]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80022ee:	bf00      	nop
 80022f0:	40023800 	.word	0x40023800
 80022f4:	00f42400 	.word	0x00f42400
 80022f8:	007a1200 	.word	0x007a1200

080022fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002300:	4b03      	ldr	r3, [pc, #12]	; (8002310 <HAL_RCC_GetHCLKFreq+0x14>)
 8002302:	681b      	ldr	r3, [r3, #0]
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	20000000 	.word	0x20000000

08002314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002318:	f7ff fff0 	bl	80022fc <HAL_RCC_GetHCLKFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b05      	ldr	r3, [pc, #20]	; (8002334 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	0a9b      	lsrs	r3, r3, #10
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	4903      	ldr	r1, [pc, #12]	; (8002338 <HAL_RCC_GetPCLK1Freq+0x24>)
 800232a:	5ccb      	ldrb	r3, [r1, r3]
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002330:	4618      	mov	r0, r3
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40023800 	.word	0x40023800
 8002338:	08004680 	.word	0x08004680

0800233c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002340:	f7ff ffdc 	bl	80022fc <HAL_RCC_GetHCLKFreq>
 8002344:	4602      	mov	r2, r0
 8002346:	4b05      	ldr	r3, [pc, #20]	; (800235c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	0b5b      	lsrs	r3, r3, #13
 800234c:	f003 0307 	and.w	r3, r3, #7
 8002350:	4903      	ldr	r1, [pc, #12]	; (8002360 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002352:	5ccb      	ldrb	r3, [r1, r3]
 8002354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002358:	4618      	mov	r0, r3
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40023800 	.word	0x40023800
 8002360:	08004680 	.word	0x08004680

08002364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e03f      	b.n	80023f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d106      	bne.n	8002390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7fe feec 	bl	8001168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2224      	movs	r2, #36	; 0x24
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 fddb 	bl	8002f64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	695a      	ldr	r2, [r3, #20]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2220      	movs	r2, #32
 80023e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2220      	movs	r2, #32
 80023f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b08a      	sub	sp, #40	; 0x28
 8002402:	af02      	add	r7, sp, #8
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	4613      	mov	r3, r2
 800240c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b20      	cmp	r3, #32
 800241c:	d17c      	bne.n	8002518 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d002      	beq.n	800242a <HAL_UART_Transmit+0x2c>
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e075      	b.n	800251a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_UART_Transmit+0x3e>
 8002438:	2302      	movs	r3, #2
 800243a:	e06e      	b.n	800251a <HAL_UART_Transmit+0x11c>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2221      	movs	r2, #33	; 0x21
 800244e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002452:	f7fe ff95 	bl	8001380 <HAL_GetTick>
 8002456:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	88fa      	ldrh	r2, [r7, #6]
 800245c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	88fa      	ldrh	r2, [r7, #6]
 8002462:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800246c:	d108      	bne.n	8002480 <HAL_UART_Transmit+0x82>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d104      	bne.n	8002480 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	61bb      	str	r3, [r7, #24]
 800247e:	e003      	b.n	8002488 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002484:	2300      	movs	r3, #0
 8002486:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002490:	e02a      	b.n	80024e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	2200      	movs	r2, #0
 800249a:	2180      	movs	r1, #128	; 0x80
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f000 fb1f 	bl	8002ae0 <UART_WaitOnFlagUntilTimeout>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e036      	b.n	800251a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10b      	bne.n	80024ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	3302      	adds	r3, #2
 80024c6:	61bb      	str	r3, [r7, #24]
 80024c8:	e007      	b.n	80024da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	3301      	adds	r3, #1
 80024d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024de:	b29b      	uxth	r3, r3
 80024e0:	3b01      	subs	r3, #1
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1cf      	bne.n	8002492 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2200      	movs	r2, #0
 80024fa:	2140      	movs	r1, #64	; 0x40
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 faef 	bl	8002ae0 <UART_WaitOnFlagUntilTimeout>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e006      	b.n	800251a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	e000      	b.n	800251a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002518:	2302      	movs	r3, #2
  }
}
 800251a:	4618      	mov	r0, r3
 800251c:	3720      	adds	r7, #32
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b084      	sub	sp, #16
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	4613      	mov	r3, r2
 800252e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b20      	cmp	r3, #32
 800253a:	d11d      	bne.n	8002578 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <HAL_UART_Receive_IT+0x26>
 8002542:	88fb      	ldrh	r3, [r7, #6]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e016      	b.n	800257a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_UART_Receive_IT+0x38>
 8002556:	2302      	movs	r3, #2
 8002558:	e00f      	b.n	800257a <HAL_UART_Receive_IT+0x58>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002568:	88fb      	ldrh	r3, [r7, #6]
 800256a:	461a      	mov	r2, r3
 800256c:	68b9      	ldr	r1, [r7, #8]
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 fb24 	bl	8002bbc <UART_Start_Receive_IT>
 8002574:	4603      	mov	r3, r0
 8002576:	e000      	b.n	800257a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002578:	2302      	movs	r3, #2
  }
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b0ba      	sub	sp, #232	; 0xe8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80025b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80025c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10f      	bne.n	80025ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <HAL_UART_IRQHandler+0x66>
 80025d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025da:	f003 0320 	and.w	r3, r3, #32
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 fc03 	bl	8002dee <UART_Receive_IT>
      return;
 80025e8:	e256      	b.n	8002a98 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80025ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f000 80de 	beq.w	80027b0 <HAL_UART_IRQHandler+0x22c>
 80025f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d106      	bne.n	800260e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002604:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002608:	2b00      	cmp	r3, #0
 800260a:	f000 80d1 	beq.w	80027b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800260e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00b      	beq.n	8002632 <HAL_UART_IRQHandler+0xae>
 800261a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800261e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002622:	2b00      	cmp	r3, #0
 8002624:	d005      	beq.n	8002632 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f043 0201 	orr.w	r2, r3, #1
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00b      	beq.n	8002656 <HAL_UART_IRQHandler+0xd2>
 800263e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d005      	beq.n	8002656 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	f043 0202 	orr.w	r2, r3, #2
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00b      	beq.n	800267a <HAL_UART_IRQHandler+0xf6>
 8002662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d005      	beq.n	800267a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f043 0204 	orr.w	r2, r3, #4
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800267a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	2b00      	cmp	r3, #0
 8002684:	d011      	beq.n	80026aa <HAL_UART_IRQHandler+0x126>
 8002686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800268a:	f003 0320 	and.w	r3, r3, #32
 800268e:	2b00      	cmp	r3, #0
 8002690:	d105      	bne.n	800269e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d005      	beq.n	80026aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f043 0208 	orr.w	r2, r3, #8
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 81ed 	beq.w	8002a8e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026b8:	f003 0320 	and.w	r3, r3, #32
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d008      	beq.n	80026d2 <HAL_UART_IRQHandler+0x14e>
 80026c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026c4:	f003 0320 	and.w	r3, r3, #32
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 fb8e 	bl	8002dee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026dc:	2b40      	cmp	r3, #64	; 0x40
 80026de:	bf0c      	ite	eq
 80026e0:	2301      	moveq	r3, #1
 80026e2:	2300      	movne	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d103      	bne.n	80026fe <HAL_UART_IRQHandler+0x17a>
 80026f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d04f      	beq.n	800279e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 fa96 	bl	8002c30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800270e:	2b40      	cmp	r3, #64	; 0x40
 8002710:	d141      	bne.n	8002796 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	3314      	adds	r3, #20
 8002718:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002720:	e853 3f00 	ldrex	r3, [r3]
 8002724:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002728:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800272c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002730:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	3314      	adds	r3, #20
 800273a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800273e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002742:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002746:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800274a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800274e:	e841 2300 	strex	r3, r2, [r1]
 8002752:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002756:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1d9      	bne.n	8002712 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002762:	2b00      	cmp	r3, #0
 8002764:	d013      	beq.n	800278e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276a:	4a7d      	ldr	r2, [pc, #500]	; (8002960 <HAL_UART_IRQHandler+0x3dc>)
 800276c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002772:	4618      	mov	r0, r3
 8002774:	f7fe ff91 	bl	800169a <HAL_DMA_Abort_IT>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d016      	beq.n	80027ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002788:	4610      	mov	r0, r2
 800278a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800278c:	e00e      	b.n	80027ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f990 	bl	8002ab4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002794:	e00a      	b.n	80027ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f98c 	bl	8002ab4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800279c:	e006      	b.n	80027ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f988 	bl	8002ab4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80027aa:	e170      	b.n	8002a8e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027ac:	bf00      	nop
    return;
 80027ae:	e16e      	b.n	8002a8e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	f040 814a 	bne.w	8002a4e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80027ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027be:	f003 0310 	and.w	r3, r3, #16
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f000 8143 	beq.w	8002a4e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80027c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027cc:	f003 0310 	and.w	r3, r3, #16
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 813c 	beq.w	8002a4e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027d6:	2300      	movs	r3, #0
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f6:	2b40      	cmp	r3, #64	; 0x40
 80027f8:	f040 80b4 	bne.w	8002964 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002808:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 8140 	beq.w	8002a92 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002816:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800281a:	429a      	cmp	r2, r3
 800281c:	f080 8139 	bcs.w	8002a92 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002826:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002832:	f000 8088 	beq.w	8002946 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	330c      	adds	r3, #12
 800283c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002840:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002844:	e853 3f00 	ldrex	r3, [r3]
 8002848:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800284c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002854:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	330c      	adds	r3, #12
 800285e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002862:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002866:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800286a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800286e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002872:	e841 2300 	strex	r3, r2, [r1]
 8002876:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800287a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1d9      	bne.n	8002836 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3314      	adds	r3, #20
 8002888:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800288c:	e853 3f00 	ldrex	r3, [r3]
 8002890:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002892:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002894:	f023 0301 	bic.w	r3, r3, #1
 8002898:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	3314      	adds	r3, #20
 80028a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80028a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80028aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80028ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80028b2:	e841 2300 	strex	r3, r2, [r1]
 80028b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80028b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1e1      	bne.n	8002882 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	3314      	adds	r3, #20
 80028c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028c8:	e853 3f00 	ldrex	r3, [r3]
 80028cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80028ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	3314      	adds	r3, #20
 80028de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80028e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80028e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80028e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80028ea:	e841 2300 	strex	r3, r2, [r1]
 80028ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80028f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1e3      	bne.n	80028be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	330c      	adds	r3, #12
 800290a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800290c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800290e:	e853 3f00 	ldrex	r3, [r3]
 8002912:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002914:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002916:	f023 0310 	bic.w	r3, r3, #16
 800291a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	330c      	adds	r3, #12
 8002924:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002928:	65ba      	str	r2, [r7, #88]	; 0x58
 800292a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800292e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002930:	e841 2300 	strex	r3, r2, [r1]
 8002934:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1e3      	bne.n	8002904 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002940:	4618      	mov	r0, r3
 8002942:	f7fe fe3a 	bl	80015ba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800294e:	b29b      	uxth	r3, r3
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	b29b      	uxth	r3, r3
 8002954:	4619      	mov	r1, r3
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f8b6 	bl	8002ac8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800295c:	e099      	b.n	8002a92 <HAL_UART_IRQHandler+0x50e>
 800295e:	bf00      	nop
 8002960:	08002cf7 	.word	0x08002cf7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800296c:	b29b      	uxth	r3, r3
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002978:	b29b      	uxth	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 808b 	beq.w	8002a96 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002980:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 8086 	beq.w	8002a96 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	330c      	adds	r3, #12
 8002990:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002994:	e853 3f00 	ldrex	r3, [r3]
 8002998:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800299a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80029a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	330c      	adds	r3, #12
 80029aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80029ae:	647a      	str	r2, [r7, #68]	; 0x44
 80029b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80029b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029b6:	e841 2300 	strex	r3, r2, [r1]
 80029ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80029bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1e3      	bne.n	800298a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3314      	adds	r3, #20
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	e853 3f00 	ldrex	r3, [r3]
 80029d0:	623b      	str	r3, [r7, #32]
   return(result);
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	f023 0301 	bic.w	r3, r3, #1
 80029d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	3314      	adds	r3, #20
 80029e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80029e6:	633a      	str	r2, [r7, #48]	; 0x30
 80029e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80029ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029ee:	e841 2300 	strex	r3, r2, [r1]
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80029f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1e3      	bne.n	80029c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2220      	movs	r2, #32
 80029fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	330c      	adds	r3, #12
 8002a0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	e853 3f00 	ldrex	r3, [r3]
 8002a16:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0310 	bic.w	r3, r3, #16
 8002a1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	330c      	adds	r3, #12
 8002a28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002a2c:	61fa      	str	r2, [r7, #28]
 8002a2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a30:	69b9      	ldr	r1, [r7, #24]
 8002a32:	69fa      	ldr	r2, [r7, #28]
 8002a34:	e841 2300 	strex	r3, r2, [r1]
 8002a38:	617b      	str	r3, [r7, #20]
   return(result);
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1e3      	bne.n	8002a08 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002a40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002a44:	4619      	mov	r1, r3
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f83e 	bl	8002ac8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a4c:	e023      	b.n	8002a96 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <HAL_UART_IRQHandler+0x4ea>
 8002a5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f959 	bl	8002d1e <UART_Transmit_IT>
    return;
 8002a6c:	e014      	b.n	8002a98 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00e      	beq.n	8002a98 <HAL_UART_IRQHandler+0x514>
 8002a7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d008      	beq.n	8002a98 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f999 	bl	8002dbe <UART_EndTransmit_IT>
    return;
 8002a8c:	e004      	b.n	8002a98 <HAL_UART_IRQHandler+0x514>
    return;
 8002a8e:	bf00      	nop
 8002a90:	e002      	b.n	8002a98 <HAL_UART_IRQHandler+0x514>
      return;
 8002a92:	bf00      	nop
 8002a94:	e000      	b.n	8002a98 <HAL_UART_IRQHandler+0x514>
      return;
 8002a96:	bf00      	nop
  }
}
 8002a98:	37e8      	adds	r7, #232	; 0xe8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop

08002aa0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b090      	sub	sp, #64	; 0x40
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	4613      	mov	r3, r2
 8002aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002af0:	e050      	b.n	8002b94 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002af2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af8:	d04c      	beq.n	8002b94 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d007      	beq.n	8002b10 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b00:	f7fe fc3e 	bl	8001380 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d241      	bcs.n	8002b94 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	330c      	adds	r3, #12
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b1a:	e853 3f00 	ldrex	r3, [r3]
 8002b1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	330c      	adds	r3, #12
 8002b2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b30:	637a      	str	r2, [r7, #52]	; 0x34
 8002b32:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b38:	e841 2300 	strex	r3, r2, [r1]
 8002b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1e5      	bne.n	8002b10 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	3314      	adds	r3, #20
 8002b4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	e853 3f00 	ldrex	r3, [r3]
 8002b52:	613b      	str	r3, [r7, #16]
   return(result);
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	f023 0301 	bic.w	r3, r3, #1
 8002b5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	3314      	adds	r3, #20
 8002b62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b64:	623a      	str	r2, [r7, #32]
 8002b66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b68:	69f9      	ldr	r1, [r7, #28]
 8002b6a:	6a3a      	ldr	r2, [r7, #32]
 8002b6c:	e841 2300 	strex	r3, r2, [r1]
 8002b70:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1e5      	bne.n	8002b44 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e00f      	b.n	8002bb4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d09f      	beq.n	8002af2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3740      	adds	r7, #64	; 0x40
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	88fa      	ldrh	r2, [r7, #6]
 8002bd4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	88fa      	ldrh	r2, [r7, #6]
 8002bda:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2222      	movs	r2, #34	; 0x22
 8002be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c00:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f042 0201 	orr.w	r2, r2, #1
 8002c10:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f042 0220 	orr.w	r2, r2, #32
 8002c20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b095      	sub	sp, #84	; 0x54
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	330c      	adds	r3, #12
 8002c3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c42:	e853 3f00 	ldrex	r3, [r3]
 8002c46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	330c      	adds	r3, #12
 8002c56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c58:	643a      	str	r2, [r7, #64]	; 0x40
 8002c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c60:	e841 2300 	strex	r3, r2, [r1]
 8002c64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d1e5      	bne.n	8002c38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	3314      	adds	r3, #20
 8002c72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	e853 3f00 	ldrex	r3, [r3]
 8002c7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f023 0301 	bic.w	r3, r3, #1
 8002c82:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3314      	adds	r3, #20
 8002c8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c94:	e841 2300 	strex	r3, r2, [r1]
 8002c98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1e5      	bne.n	8002c6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d119      	bne.n	8002cdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	330c      	adds	r3, #12
 8002cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	e853 3f00 	ldrex	r3, [r3]
 8002cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f023 0310 	bic.w	r3, r3, #16
 8002cbe:	647b      	str	r3, [r7, #68]	; 0x44
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	330c      	adds	r3, #12
 8002cc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cc8:	61ba      	str	r2, [r7, #24]
 8002cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ccc:	6979      	ldr	r1, [r7, #20]
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	e841 2300 	strex	r3, r2, [r1]
 8002cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e5      	bne.n	8002ca8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2220      	movs	r2, #32
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002cea:	bf00      	nop
 8002cec:	3754      	adds	r7, #84	; 0x54
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f7ff fecf 	bl	8002ab4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b085      	sub	sp, #20
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b21      	cmp	r3, #33	; 0x21
 8002d30:	d13e      	bne.n	8002db0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d3a:	d114      	bne.n	8002d66 <UART_Transmit_IT+0x48>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d110      	bne.n	8002d66 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	1c9a      	adds	r2, r3, #2
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	621a      	str	r2, [r3, #32]
 8002d64:	e008      	b.n	8002d78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	1c59      	adds	r1, r3, #1
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6211      	str	r1, [r2, #32]
 8002d70:	781a      	ldrb	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4619      	mov	r1, r3
 8002d86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10f      	bne.n	8002dac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68da      	ldr	r2, [r3, #12]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002daa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e000      	b.n	8002db2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002db0:	2302      	movs	r3, #2
  }
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dd4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff fe5e 	bl	8002aa0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b08c      	sub	sp, #48	; 0x30
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b22      	cmp	r3, #34	; 0x22
 8002e00:	f040 80ab 	bne.w	8002f5a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e0c:	d117      	bne.n	8002e3e <UART_Receive_IT+0x50>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d113      	bne.n	8002e3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	1c9a      	adds	r2, r3, #2
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	629a      	str	r2, [r3, #40]	; 0x28
 8002e3c:	e026      	b.n	8002e8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e50:	d007      	beq.n	8002e62 <UART_Receive_IT+0x74>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10a      	bne.n	8002e70 <UART_Receive_IT+0x82>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d106      	bne.n	8002e70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	b2da      	uxtb	r2, r3
 8002e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6c:	701a      	strb	r2, [r3, #0]
 8002e6e:	e008      	b.n	8002e82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	3b01      	subs	r3, #1
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	4619      	mov	r1, r3
 8002e9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d15a      	bne.n	8002f56 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0220 	bic.w	r2, r2, #32
 8002eae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68da      	ldr	r2, [r3, #12]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ebe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695a      	ldr	r2, [r3, #20]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0201 	bic.w	r2, r2, #1
 8002ece:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d135      	bne.n	8002f4c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	330c      	adds	r3, #12
 8002eec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	e853 3f00 	ldrex	r3, [r3]
 8002ef4:	613b      	str	r3, [r7, #16]
   return(result);
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	f023 0310 	bic.w	r3, r3, #16
 8002efc:	627b      	str	r3, [r7, #36]	; 0x24
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	330c      	adds	r3, #12
 8002f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f06:	623a      	str	r2, [r7, #32]
 8002f08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0a:	69f9      	ldr	r1, [r7, #28]
 8002f0c:	6a3a      	ldr	r2, [r7, #32]
 8002f0e:	e841 2300 	strex	r3, r2, [r1]
 8002f12:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1e5      	bne.n	8002ee6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b10      	cmp	r3, #16
 8002f26:	d10a      	bne.n	8002f3e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f42:	4619      	mov	r1, r3
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7ff fdbf 	bl	8002ac8 <HAL_UARTEx_RxEventCallback>
 8002f4a:	e002      	b.n	8002f52 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f7fd fe13 	bl	8000b78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	e002      	b.n	8002f5c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	e000      	b.n	8002f5c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002f5a:	2302      	movs	r3, #2
  }
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3730      	adds	r7, #48	; 0x30
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f68:	b09f      	sub	sp, #124	; 0x7c
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f7a:	68d9      	ldr	r1, [r3, #12]
 8002f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	ea40 0301 	orr.w	r3, r0, r1
 8002f84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	431a      	orrs	r2, r3
 8002f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002fa8:	f021 010c 	bic.w	r1, r1, #12
 8002fac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fb2:	430b      	orrs	r3, r1
 8002fb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc2:	6999      	ldr	r1, [r3, #24]
 8002fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	ea40 0301 	orr.w	r3, r0, r1
 8002fcc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	4bc5      	ldr	r3, [pc, #788]	; (80032e8 <UART_SetConfig+0x384>)
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d004      	beq.n	8002fe2 <UART_SetConfig+0x7e>
 8002fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	4bc3      	ldr	r3, [pc, #780]	; (80032ec <UART_SetConfig+0x388>)
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d103      	bne.n	8002fea <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fe2:	f7ff f9ab 	bl	800233c <HAL_RCC_GetPCLK2Freq>
 8002fe6:	6778      	str	r0, [r7, #116]	; 0x74
 8002fe8:	e002      	b.n	8002ff0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fea:	f7ff f993 	bl	8002314 <HAL_RCC_GetPCLK1Freq>
 8002fee:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ff8:	f040 80b6 	bne.w	8003168 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ffc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ffe:	461c      	mov	r4, r3
 8003000:	f04f 0500 	mov.w	r5, #0
 8003004:	4622      	mov	r2, r4
 8003006:	462b      	mov	r3, r5
 8003008:	1891      	adds	r1, r2, r2
 800300a:	6439      	str	r1, [r7, #64]	; 0x40
 800300c:	415b      	adcs	r3, r3
 800300e:	647b      	str	r3, [r7, #68]	; 0x44
 8003010:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003014:	1912      	adds	r2, r2, r4
 8003016:	eb45 0303 	adc.w	r3, r5, r3
 800301a:	f04f 0000 	mov.w	r0, #0
 800301e:	f04f 0100 	mov.w	r1, #0
 8003022:	00d9      	lsls	r1, r3, #3
 8003024:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003028:	00d0      	lsls	r0, r2, #3
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	1911      	adds	r1, r2, r4
 8003030:	6639      	str	r1, [r7, #96]	; 0x60
 8003032:	416b      	adcs	r3, r5
 8003034:	667b      	str	r3, [r7, #100]	; 0x64
 8003036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	461a      	mov	r2, r3
 800303c:	f04f 0300 	mov.w	r3, #0
 8003040:	1891      	adds	r1, r2, r2
 8003042:	63b9      	str	r1, [r7, #56]	; 0x38
 8003044:	415b      	adcs	r3, r3
 8003046:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003048:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800304c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003050:	f7fd f92e 	bl	80002b0 <__aeabi_uldivmod>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4ba5      	ldr	r3, [pc, #660]	; (80032f0 <UART_SetConfig+0x38c>)
 800305a:	fba3 2302 	umull	r2, r3, r3, r2
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	011e      	lsls	r6, r3, #4
 8003062:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003064:	461c      	mov	r4, r3
 8003066:	f04f 0500 	mov.w	r5, #0
 800306a:	4622      	mov	r2, r4
 800306c:	462b      	mov	r3, r5
 800306e:	1891      	adds	r1, r2, r2
 8003070:	6339      	str	r1, [r7, #48]	; 0x30
 8003072:	415b      	adcs	r3, r3
 8003074:	637b      	str	r3, [r7, #52]	; 0x34
 8003076:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800307a:	1912      	adds	r2, r2, r4
 800307c:	eb45 0303 	adc.w	r3, r5, r3
 8003080:	f04f 0000 	mov.w	r0, #0
 8003084:	f04f 0100 	mov.w	r1, #0
 8003088:	00d9      	lsls	r1, r3, #3
 800308a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800308e:	00d0      	lsls	r0, r2, #3
 8003090:	4602      	mov	r2, r0
 8003092:	460b      	mov	r3, r1
 8003094:	1911      	adds	r1, r2, r4
 8003096:	65b9      	str	r1, [r7, #88]	; 0x58
 8003098:	416b      	adcs	r3, r5
 800309a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800309c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	461a      	mov	r2, r3
 80030a2:	f04f 0300 	mov.w	r3, #0
 80030a6:	1891      	adds	r1, r2, r2
 80030a8:	62b9      	str	r1, [r7, #40]	; 0x28
 80030aa:	415b      	adcs	r3, r3
 80030ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030b2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80030b6:	f7fd f8fb 	bl	80002b0 <__aeabi_uldivmod>
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	4b8c      	ldr	r3, [pc, #560]	; (80032f0 <UART_SetConfig+0x38c>)
 80030c0:	fba3 1302 	umull	r1, r3, r3, r2
 80030c4:	095b      	lsrs	r3, r3, #5
 80030c6:	2164      	movs	r1, #100	; 0x64
 80030c8:	fb01 f303 	mul.w	r3, r1, r3
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	3332      	adds	r3, #50	; 0x32
 80030d2:	4a87      	ldr	r2, [pc, #540]	; (80032f0 <UART_SetConfig+0x38c>)
 80030d4:	fba2 2303 	umull	r2, r3, r2, r3
 80030d8:	095b      	lsrs	r3, r3, #5
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80030e0:	441e      	add	r6, r3
 80030e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030e4:	4618      	mov	r0, r3
 80030e6:	f04f 0100 	mov.w	r1, #0
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	1894      	adds	r4, r2, r2
 80030f0:	623c      	str	r4, [r7, #32]
 80030f2:	415b      	adcs	r3, r3
 80030f4:	627b      	str	r3, [r7, #36]	; 0x24
 80030f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030fa:	1812      	adds	r2, r2, r0
 80030fc:	eb41 0303 	adc.w	r3, r1, r3
 8003100:	f04f 0400 	mov.w	r4, #0
 8003104:	f04f 0500 	mov.w	r5, #0
 8003108:	00dd      	lsls	r5, r3, #3
 800310a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800310e:	00d4      	lsls	r4, r2, #3
 8003110:	4622      	mov	r2, r4
 8003112:	462b      	mov	r3, r5
 8003114:	1814      	adds	r4, r2, r0
 8003116:	653c      	str	r4, [r7, #80]	; 0x50
 8003118:	414b      	adcs	r3, r1
 800311a:	657b      	str	r3, [r7, #84]	; 0x54
 800311c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	461a      	mov	r2, r3
 8003122:	f04f 0300 	mov.w	r3, #0
 8003126:	1891      	adds	r1, r2, r2
 8003128:	61b9      	str	r1, [r7, #24]
 800312a:	415b      	adcs	r3, r3
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003132:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003136:	f7fd f8bb 	bl	80002b0 <__aeabi_uldivmod>
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	4b6c      	ldr	r3, [pc, #432]	; (80032f0 <UART_SetConfig+0x38c>)
 8003140:	fba3 1302 	umull	r1, r3, r3, r2
 8003144:	095b      	lsrs	r3, r3, #5
 8003146:	2164      	movs	r1, #100	; 0x64
 8003148:	fb01 f303 	mul.w	r3, r1, r3
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	3332      	adds	r3, #50	; 0x32
 8003152:	4a67      	ldr	r2, [pc, #412]	; (80032f0 <UART_SetConfig+0x38c>)
 8003154:	fba2 2303 	umull	r2, r3, r2, r3
 8003158:	095b      	lsrs	r3, r3, #5
 800315a:	f003 0207 	and.w	r2, r3, #7
 800315e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4432      	add	r2, r6
 8003164:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003166:	e0b9      	b.n	80032dc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003168:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800316a:	461c      	mov	r4, r3
 800316c:	f04f 0500 	mov.w	r5, #0
 8003170:	4622      	mov	r2, r4
 8003172:	462b      	mov	r3, r5
 8003174:	1891      	adds	r1, r2, r2
 8003176:	6139      	str	r1, [r7, #16]
 8003178:	415b      	adcs	r3, r3
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003180:	1912      	adds	r2, r2, r4
 8003182:	eb45 0303 	adc.w	r3, r5, r3
 8003186:	f04f 0000 	mov.w	r0, #0
 800318a:	f04f 0100 	mov.w	r1, #0
 800318e:	00d9      	lsls	r1, r3, #3
 8003190:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003194:	00d0      	lsls	r0, r2, #3
 8003196:	4602      	mov	r2, r0
 8003198:	460b      	mov	r3, r1
 800319a:	eb12 0804 	adds.w	r8, r2, r4
 800319e:	eb43 0905 	adc.w	r9, r3, r5
 80031a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f04f 0100 	mov.w	r1, #0
 80031ac:	f04f 0200 	mov.w	r2, #0
 80031b0:	f04f 0300 	mov.w	r3, #0
 80031b4:	008b      	lsls	r3, r1, #2
 80031b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80031ba:	0082      	lsls	r2, r0, #2
 80031bc:	4640      	mov	r0, r8
 80031be:	4649      	mov	r1, r9
 80031c0:	f7fd f876 	bl	80002b0 <__aeabi_uldivmod>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4b49      	ldr	r3, [pc, #292]	; (80032f0 <UART_SetConfig+0x38c>)
 80031ca:	fba3 2302 	umull	r2, r3, r3, r2
 80031ce:	095b      	lsrs	r3, r3, #5
 80031d0:	011e      	lsls	r6, r3, #4
 80031d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031d4:	4618      	mov	r0, r3
 80031d6:	f04f 0100 	mov.w	r1, #0
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	1894      	adds	r4, r2, r2
 80031e0:	60bc      	str	r4, [r7, #8]
 80031e2:	415b      	adcs	r3, r3
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031ea:	1812      	adds	r2, r2, r0
 80031ec:	eb41 0303 	adc.w	r3, r1, r3
 80031f0:	f04f 0400 	mov.w	r4, #0
 80031f4:	f04f 0500 	mov.w	r5, #0
 80031f8:	00dd      	lsls	r5, r3, #3
 80031fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80031fe:	00d4      	lsls	r4, r2, #3
 8003200:	4622      	mov	r2, r4
 8003202:	462b      	mov	r3, r5
 8003204:	1814      	adds	r4, r2, r0
 8003206:	64bc      	str	r4, [r7, #72]	; 0x48
 8003208:	414b      	adcs	r3, r1
 800320a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800320c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	4618      	mov	r0, r3
 8003212:	f04f 0100 	mov.w	r1, #0
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	008b      	lsls	r3, r1, #2
 8003220:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003224:	0082      	lsls	r2, r0, #2
 8003226:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800322a:	f7fd f841 	bl	80002b0 <__aeabi_uldivmod>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4b2f      	ldr	r3, [pc, #188]	; (80032f0 <UART_SetConfig+0x38c>)
 8003234:	fba3 1302 	umull	r1, r3, r3, r2
 8003238:	095b      	lsrs	r3, r3, #5
 800323a:	2164      	movs	r1, #100	; 0x64
 800323c:	fb01 f303 	mul.w	r3, r1, r3
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	3332      	adds	r3, #50	; 0x32
 8003246:	4a2a      	ldr	r2, [pc, #168]	; (80032f0 <UART_SetConfig+0x38c>)
 8003248:	fba2 2303 	umull	r2, r3, r2, r3
 800324c:	095b      	lsrs	r3, r3, #5
 800324e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003252:	441e      	add	r6, r3
 8003254:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003256:	4618      	mov	r0, r3
 8003258:	f04f 0100 	mov.w	r1, #0
 800325c:	4602      	mov	r2, r0
 800325e:	460b      	mov	r3, r1
 8003260:	1894      	adds	r4, r2, r2
 8003262:	603c      	str	r4, [r7, #0]
 8003264:	415b      	adcs	r3, r3
 8003266:	607b      	str	r3, [r7, #4]
 8003268:	e9d7 2300 	ldrd	r2, r3, [r7]
 800326c:	1812      	adds	r2, r2, r0
 800326e:	eb41 0303 	adc.w	r3, r1, r3
 8003272:	f04f 0400 	mov.w	r4, #0
 8003276:	f04f 0500 	mov.w	r5, #0
 800327a:	00dd      	lsls	r5, r3, #3
 800327c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003280:	00d4      	lsls	r4, r2, #3
 8003282:	4622      	mov	r2, r4
 8003284:	462b      	mov	r3, r5
 8003286:	eb12 0a00 	adds.w	sl, r2, r0
 800328a:	eb43 0b01 	adc.w	fp, r3, r1
 800328e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	4618      	mov	r0, r3
 8003294:	f04f 0100 	mov.w	r1, #0
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	008b      	lsls	r3, r1, #2
 80032a2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80032a6:	0082      	lsls	r2, r0, #2
 80032a8:	4650      	mov	r0, sl
 80032aa:	4659      	mov	r1, fp
 80032ac:	f7fd f800 	bl	80002b0 <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <UART_SetConfig+0x38c>)
 80032b6:	fba3 1302 	umull	r1, r3, r3, r2
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	2164      	movs	r1, #100	; 0x64
 80032be:	fb01 f303 	mul.w	r3, r1, r3
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	3332      	adds	r3, #50	; 0x32
 80032c8:	4a09      	ldr	r2, [pc, #36]	; (80032f0 <UART_SetConfig+0x38c>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	f003 020f 	and.w	r2, r3, #15
 80032d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4432      	add	r2, r6
 80032da:	609a      	str	r2, [r3, #8]
}
 80032dc:	bf00      	nop
 80032de:	377c      	adds	r7, #124	; 0x7c
 80032e0:	46bd      	mov	sp, r7
 80032e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032e6:	bf00      	nop
 80032e8:	40011000 	.word	0x40011000
 80032ec:	40011400 	.word	0x40011400
 80032f0:	51eb851f 	.word	0x51eb851f

080032f4 <__errno>:
 80032f4:	4b01      	ldr	r3, [pc, #4]	; (80032fc <__errno+0x8>)
 80032f6:	6818      	ldr	r0, [r3, #0]
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	2000000c 	.word	0x2000000c

08003300 <__libc_init_array>:
 8003300:	b570      	push	{r4, r5, r6, lr}
 8003302:	4d0d      	ldr	r5, [pc, #52]	; (8003338 <__libc_init_array+0x38>)
 8003304:	4c0d      	ldr	r4, [pc, #52]	; (800333c <__libc_init_array+0x3c>)
 8003306:	1b64      	subs	r4, r4, r5
 8003308:	10a4      	asrs	r4, r4, #2
 800330a:	2600      	movs	r6, #0
 800330c:	42a6      	cmp	r6, r4
 800330e:	d109      	bne.n	8003324 <__libc_init_array+0x24>
 8003310:	4d0b      	ldr	r5, [pc, #44]	; (8003340 <__libc_init_array+0x40>)
 8003312:	4c0c      	ldr	r4, [pc, #48]	; (8003344 <__libc_init_array+0x44>)
 8003314:	f001 f846 	bl	80043a4 <_init>
 8003318:	1b64      	subs	r4, r4, r5
 800331a:	10a4      	asrs	r4, r4, #2
 800331c:	2600      	movs	r6, #0
 800331e:	42a6      	cmp	r6, r4
 8003320:	d105      	bne.n	800332e <__libc_init_array+0x2e>
 8003322:	bd70      	pop	{r4, r5, r6, pc}
 8003324:	f855 3b04 	ldr.w	r3, [r5], #4
 8003328:	4798      	blx	r3
 800332a:	3601      	adds	r6, #1
 800332c:	e7ee      	b.n	800330c <__libc_init_array+0xc>
 800332e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003332:	4798      	blx	r3
 8003334:	3601      	adds	r6, #1
 8003336:	e7f2      	b.n	800331e <__libc_init_array+0x1e>
 8003338:	080047dc 	.word	0x080047dc
 800333c:	080047dc 	.word	0x080047dc
 8003340:	080047dc 	.word	0x080047dc
 8003344:	080047e0 	.word	0x080047e0

08003348 <memset>:
 8003348:	4402      	add	r2, r0
 800334a:	4603      	mov	r3, r0
 800334c:	4293      	cmp	r3, r2
 800334e:	d100      	bne.n	8003352 <memset+0xa>
 8003350:	4770      	bx	lr
 8003352:	f803 1b01 	strb.w	r1, [r3], #1
 8003356:	e7f9      	b.n	800334c <memset+0x4>

08003358 <strcpy>:
 8003358:	4603      	mov	r3, r0
 800335a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800335e:	f803 2b01 	strb.w	r2, [r3], #1
 8003362:	2a00      	cmp	r2, #0
 8003364:	d1f9      	bne.n	800335a <strcpy+0x2>
 8003366:	4770      	bx	lr

08003368 <strtok>:
 8003368:	4b16      	ldr	r3, [pc, #88]	; (80033c4 <strtok+0x5c>)
 800336a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800336c:	681e      	ldr	r6, [r3, #0]
 800336e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8003370:	4605      	mov	r5, r0
 8003372:	b9fc      	cbnz	r4, 80033b4 <strtok+0x4c>
 8003374:	2050      	movs	r0, #80	; 0x50
 8003376:	9101      	str	r1, [sp, #4]
 8003378:	f000 f882 	bl	8003480 <malloc>
 800337c:	9901      	ldr	r1, [sp, #4]
 800337e:	65b0      	str	r0, [r6, #88]	; 0x58
 8003380:	4602      	mov	r2, r0
 8003382:	b920      	cbnz	r0, 800338e <strtok+0x26>
 8003384:	4b10      	ldr	r3, [pc, #64]	; (80033c8 <strtok+0x60>)
 8003386:	4811      	ldr	r0, [pc, #68]	; (80033cc <strtok+0x64>)
 8003388:	2157      	movs	r1, #87	; 0x57
 800338a:	f000 f849 	bl	8003420 <__assert_func>
 800338e:	e9c0 4400 	strd	r4, r4, [r0]
 8003392:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003396:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800339a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800339e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80033a2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80033a6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80033aa:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80033ae:	6184      	str	r4, [r0, #24]
 80033b0:	7704      	strb	r4, [r0, #28]
 80033b2:	6244      	str	r4, [r0, #36]	; 0x24
 80033b4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80033b6:	2301      	movs	r3, #1
 80033b8:	4628      	mov	r0, r5
 80033ba:	b002      	add	sp, #8
 80033bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80033c0:	f000 b806 	b.w	80033d0 <__strtok_r>
 80033c4:	2000000c 	.word	0x2000000c
 80033c8:	0800468c 	.word	0x0800468c
 80033cc:	080046a3 	.word	0x080046a3

080033d0 <__strtok_r>:
 80033d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033d2:	b908      	cbnz	r0, 80033d8 <__strtok_r+0x8>
 80033d4:	6810      	ldr	r0, [r2, #0]
 80033d6:	b188      	cbz	r0, 80033fc <__strtok_r+0x2c>
 80033d8:	4604      	mov	r4, r0
 80033da:	4620      	mov	r0, r4
 80033dc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80033e0:	460f      	mov	r7, r1
 80033e2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80033e6:	b91e      	cbnz	r6, 80033f0 <__strtok_r+0x20>
 80033e8:	b965      	cbnz	r5, 8003404 <__strtok_r+0x34>
 80033ea:	6015      	str	r5, [r2, #0]
 80033ec:	4628      	mov	r0, r5
 80033ee:	e005      	b.n	80033fc <__strtok_r+0x2c>
 80033f0:	42b5      	cmp	r5, r6
 80033f2:	d1f6      	bne.n	80033e2 <__strtok_r+0x12>
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1f0      	bne.n	80033da <__strtok_r+0xa>
 80033f8:	6014      	str	r4, [r2, #0]
 80033fa:	7003      	strb	r3, [r0, #0]
 80033fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033fe:	461c      	mov	r4, r3
 8003400:	e00c      	b.n	800341c <__strtok_r+0x4c>
 8003402:	b915      	cbnz	r5, 800340a <__strtok_r+0x3a>
 8003404:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003408:	460e      	mov	r6, r1
 800340a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800340e:	42ab      	cmp	r3, r5
 8003410:	d1f7      	bne.n	8003402 <__strtok_r+0x32>
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0f3      	beq.n	80033fe <__strtok_r+0x2e>
 8003416:	2300      	movs	r3, #0
 8003418:	f804 3c01 	strb.w	r3, [r4, #-1]
 800341c:	6014      	str	r4, [r2, #0]
 800341e:	e7ed      	b.n	80033fc <__strtok_r+0x2c>

08003420 <__assert_func>:
 8003420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003422:	4614      	mov	r4, r2
 8003424:	461a      	mov	r2, r3
 8003426:	4b09      	ldr	r3, [pc, #36]	; (800344c <__assert_func+0x2c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4605      	mov	r5, r0
 800342c:	68d8      	ldr	r0, [r3, #12]
 800342e:	b14c      	cbz	r4, 8003444 <__assert_func+0x24>
 8003430:	4b07      	ldr	r3, [pc, #28]	; (8003450 <__assert_func+0x30>)
 8003432:	9100      	str	r1, [sp, #0]
 8003434:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003438:	4906      	ldr	r1, [pc, #24]	; (8003454 <__assert_func+0x34>)
 800343a:	462b      	mov	r3, r5
 800343c:	f000 f80e 	bl	800345c <fiprintf>
 8003440:	f000 fc8e 	bl	8003d60 <abort>
 8003444:	4b04      	ldr	r3, [pc, #16]	; (8003458 <__assert_func+0x38>)
 8003446:	461c      	mov	r4, r3
 8003448:	e7f3      	b.n	8003432 <__assert_func+0x12>
 800344a:	bf00      	nop
 800344c:	2000000c 	.word	0x2000000c
 8003450:	08004704 	.word	0x08004704
 8003454:	08004711 	.word	0x08004711
 8003458:	0800473f 	.word	0x0800473f

0800345c <fiprintf>:
 800345c:	b40e      	push	{r1, r2, r3}
 800345e:	b503      	push	{r0, r1, lr}
 8003460:	4601      	mov	r1, r0
 8003462:	ab03      	add	r3, sp, #12
 8003464:	4805      	ldr	r0, [pc, #20]	; (800347c <fiprintf+0x20>)
 8003466:	f853 2b04 	ldr.w	r2, [r3], #4
 800346a:	6800      	ldr	r0, [r0, #0]
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	f000 f8e3 	bl	8003638 <_vfiprintf_r>
 8003472:	b002      	add	sp, #8
 8003474:	f85d eb04 	ldr.w	lr, [sp], #4
 8003478:	b003      	add	sp, #12
 800347a:	4770      	bx	lr
 800347c:	2000000c 	.word	0x2000000c

08003480 <malloc>:
 8003480:	4b02      	ldr	r3, [pc, #8]	; (800348c <malloc+0xc>)
 8003482:	4601      	mov	r1, r0
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	f000 b853 	b.w	8003530 <_malloc_r>
 800348a:	bf00      	nop
 800348c:	2000000c 	.word	0x2000000c

08003490 <_free_r>:
 8003490:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003492:	2900      	cmp	r1, #0
 8003494:	d048      	beq.n	8003528 <_free_r+0x98>
 8003496:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800349a:	9001      	str	r0, [sp, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	f1a1 0404 	sub.w	r4, r1, #4
 80034a2:	bfb8      	it	lt
 80034a4:	18e4      	addlt	r4, r4, r3
 80034a6:	f000 fe81 	bl	80041ac <__malloc_lock>
 80034aa:	4a20      	ldr	r2, [pc, #128]	; (800352c <_free_r+0x9c>)
 80034ac:	9801      	ldr	r0, [sp, #4]
 80034ae:	6813      	ldr	r3, [r2, #0]
 80034b0:	4615      	mov	r5, r2
 80034b2:	b933      	cbnz	r3, 80034c2 <_free_r+0x32>
 80034b4:	6063      	str	r3, [r4, #4]
 80034b6:	6014      	str	r4, [r2, #0]
 80034b8:	b003      	add	sp, #12
 80034ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034be:	f000 be7b 	b.w	80041b8 <__malloc_unlock>
 80034c2:	42a3      	cmp	r3, r4
 80034c4:	d90b      	bls.n	80034de <_free_r+0x4e>
 80034c6:	6821      	ldr	r1, [r4, #0]
 80034c8:	1862      	adds	r2, r4, r1
 80034ca:	4293      	cmp	r3, r2
 80034cc:	bf04      	itt	eq
 80034ce:	681a      	ldreq	r2, [r3, #0]
 80034d0:	685b      	ldreq	r3, [r3, #4]
 80034d2:	6063      	str	r3, [r4, #4]
 80034d4:	bf04      	itt	eq
 80034d6:	1852      	addeq	r2, r2, r1
 80034d8:	6022      	streq	r2, [r4, #0]
 80034da:	602c      	str	r4, [r5, #0]
 80034dc:	e7ec      	b.n	80034b8 <_free_r+0x28>
 80034de:	461a      	mov	r2, r3
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	b10b      	cbz	r3, 80034e8 <_free_r+0x58>
 80034e4:	42a3      	cmp	r3, r4
 80034e6:	d9fa      	bls.n	80034de <_free_r+0x4e>
 80034e8:	6811      	ldr	r1, [r2, #0]
 80034ea:	1855      	adds	r5, r2, r1
 80034ec:	42a5      	cmp	r5, r4
 80034ee:	d10b      	bne.n	8003508 <_free_r+0x78>
 80034f0:	6824      	ldr	r4, [r4, #0]
 80034f2:	4421      	add	r1, r4
 80034f4:	1854      	adds	r4, r2, r1
 80034f6:	42a3      	cmp	r3, r4
 80034f8:	6011      	str	r1, [r2, #0]
 80034fa:	d1dd      	bne.n	80034b8 <_free_r+0x28>
 80034fc:	681c      	ldr	r4, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	6053      	str	r3, [r2, #4]
 8003502:	4421      	add	r1, r4
 8003504:	6011      	str	r1, [r2, #0]
 8003506:	e7d7      	b.n	80034b8 <_free_r+0x28>
 8003508:	d902      	bls.n	8003510 <_free_r+0x80>
 800350a:	230c      	movs	r3, #12
 800350c:	6003      	str	r3, [r0, #0]
 800350e:	e7d3      	b.n	80034b8 <_free_r+0x28>
 8003510:	6825      	ldr	r5, [r4, #0]
 8003512:	1961      	adds	r1, r4, r5
 8003514:	428b      	cmp	r3, r1
 8003516:	bf04      	itt	eq
 8003518:	6819      	ldreq	r1, [r3, #0]
 800351a:	685b      	ldreq	r3, [r3, #4]
 800351c:	6063      	str	r3, [r4, #4]
 800351e:	bf04      	itt	eq
 8003520:	1949      	addeq	r1, r1, r5
 8003522:	6021      	streq	r1, [r4, #0]
 8003524:	6054      	str	r4, [r2, #4]
 8003526:	e7c7      	b.n	80034b8 <_free_r+0x28>
 8003528:	b003      	add	sp, #12
 800352a:	bd30      	pop	{r4, r5, pc}
 800352c:	20000090 	.word	0x20000090

08003530 <_malloc_r>:
 8003530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003532:	1ccd      	adds	r5, r1, #3
 8003534:	f025 0503 	bic.w	r5, r5, #3
 8003538:	3508      	adds	r5, #8
 800353a:	2d0c      	cmp	r5, #12
 800353c:	bf38      	it	cc
 800353e:	250c      	movcc	r5, #12
 8003540:	2d00      	cmp	r5, #0
 8003542:	4606      	mov	r6, r0
 8003544:	db01      	blt.n	800354a <_malloc_r+0x1a>
 8003546:	42a9      	cmp	r1, r5
 8003548:	d903      	bls.n	8003552 <_malloc_r+0x22>
 800354a:	230c      	movs	r3, #12
 800354c:	6033      	str	r3, [r6, #0]
 800354e:	2000      	movs	r0, #0
 8003550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003552:	f000 fe2b 	bl	80041ac <__malloc_lock>
 8003556:	4921      	ldr	r1, [pc, #132]	; (80035dc <_malloc_r+0xac>)
 8003558:	680a      	ldr	r2, [r1, #0]
 800355a:	4614      	mov	r4, r2
 800355c:	b99c      	cbnz	r4, 8003586 <_malloc_r+0x56>
 800355e:	4f20      	ldr	r7, [pc, #128]	; (80035e0 <_malloc_r+0xb0>)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	b923      	cbnz	r3, 800356e <_malloc_r+0x3e>
 8003564:	4621      	mov	r1, r4
 8003566:	4630      	mov	r0, r6
 8003568:	f000 fb2a 	bl	8003bc0 <_sbrk_r>
 800356c:	6038      	str	r0, [r7, #0]
 800356e:	4629      	mov	r1, r5
 8003570:	4630      	mov	r0, r6
 8003572:	f000 fb25 	bl	8003bc0 <_sbrk_r>
 8003576:	1c43      	adds	r3, r0, #1
 8003578:	d123      	bne.n	80035c2 <_malloc_r+0x92>
 800357a:	230c      	movs	r3, #12
 800357c:	6033      	str	r3, [r6, #0]
 800357e:	4630      	mov	r0, r6
 8003580:	f000 fe1a 	bl	80041b8 <__malloc_unlock>
 8003584:	e7e3      	b.n	800354e <_malloc_r+0x1e>
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	1b5b      	subs	r3, r3, r5
 800358a:	d417      	bmi.n	80035bc <_malloc_r+0x8c>
 800358c:	2b0b      	cmp	r3, #11
 800358e:	d903      	bls.n	8003598 <_malloc_r+0x68>
 8003590:	6023      	str	r3, [r4, #0]
 8003592:	441c      	add	r4, r3
 8003594:	6025      	str	r5, [r4, #0]
 8003596:	e004      	b.n	80035a2 <_malloc_r+0x72>
 8003598:	6863      	ldr	r3, [r4, #4]
 800359a:	42a2      	cmp	r2, r4
 800359c:	bf0c      	ite	eq
 800359e:	600b      	streq	r3, [r1, #0]
 80035a0:	6053      	strne	r3, [r2, #4]
 80035a2:	4630      	mov	r0, r6
 80035a4:	f000 fe08 	bl	80041b8 <__malloc_unlock>
 80035a8:	f104 000b 	add.w	r0, r4, #11
 80035ac:	1d23      	adds	r3, r4, #4
 80035ae:	f020 0007 	bic.w	r0, r0, #7
 80035b2:	1ac2      	subs	r2, r0, r3
 80035b4:	d0cc      	beq.n	8003550 <_malloc_r+0x20>
 80035b6:	1a1b      	subs	r3, r3, r0
 80035b8:	50a3      	str	r3, [r4, r2]
 80035ba:	e7c9      	b.n	8003550 <_malloc_r+0x20>
 80035bc:	4622      	mov	r2, r4
 80035be:	6864      	ldr	r4, [r4, #4]
 80035c0:	e7cc      	b.n	800355c <_malloc_r+0x2c>
 80035c2:	1cc4      	adds	r4, r0, #3
 80035c4:	f024 0403 	bic.w	r4, r4, #3
 80035c8:	42a0      	cmp	r0, r4
 80035ca:	d0e3      	beq.n	8003594 <_malloc_r+0x64>
 80035cc:	1a21      	subs	r1, r4, r0
 80035ce:	4630      	mov	r0, r6
 80035d0:	f000 faf6 	bl	8003bc0 <_sbrk_r>
 80035d4:	3001      	adds	r0, #1
 80035d6:	d1dd      	bne.n	8003594 <_malloc_r+0x64>
 80035d8:	e7cf      	b.n	800357a <_malloc_r+0x4a>
 80035da:	bf00      	nop
 80035dc:	20000090 	.word	0x20000090
 80035e0:	20000094 	.word	0x20000094

080035e4 <__sfputc_r>:
 80035e4:	6893      	ldr	r3, [r2, #8]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	b410      	push	{r4}
 80035ec:	6093      	str	r3, [r2, #8]
 80035ee:	da08      	bge.n	8003602 <__sfputc_r+0x1e>
 80035f0:	6994      	ldr	r4, [r2, #24]
 80035f2:	42a3      	cmp	r3, r4
 80035f4:	db01      	blt.n	80035fa <__sfputc_r+0x16>
 80035f6:	290a      	cmp	r1, #10
 80035f8:	d103      	bne.n	8003602 <__sfputc_r+0x1e>
 80035fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035fe:	f000 baef 	b.w	8003be0 <__swbuf_r>
 8003602:	6813      	ldr	r3, [r2, #0]
 8003604:	1c58      	adds	r0, r3, #1
 8003606:	6010      	str	r0, [r2, #0]
 8003608:	7019      	strb	r1, [r3, #0]
 800360a:	4608      	mov	r0, r1
 800360c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003610:	4770      	bx	lr

08003612 <__sfputs_r>:
 8003612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003614:	4606      	mov	r6, r0
 8003616:	460f      	mov	r7, r1
 8003618:	4614      	mov	r4, r2
 800361a:	18d5      	adds	r5, r2, r3
 800361c:	42ac      	cmp	r4, r5
 800361e:	d101      	bne.n	8003624 <__sfputs_r+0x12>
 8003620:	2000      	movs	r0, #0
 8003622:	e007      	b.n	8003634 <__sfputs_r+0x22>
 8003624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003628:	463a      	mov	r2, r7
 800362a:	4630      	mov	r0, r6
 800362c:	f7ff ffda 	bl	80035e4 <__sfputc_r>
 8003630:	1c43      	adds	r3, r0, #1
 8003632:	d1f3      	bne.n	800361c <__sfputs_r+0xa>
 8003634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003638 <_vfiprintf_r>:
 8003638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800363c:	460d      	mov	r5, r1
 800363e:	b09d      	sub	sp, #116	; 0x74
 8003640:	4614      	mov	r4, r2
 8003642:	4698      	mov	r8, r3
 8003644:	4606      	mov	r6, r0
 8003646:	b118      	cbz	r0, 8003650 <_vfiprintf_r+0x18>
 8003648:	6983      	ldr	r3, [r0, #24]
 800364a:	b90b      	cbnz	r3, 8003650 <_vfiprintf_r+0x18>
 800364c:	f000 fcaa 	bl	8003fa4 <__sinit>
 8003650:	4b89      	ldr	r3, [pc, #548]	; (8003878 <_vfiprintf_r+0x240>)
 8003652:	429d      	cmp	r5, r3
 8003654:	d11b      	bne.n	800368e <_vfiprintf_r+0x56>
 8003656:	6875      	ldr	r5, [r6, #4]
 8003658:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800365a:	07d9      	lsls	r1, r3, #31
 800365c:	d405      	bmi.n	800366a <_vfiprintf_r+0x32>
 800365e:	89ab      	ldrh	r3, [r5, #12]
 8003660:	059a      	lsls	r2, r3, #22
 8003662:	d402      	bmi.n	800366a <_vfiprintf_r+0x32>
 8003664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003666:	f000 fd3b 	bl	80040e0 <__retarget_lock_acquire_recursive>
 800366a:	89ab      	ldrh	r3, [r5, #12]
 800366c:	071b      	lsls	r3, r3, #28
 800366e:	d501      	bpl.n	8003674 <_vfiprintf_r+0x3c>
 8003670:	692b      	ldr	r3, [r5, #16]
 8003672:	b9eb      	cbnz	r3, 80036b0 <_vfiprintf_r+0x78>
 8003674:	4629      	mov	r1, r5
 8003676:	4630      	mov	r0, r6
 8003678:	f000 fb04 	bl	8003c84 <__swsetup_r>
 800367c:	b1c0      	cbz	r0, 80036b0 <_vfiprintf_r+0x78>
 800367e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003680:	07dc      	lsls	r4, r3, #31
 8003682:	d50e      	bpl.n	80036a2 <_vfiprintf_r+0x6a>
 8003684:	f04f 30ff 	mov.w	r0, #4294967295
 8003688:	b01d      	add	sp, #116	; 0x74
 800368a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800368e:	4b7b      	ldr	r3, [pc, #492]	; (800387c <_vfiprintf_r+0x244>)
 8003690:	429d      	cmp	r5, r3
 8003692:	d101      	bne.n	8003698 <_vfiprintf_r+0x60>
 8003694:	68b5      	ldr	r5, [r6, #8]
 8003696:	e7df      	b.n	8003658 <_vfiprintf_r+0x20>
 8003698:	4b79      	ldr	r3, [pc, #484]	; (8003880 <_vfiprintf_r+0x248>)
 800369a:	429d      	cmp	r5, r3
 800369c:	bf08      	it	eq
 800369e:	68f5      	ldreq	r5, [r6, #12]
 80036a0:	e7da      	b.n	8003658 <_vfiprintf_r+0x20>
 80036a2:	89ab      	ldrh	r3, [r5, #12]
 80036a4:	0598      	lsls	r0, r3, #22
 80036a6:	d4ed      	bmi.n	8003684 <_vfiprintf_r+0x4c>
 80036a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80036aa:	f000 fd1a 	bl	80040e2 <__retarget_lock_release_recursive>
 80036ae:	e7e9      	b.n	8003684 <_vfiprintf_r+0x4c>
 80036b0:	2300      	movs	r3, #0
 80036b2:	9309      	str	r3, [sp, #36]	; 0x24
 80036b4:	2320      	movs	r3, #32
 80036b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80036be:	2330      	movs	r3, #48	; 0x30
 80036c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003884 <_vfiprintf_r+0x24c>
 80036c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036c8:	f04f 0901 	mov.w	r9, #1
 80036cc:	4623      	mov	r3, r4
 80036ce:	469a      	mov	sl, r3
 80036d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036d4:	b10a      	cbz	r2, 80036da <_vfiprintf_r+0xa2>
 80036d6:	2a25      	cmp	r2, #37	; 0x25
 80036d8:	d1f9      	bne.n	80036ce <_vfiprintf_r+0x96>
 80036da:	ebba 0b04 	subs.w	fp, sl, r4
 80036de:	d00b      	beq.n	80036f8 <_vfiprintf_r+0xc0>
 80036e0:	465b      	mov	r3, fp
 80036e2:	4622      	mov	r2, r4
 80036e4:	4629      	mov	r1, r5
 80036e6:	4630      	mov	r0, r6
 80036e8:	f7ff ff93 	bl	8003612 <__sfputs_r>
 80036ec:	3001      	adds	r0, #1
 80036ee:	f000 80aa 	beq.w	8003846 <_vfiprintf_r+0x20e>
 80036f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036f4:	445a      	add	r2, fp
 80036f6:	9209      	str	r2, [sp, #36]	; 0x24
 80036f8:	f89a 3000 	ldrb.w	r3, [sl]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f000 80a2 	beq.w	8003846 <_vfiprintf_r+0x20e>
 8003702:	2300      	movs	r3, #0
 8003704:	f04f 32ff 	mov.w	r2, #4294967295
 8003708:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800370c:	f10a 0a01 	add.w	sl, sl, #1
 8003710:	9304      	str	r3, [sp, #16]
 8003712:	9307      	str	r3, [sp, #28]
 8003714:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003718:	931a      	str	r3, [sp, #104]	; 0x68
 800371a:	4654      	mov	r4, sl
 800371c:	2205      	movs	r2, #5
 800371e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003722:	4858      	ldr	r0, [pc, #352]	; (8003884 <_vfiprintf_r+0x24c>)
 8003724:	f7fc fd74 	bl	8000210 <memchr>
 8003728:	9a04      	ldr	r2, [sp, #16]
 800372a:	b9d8      	cbnz	r0, 8003764 <_vfiprintf_r+0x12c>
 800372c:	06d1      	lsls	r1, r2, #27
 800372e:	bf44      	itt	mi
 8003730:	2320      	movmi	r3, #32
 8003732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003736:	0713      	lsls	r3, r2, #28
 8003738:	bf44      	itt	mi
 800373a:	232b      	movmi	r3, #43	; 0x2b
 800373c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003740:	f89a 3000 	ldrb.w	r3, [sl]
 8003744:	2b2a      	cmp	r3, #42	; 0x2a
 8003746:	d015      	beq.n	8003774 <_vfiprintf_r+0x13c>
 8003748:	9a07      	ldr	r2, [sp, #28]
 800374a:	4654      	mov	r4, sl
 800374c:	2000      	movs	r0, #0
 800374e:	f04f 0c0a 	mov.w	ip, #10
 8003752:	4621      	mov	r1, r4
 8003754:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003758:	3b30      	subs	r3, #48	; 0x30
 800375a:	2b09      	cmp	r3, #9
 800375c:	d94e      	bls.n	80037fc <_vfiprintf_r+0x1c4>
 800375e:	b1b0      	cbz	r0, 800378e <_vfiprintf_r+0x156>
 8003760:	9207      	str	r2, [sp, #28]
 8003762:	e014      	b.n	800378e <_vfiprintf_r+0x156>
 8003764:	eba0 0308 	sub.w	r3, r0, r8
 8003768:	fa09 f303 	lsl.w	r3, r9, r3
 800376c:	4313      	orrs	r3, r2
 800376e:	9304      	str	r3, [sp, #16]
 8003770:	46a2      	mov	sl, r4
 8003772:	e7d2      	b.n	800371a <_vfiprintf_r+0xe2>
 8003774:	9b03      	ldr	r3, [sp, #12]
 8003776:	1d19      	adds	r1, r3, #4
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	9103      	str	r1, [sp, #12]
 800377c:	2b00      	cmp	r3, #0
 800377e:	bfbb      	ittet	lt
 8003780:	425b      	neglt	r3, r3
 8003782:	f042 0202 	orrlt.w	r2, r2, #2
 8003786:	9307      	strge	r3, [sp, #28]
 8003788:	9307      	strlt	r3, [sp, #28]
 800378a:	bfb8      	it	lt
 800378c:	9204      	strlt	r2, [sp, #16]
 800378e:	7823      	ldrb	r3, [r4, #0]
 8003790:	2b2e      	cmp	r3, #46	; 0x2e
 8003792:	d10c      	bne.n	80037ae <_vfiprintf_r+0x176>
 8003794:	7863      	ldrb	r3, [r4, #1]
 8003796:	2b2a      	cmp	r3, #42	; 0x2a
 8003798:	d135      	bne.n	8003806 <_vfiprintf_r+0x1ce>
 800379a:	9b03      	ldr	r3, [sp, #12]
 800379c:	1d1a      	adds	r2, r3, #4
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	9203      	str	r2, [sp, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	bfb8      	it	lt
 80037a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80037aa:	3402      	adds	r4, #2
 80037ac:	9305      	str	r3, [sp, #20]
 80037ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003894 <_vfiprintf_r+0x25c>
 80037b2:	7821      	ldrb	r1, [r4, #0]
 80037b4:	2203      	movs	r2, #3
 80037b6:	4650      	mov	r0, sl
 80037b8:	f7fc fd2a 	bl	8000210 <memchr>
 80037bc:	b140      	cbz	r0, 80037d0 <_vfiprintf_r+0x198>
 80037be:	2340      	movs	r3, #64	; 0x40
 80037c0:	eba0 000a 	sub.w	r0, r0, sl
 80037c4:	fa03 f000 	lsl.w	r0, r3, r0
 80037c8:	9b04      	ldr	r3, [sp, #16]
 80037ca:	4303      	orrs	r3, r0
 80037cc:	3401      	adds	r4, #1
 80037ce:	9304      	str	r3, [sp, #16]
 80037d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037d4:	482c      	ldr	r0, [pc, #176]	; (8003888 <_vfiprintf_r+0x250>)
 80037d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037da:	2206      	movs	r2, #6
 80037dc:	f7fc fd18 	bl	8000210 <memchr>
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d03f      	beq.n	8003864 <_vfiprintf_r+0x22c>
 80037e4:	4b29      	ldr	r3, [pc, #164]	; (800388c <_vfiprintf_r+0x254>)
 80037e6:	bb1b      	cbnz	r3, 8003830 <_vfiprintf_r+0x1f8>
 80037e8:	9b03      	ldr	r3, [sp, #12]
 80037ea:	3307      	adds	r3, #7
 80037ec:	f023 0307 	bic.w	r3, r3, #7
 80037f0:	3308      	adds	r3, #8
 80037f2:	9303      	str	r3, [sp, #12]
 80037f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037f6:	443b      	add	r3, r7
 80037f8:	9309      	str	r3, [sp, #36]	; 0x24
 80037fa:	e767      	b.n	80036cc <_vfiprintf_r+0x94>
 80037fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003800:	460c      	mov	r4, r1
 8003802:	2001      	movs	r0, #1
 8003804:	e7a5      	b.n	8003752 <_vfiprintf_r+0x11a>
 8003806:	2300      	movs	r3, #0
 8003808:	3401      	adds	r4, #1
 800380a:	9305      	str	r3, [sp, #20]
 800380c:	4619      	mov	r1, r3
 800380e:	f04f 0c0a 	mov.w	ip, #10
 8003812:	4620      	mov	r0, r4
 8003814:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003818:	3a30      	subs	r2, #48	; 0x30
 800381a:	2a09      	cmp	r2, #9
 800381c:	d903      	bls.n	8003826 <_vfiprintf_r+0x1ee>
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0c5      	beq.n	80037ae <_vfiprintf_r+0x176>
 8003822:	9105      	str	r1, [sp, #20]
 8003824:	e7c3      	b.n	80037ae <_vfiprintf_r+0x176>
 8003826:	fb0c 2101 	mla	r1, ip, r1, r2
 800382a:	4604      	mov	r4, r0
 800382c:	2301      	movs	r3, #1
 800382e:	e7f0      	b.n	8003812 <_vfiprintf_r+0x1da>
 8003830:	ab03      	add	r3, sp, #12
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	462a      	mov	r2, r5
 8003836:	4b16      	ldr	r3, [pc, #88]	; (8003890 <_vfiprintf_r+0x258>)
 8003838:	a904      	add	r1, sp, #16
 800383a:	4630      	mov	r0, r6
 800383c:	f3af 8000 	nop.w
 8003840:	4607      	mov	r7, r0
 8003842:	1c78      	adds	r0, r7, #1
 8003844:	d1d6      	bne.n	80037f4 <_vfiprintf_r+0x1bc>
 8003846:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003848:	07d9      	lsls	r1, r3, #31
 800384a:	d405      	bmi.n	8003858 <_vfiprintf_r+0x220>
 800384c:	89ab      	ldrh	r3, [r5, #12]
 800384e:	059a      	lsls	r2, r3, #22
 8003850:	d402      	bmi.n	8003858 <_vfiprintf_r+0x220>
 8003852:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003854:	f000 fc45 	bl	80040e2 <__retarget_lock_release_recursive>
 8003858:	89ab      	ldrh	r3, [r5, #12]
 800385a:	065b      	lsls	r3, r3, #25
 800385c:	f53f af12 	bmi.w	8003684 <_vfiprintf_r+0x4c>
 8003860:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003862:	e711      	b.n	8003688 <_vfiprintf_r+0x50>
 8003864:	ab03      	add	r3, sp, #12
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	462a      	mov	r2, r5
 800386a:	4b09      	ldr	r3, [pc, #36]	; (8003890 <_vfiprintf_r+0x258>)
 800386c:	a904      	add	r1, sp, #16
 800386e:	4630      	mov	r0, r6
 8003870:	f000 f880 	bl	8003974 <_printf_i>
 8003874:	e7e4      	b.n	8003840 <_vfiprintf_r+0x208>
 8003876:	bf00      	nop
 8003878:	08004794 	.word	0x08004794
 800387c:	080047b4 	.word	0x080047b4
 8003880:	08004774 	.word	0x08004774
 8003884:	08004740 	.word	0x08004740
 8003888:	0800474a 	.word	0x0800474a
 800388c:	00000000 	.word	0x00000000
 8003890:	08003613 	.word	0x08003613
 8003894:	08004746 	.word	0x08004746

08003898 <_printf_common>:
 8003898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800389c:	4616      	mov	r6, r2
 800389e:	4699      	mov	r9, r3
 80038a0:	688a      	ldr	r2, [r1, #8]
 80038a2:	690b      	ldr	r3, [r1, #16]
 80038a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80038a8:	4293      	cmp	r3, r2
 80038aa:	bfb8      	it	lt
 80038ac:	4613      	movlt	r3, r2
 80038ae:	6033      	str	r3, [r6, #0]
 80038b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80038b4:	4607      	mov	r7, r0
 80038b6:	460c      	mov	r4, r1
 80038b8:	b10a      	cbz	r2, 80038be <_printf_common+0x26>
 80038ba:	3301      	adds	r3, #1
 80038bc:	6033      	str	r3, [r6, #0]
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	0699      	lsls	r1, r3, #26
 80038c2:	bf42      	ittt	mi
 80038c4:	6833      	ldrmi	r3, [r6, #0]
 80038c6:	3302      	addmi	r3, #2
 80038c8:	6033      	strmi	r3, [r6, #0]
 80038ca:	6825      	ldr	r5, [r4, #0]
 80038cc:	f015 0506 	ands.w	r5, r5, #6
 80038d0:	d106      	bne.n	80038e0 <_printf_common+0x48>
 80038d2:	f104 0a19 	add.w	sl, r4, #25
 80038d6:	68e3      	ldr	r3, [r4, #12]
 80038d8:	6832      	ldr	r2, [r6, #0]
 80038da:	1a9b      	subs	r3, r3, r2
 80038dc:	42ab      	cmp	r3, r5
 80038de:	dc26      	bgt.n	800392e <_printf_common+0x96>
 80038e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80038e4:	1e13      	subs	r3, r2, #0
 80038e6:	6822      	ldr	r2, [r4, #0]
 80038e8:	bf18      	it	ne
 80038ea:	2301      	movne	r3, #1
 80038ec:	0692      	lsls	r2, r2, #26
 80038ee:	d42b      	bmi.n	8003948 <_printf_common+0xb0>
 80038f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038f4:	4649      	mov	r1, r9
 80038f6:	4638      	mov	r0, r7
 80038f8:	47c0      	blx	r8
 80038fa:	3001      	adds	r0, #1
 80038fc:	d01e      	beq.n	800393c <_printf_common+0xa4>
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	68e5      	ldr	r5, [r4, #12]
 8003902:	6832      	ldr	r2, [r6, #0]
 8003904:	f003 0306 	and.w	r3, r3, #6
 8003908:	2b04      	cmp	r3, #4
 800390a:	bf08      	it	eq
 800390c:	1aad      	subeq	r5, r5, r2
 800390e:	68a3      	ldr	r3, [r4, #8]
 8003910:	6922      	ldr	r2, [r4, #16]
 8003912:	bf0c      	ite	eq
 8003914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003918:	2500      	movne	r5, #0
 800391a:	4293      	cmp	r3, r2
 800391c:	bfc4      	itt	gt
 800391e:	1a9b      	subgt	r3, r3, r2
 8003920:	18ed      	addgt	r5, r5, r3
 8003922:	2600      	movs	r6, #0
 8003924:	341a      	adds	r4, #26
 8003926:	42b5      	cmp	r5, r6
 8003928:	d11a      	bne.n	8003960 <_printf_common+0xc8>
 800392a:	2000      	movs	r0, #0
 800392c:	e008      	b.n	8003940 <_printf_common+0xa8>
 800392e:	2301      	movs	r3, #1
 8003930:	4652      	mov	r2, sl
 8003932:	4649      	mov	r1, r9
 8003934:	4638      	mov	r0, r7
 8003936:	47c0      	blx	r8
 8003938:	3001      	adds	r0, #1
 800393a:	d103      	bne.n	8003944 <_printf_common+0xac>
 800393c:	f04f 30ff 	mov.w	r0, #4294967295
 8003940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003944:	3501      	adds	r5, #1
 8003946:	e7c6      	b.n	80038d6 <_printf_common+0x3e>
 8003948:	18e1      	adds	r1, r4, r3
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	2030      	movs	r0, #48	; 0x30
 800394e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003952:	4422      	add	r2, r4
 8003954:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003958:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800395c:	3302      	adds	r3, #2
 800395e:	e7c7      	b.n	80038f0 <_printf_common+0x58>
 8003960:	2301      	movs	r3, #1
 8003962:	4622      	mov	r2, r4
 8003964:	4649      	mov	r1, r9
 8003966:	4638      	mov	r0, r7
 8003968:	47c0      	blx	r8
 800396a:	3001      	adds	r0, #1
 800396c:	d0e6      	beq.n	800393c <_printf_common+0xa4>
 800396e:	3601      	adds	r6, #1
 8003970:	e7d9      	b.n	8003926 <_printf_common+0x8e>
	...

08003974 <_printf_i>:
 8003974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003978:	460c      	mov	r4, r1
 800397a:	4691      	mov	r9, r2
 800397c:	7e27      	ldrb	r7, [r4, #24]
 800397e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003980:	2f78      	cmp	r7, #120	; 0x78
 8003982:	4680      	mov	r8, r0
 8003984:	469a      	mov	sl, r3
 8003986:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800398a:	d807      	bhi.n	800399c <_printf_i+0x28>
 800398c:	2f62      	cmp	r7, #98	; 0x62
 800398e:	d80a      	bhi.n	80039a6 <_printf_i+0x32>
 8003990:	2f00      	cmp	r7, #0
 8003992:	f000 80d8 	beq.w	8003b46 <_printf_i+0x1d2>
 8003996:	2f58      	cmp	r7, #88	; 0x58
 8003998:	f000 80a3 	beq.w	8003ae2 <_printf_i+0x16e>
 800399c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80039a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80039a4:	e03a      	b.n	8003a1c <_printf_i+0xa8>
 80039a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80039aa:	2b15      	cmp	r3, #21
 80039ac:	d8f6      	bhi.n	800399c <_printf_i+0x28>
 80039ae:	a001      	add	r0, pc, #4	; (adr r0, 80039b4 <_printf_i+0x40>)
 80039b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80039b4:	08003a0d 	.word	0x08003a0d
 80039b8:	08003a21 	.word	0x08003a21
 80039bc:	0800399d 	.word	0x0800399d
 80039c0:	0800399d 	.word	0x0800399d
 80039c4:	0800399d 	.word	0x0800399d
 80039c8:	0800399d 	.word	0x0800399d
 80039cc:	08003a21 	.word	0x08003a21
 80039d0:	0800399d 	.word	0x0800399d
 80039d4:	0800399d 	.word	0x0800399d
 80039d8:	0800399d 	.word	0x0800399d
 80039dc:	0800399d 	.word	0x0800399d
 80039e0:	08003b2d 	.word	0x08003b2d
 80039e4:	08003a51 	.word	0x08003a51
 80039e8:	08003b0f 	.word	0x08003b0f
 80039ec:	0800399d 	.word	0x0800399d
 80039f0:	0800399d 	.word	0x0800399d
 80039f4:	08003b4f 	.word	0x08003b4f
 80039f8:	0800399d 	.word	0x0800399d
 80039fc:	08003a51 	.word	0x08003a51
 8003a00:	0800399d 	.word	0x0800399d
 8003a04:	0800399d 	.word	0x0800399d
 8003a08:	08003b17 	.word	0x08003b17
 8003a0c:	680b      	ldr	r3, [r1, #0]
 8003a0e:	1d1a      	adds	r2, r3, #4
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	600a      	str	r2, [r1, #0]
 8003a14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e0a3      	b.n	8003b68 <_printf_i+0x1f4>
 8003a20:	6825      	ldr	r5, [r4, #0]
 8003a22:	6808      	ldr	r0, [r1, #0]
 8003a24:	062e      	lsls	r6, r5, #24
 8003a26:	f100 0304 	add.w	r3, r0, #4
 8003a2a:	d50a      	bpl.n	8003a42 <_printf_i+0xce>
 8003a2c:	6805      	ldr	r5, [r0, #0]
 8003a2e:	600b      	str	r3, [r1, #0]
 8003a30:	2d00      	cmp	r5, #0
 8003a32:	da03      	bge.n	8003a3c <_printf_i+0xc8>
 8003a34:	232d      	movs	r3, #45	; 0x2d
 8003a36:	426d      	negs	r5, r5
 8003a38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a3c:	485e      	ldr	r0, [pc, #376]	; (8003bb8 <_printf_i+0x244>)
 8003a3e:	230a      	movs	r3, #10
 8003a40:	e019      	b.n	8003a76 <_printf_i+0x102>
 8003a42:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003a46:	6805      	ldr	r5, [r0, #0]
 8003a48:	600b      	str	r3, [r1, #0]
 8003a4a:	bf18      	it	ne
 8003a4c:	b22d      	sxthne	r5, r5
 8003a4e:	e7ef      	b.n	8003a30 <_printf_i+0xbc>
 8003a50:	680b      	ldr	r3, [r1, #0]
 8003a52:	6825      	ldr	r5, [r4, #0]
 8003a54:	1d18      	adds	r0, r3, #4
 8003a56:	6008      	str	r0, [r1, #0]
 8003a58:	0628      	lsls	r0, r5, #24
 8003a5a:	d501      	bpl.n	8003a60 <_printf_i+0xec>
 8003a5c:	681d      	ldr	r5, [r3, #0]
 8003a5e:	e002      	b.n	8003a66 <_printf_i+0xf2>
 8003a60:	0669      	lsls	r1, r5, #25
 8003a62:	d5fb      	bpl.n	8003a5c <_printf_i+0xe8>
 8003a64:	881d      	ldrh	r5, [r3, #0]
 8003a66:	4854      	ldr	r0, [pc, #336]	; (8003bb8 <_printf_i+0x244>)
 8003a68:	2f6f      	cmp	r7, #111	; 0x6f
 8003a6a:	bf0c      	ite	eq
 8003a6c:	2308      	moveq	r3, #8
 8003a6e:	230a      	movne	r3, #10
 8003a70:	2100      	movs	r1, #0
 8003a72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a76:	6866      	ldr	r6, [r4, #4]
 8003a78:	60a6      	str	r6, [r4, #8]
 8003a7a:	2e00      	cmp	r6, #0
 8003a7c:	bfa2      	ittt	ge
 8003a7e:	6821      	ldrge	r1, [r4, #0]
 8003a80:	f021 0104 	bicge.w	r1, r1, #4
 8003a84:	6021      	strge	r1, [r4, #0]
 8003a86:	b90d      	cbnz	r5, 8003a8c <_printf_i+0x118>
 8003a88:	2e00      	cmp	r6, #0
 8003a8a:	d04d      	beq.n	8003b28 <_printf_i+0x1b4>
 8003a8c:	4616      	mov	r6, r2
 8003a8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a92:	fb03 5711 	mls	r7, r3, r1, r5
 8003a96:	5dc7      	ldrb	r7, [r0, r7]
 8003a98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a9c:	462f      	mov	r7, r5
 8003a9e:	42bb      	cmp	r3, r7
 8003aa0:	460d      	mov	r5, r1
 8003aa2:	d9f4      	bls.n	8003a8e <_printf_i+0x11a>
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d10b      	bne.n	8003ac0 <_printf_i+0x14c>
 8003aa8:	6823      	ldr	r3, [r4, #0]
 8003aaa:	07df      	lsls	r7, r3, #31
 8003aac:	d508      	bpl.n	8003ac0 <_printf_i+0x14c>
 8003aae:	6923      	ldr	r3, [r4, #16]
 8003ab0:	6861      	ldr	r1, [r4, #4]
 8003ab2:	4299      	cmp	r1, r3
 8003ab4:	bfde      	ittt	le
 8003ab6:	2330      	movle	r3, #48	; 0x30
 8003ab8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003abc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ac0:	1b92      	subs	r2, r2, r6
 8003ac2:	6122      	str	r2, [r4, #16]
 8003ac4:	f8cd a000 	str.w	sl, [sp]
 8003ac8:	464b      	mov	r3, r9
 8003aca:	aa03      	add	r2, sp, #12
 8003acc:	4621      	mov	r1, r4
 8003ace:	4640      	mov	r0, r8
 8003ad0:	f7ff fee2 	bl	8003898 <_printf_common>
 8003ad4:	3001      	adds	r0, #1
 8003ad6:	d14c      	bne.n	8003b72 <_printf_i+0x1fe>
 8003ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8003adc:	b004      	add	sp, #16
 8003ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ae2:	4835      	ldr	r0, [pc, #212]	; (8003bb8 <_printf_i+0x244>)
 8003ae4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ae8:	6823      	ldr	r3, [r4, #0]
 8003aea:	680e      	ldr	r6, [r1, #0]
 8003aec:	061f      	lsls	r7, r3, #24
 8003aee:	f856 5b04 	ldr.w	r5, [r6], #4
 8003af2:	600e      	str	r6, [r1, #0]
 8003af4:	d514      	bpl.n	8003b20 <_printf_i+0x1ac>
 8003af6:	07d9      	lsls	r1, r3, #31
 8003af8:	bf44      	itt	mi
 8003afa:	f043 0320 	orrmi.w	r3, r3, #32
 8003afe:	6023      	strmi	r3, [r4, #0]
 8003b00:	b91d      	cbnz	r5, 8003b0a <_printf_i+0x196>
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	f023 0320 	bic.w	r3, r3, #32
 8003b08:	6023      	str	r3, [r4, #0]
 8003b0a:	2310      	movs	r3, #16
 8003b0c:	e7b0      	b.n	8003a70 <_printf_i+0xfc>
 8003b0e:	6823      	ldr	r3, [r4, #0]
 8003b10:	f043 0320 	orr.w	r3, r3, #32
 8003b14:	6023      	str	r3, [r4, #0]
 8003b16:	2378      	movs	r3, #120	; 0x78
 8003b18:	4828      	ldr	r0, [pc, #160]	; (8003bbc <_printf_i+0x248>)
 8003b1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b1e:	e7e3      	b.n	8003ae8 <_printf_i+0x174>
 8003b20:	065e      	lsls	r6, r3, #25
 8003b22:	bf48      	it	mi
 8003b24:	b2ad      	uxthmi	r5, r5
 8003b26:	e7e6      	b.n	8003af6 <_printf_i+0x182>
 8003b28:	4616      	mov	r6, r2
 8003b2a:	e7bb      	b.n	8003aa4 <_printf_i+0x130>
 8003b2c:	680b      	ldr	r3, [r1, #0]
 8003b2e:	6826      	ldr	r6, [r4, #0]
 8003b30:	6960      	ldr	r0, [r4, #20]
 8003b32:	1d1d      	adds	r5, r3, #4
 8003b34:	600d      	str	r5, [r1, #0]
 8003b36:	0635      	lsls	r5, r6, #24
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	d501      	bpl.n	8003b40 <_printf_i+0x1cc>
 8003b3c:	6018      	str	r0, [r3, #0]
 8003b3e:	e002      	b.n	8003b46 <_printf_i+0x1d2>
 8003b40:	0671      	lsls	r1, r6, #25
 8003b42:	d5fb      	bpl.n	8003b3c <_printf_i+0x1c8>
 8003b44:	8018      	strh	r0, [r3, #0]
 8003b46:	2300      	movs	r3, #0
 8003b48:	6123      	str	r3, [r4, #16]
 8003b4a:	4616      	mov	r6, r2
 8003b4c:	e7ba      	b.n	8003ac4 <_printf_i+0x150>
 8003b4e:	680b      	ldr	r3, [r1, #0]
 8003b50:	1d1a      	adds	r2, r3, #4
 8003b52:	600a      	str	r2, [r1, #0]
 8003b54:	681e      	ldr	r6, [r3, #0]
 8003b56:	6862      	ldr	r2, [r4, #4]
 8003b58:	2100      	movs	r1, #0
 8003b5a:	4630      	mov	r0, r6
 8003b5c:	f7fc fb58 	bl	8000210 <memchr>
 8003b60:	b108      	cbz	r0, 8003b66 <_printf_i+0x1f2>
 8003b62:	1b80      	subs	r0, r0, r6
 8003b64:	6060      	str	r0, [r4, #4]
 8003b66:	6863      	ldr	r3, [r4, #4]
 8003b68:	6123      	str	r3, [r4, #16]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b70:	e7a8      	b.n	8003ac4 <_printf_i+0x150>
 8003b72:	6923      	ldr	r3, [r4, #16]
 8003b74:	4632      	mov	r2, r6
 8003b76:	4649      	mov	r1, r9
 8003b78:	4640      	mov	r0, r8
 8003b7a:	47d0      	blx	sl
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	d0ab      	beq.n	8003ad8 <_printf_i+0x164>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	079b      	lsls	r3, r3, #30
 8003b84:	d413      	bmi.n	8003bae <_printf_i+0x23a>
 8003b86:	68e0      	ldr	r0, [r4, #12]
 8003b88:	9b03      	ldr	r3, [sp, #12]
 8003b8a:	4298      	cmp	r0, r3
 8003b8c:	bfb8      	it	lt
 8003b8e:	4618      	movlt	r0, r3
 8003b90:	e7a4      	b.n	8003adc <_printf_i+0x168>
 8003b92:	2301      	movs	r3, #1
 8003b94:	4632      	mov	r2, r6
 8003b96:	4649      	mov	r1, r9
 8003b98:	4640      	mov	r0, r8
 8003b9a:	47d0      	blx	sl
 8003b9c:	3001      	adds	r0, #1
 8003b9e:	d09b      	beq.n	8003ad8 <_printf_i+0x164>
 8003ba0:	3501      	adds	r5, #1
 8003ba2:	68e3      	ldr	r3, [r4, #12]
 8003ba4:	9903      	ldr	r1, [sp, #12]
 8003ba6:	1a5b      	subs	r3, r3, r1
 8003ba8:	42ab      	cmp	r3, r5
 8003baa:	dcf2      	bgt.n	8003b92 <_printf_i+0x21e>
 8003bac:	e7eb      	b.n	8003b86 <_printf_i+0x212>
 8003bae:	2500      	movs	r5, #0
 8003bb0:	f104 0619 	add.w	r6, r4, #25
 8003bb4:	e7f5      	b.n	8003ba2 <_printf_i+0x22e>
 8003bb6:	bf00      	nop
 8003bb8:	08004751 	.word	0x08004751
 8003bbc:	08004762 	.word	0x08004762

08003bc0 <_sbrk_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4d06      	ldr	r5, [pc, #24]	; (8003bdc <_sbrk_r+0x1c>)
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	4604      	mov	r4, r0
 8003bc8:	4608      	mov	r0, r1
 8003bca:	602b      	str	r3, [r5, #0]
 8003bcc:	f7fd fa30 	bl	8001030 <_sbrk>
 8003bd0:	1c43      	adds	r3, r0, #1
 8003bd2:	d102      	bne.n	8003bda <_sbrk_r+0x1a>
 8003bd4:	682b      	ldr	r3, [r5, #0]
 8003bd6:	b103      	cbz	r3, 8003bda <_sbrk_r+0x1a>
 8003bd8:	6023      	str	r3, [r4, #0]
 8003bda:	bd38      	pop	{r3, r4, r5, pc}
 8003bdc:	20000288 	.word	0x20000288

08003be0 <__swbuf_r>:
 8003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be2:	460e      	mov	r6, r1
 8003be4:	4614      	mov	r4, r2
 8003be6:	4605      	mov	r5, r0
 8003be8:	b118      	cbz	r0, 8003bf2 <__swbuf_r+0x12>
 8003bea:	6983      	ldr	r3, [r0, #24]
 8003bec:	b90b      	cbnz	r3, 8003bf2 <__swbuf_r+0x12>
 8003bee:	f000 f9d9 	bl	8003fa4 <__sinit>
 8003bf2:	4b21      	ldr	r3, [pc, #132]	; (8003c78 <__swbuf_r+0x98>)
 8003bf4:	429c      	cmp	r4, r3
 8003bf6:	d12b      	bne.n	8003c50 <__swbuf_r+0x70>
 8003bf8:	686c      	ldr	r4, [r5, #4]
 8003bfa:	69a3      	ldr	r3, [r4, #24]
 8003bfc:	60a3      	str	r3, [r4, #8]
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	071a      	lsls	r2, r3, #28
 8003c02:	d52f      	bpl.n	8003c64 <__swbuf_r+0x84>
 8003c04:	6923      	ldr	r3, [r4, #16]
 8003c06:	b36b      	cbz	r3, 8003c64 <__swbuf_r+0x84>
 8003c08:	6923      	ldr	r3, [r4, #16]
 8003c0a:	6820      	ldr	r0, [r4, #0]
 8003c0c:	1ac0      	subs	r0, r0, r3
 8003c0e:	6963      	ldr	r3, [r4, #20]
 8003c10:	b2f6      	uxtb	r6, r6
 8003c12:	4283      	cmp	r3, r0
 8003c14:	4637      	mov	r7, r6
 8003c16:	dc04      	bgt.n	8003c22 <__swbuf_r+0x42>
 8003c18:	4621      	mov	r1, r4
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	f000 f92e 	bl	8003e7c <_fflush_r>
 8003c20:	bb30      	cbnz	r0, 8003c70 <__swbuf_r+0x90>
 8003c22:	68a3      	ldr	r3, [r4, #8]
 8003c24:	3b01      	subs	r3, #1
 8003c26:	60a3      	str	r3, [r4, #8]
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	6022      	str	r2, [r4, #0]
 8003c2e:	701e      	strb	r6, [r3, #0]
 8003c30:	6963      	ldr	r3, [r4, #20]
 8003c32:	3001      	adds	r0, #1
 8003c34:	4283      	cmp	r3, r0
 8003c36:	d004      	beq.n	8003c42 <__swbuf_r+0x62>
 8003c38:	89a3      	ldrh	r3, [r4, #12]
 8003c3a:	07db      	lsls	r3, r3, #31
 8003c3c:	d506      	bpl.n	8003c4c <__swbuf_r+0x6c>
 8003c3e:	2e0a      	cmp	r6, #10
 8003c40:	d104      	bne.n	8003c4c <__swbuf_r+0x6c>
 8003c42:	4621      	mov	r1, r4
 8003c44:	4628      	mov	r0, r5
 8003c46:	f000 f919 	bl	8003e7c <_fflush_r>
 8003c4a:	b988      	cbnz	r0, 8003c70 <__swbuf_r+0x90>
 8003c4c:	4638      	mov	r0, r7
 8003c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c50:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <__swbuf_r+0x9c>)
 8003c52:	429c      	cmp	r4, r3
 8003c54:	d101      	bne.n	8003c5a <__swbuf_r+0x7a>
 8003c56:	68ac      	ldr	r4, [r5, #8]
 8003c58:	e7cf      	b.n	8003bfa <__swbuf_r+0x1a>
 8003c5a:	4b09      	ldr	r3, [pc, #36]	; (8003c80 <__swbuf_r+0xa0>)
 8003c5c:	429c      	cmp	r4, r3
 8003c5e:	bf08      	it	eq
 8003c60:	68ec      	ldreq	r4, [r5, #12]
 8003c62:	e7ca      	b.n	8003bfa <__swbuf_r+0x1a>
 8003c64:	4621      	mov	r1, r4
 8003c66:	4628      	mov	r0, r5
 8003c68:	f000 f80c 	bl	8003c84 <__swsetup_r>
 8003c6c:	2800      	cmp	r0, #0
 8003c6e:	d0cb      	beq.n	8003c08 <__swbuf_r+0x28>
 8003c70:	f04f 37ff 	mov.w	r7, #4294967295
 8003c74:	e7ea      	b.n	8003c4c <__swbuf_r+0x6c>
 8003c76:	bf00      	nop
 8003c78:	08004794 	.word	0x08004794
 8003c7c:	080047b4 	.word	0x080047b4
 8003c80:	08004774 	.word	0x08004774

08003c84 <__swsetup_r>:
 8003c84:	4b32      	ldr	r3, [pc, #200]	; (8003d50 <__swsetup_r+0xcc>)
 8003c86:	b570      	push	{r4, r5, r6, lr}
 8003c88:	681d      	ldr	r5, [r3, #0]
 8003c8a:	4606      	mov	r6, r0
 8003c8c:	460c      	mov	r4, r1
 8003c8e:	b125      	cbz	r5, 8003c9a <__swsetup_r+0x16>
 8003c90:	69ab      	ldr	r3, [r5, #24]
 8003c92:	b913      	cbnz	r3, 8003c9a <__swsetup_r+0x16>
 8003c94:	4628      	mov	r0, r5
 8003c96:	f000 f985 	bl	8003fa4 <__sinit>
 8003c9a:	4b2e      	ldr	r3, [pc, #184]	; (8003d54 <__swsetup_r+0xd0>)
 8003c9c:	429c      	cmp	r4, r3
 8003c9e:	d10f      	bne.n	8003cc0 <__swsetup_r+0x3c>
 8003ca0:	686c      	ldr	r4, [r5, #4]
 8003ca2:	89a3      	ldrh	r3, [r4, #12]
 8003ca4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ca8:	0719      	lsls	r1, r3, #28
 8003caa:	d42c      	bmi.n	8003d06 <__swsetup_r+0x82>
 8003cac:	06dd      	lsls	r5, r3, #27
 8003cae:	d411      	bmi.n	8003cd4 <__swsetup_r+0x50>
 8003cb0:	2309      	movs	r3, #9
 8003cb2:	6033      	str	r3, [r6, #0]
 8003cb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003cb8:	81a3      	strh	r3, [r4, #12]
 8003cba:	f04f 30ff 	mov.w	r0, #4294967295
 8003cbe:	e03e      	b.n	8003d3e <__swsetup_r+0xba>
 8003cc0:	4b25      	ldr	r3, [pc, #148]	; (8003d58 <__swsetup_r+0xd4>)
 8003cc2:	429c      	cmp	r4, r3
 8003cc4:	d101      	bne.n	8003cca <__swsetup_r+0x46>
 8003cc6:	68ac      	ldr	r4, [r5, #8]
 8003cc8:	e7eb      	b.n	8003ca2 <__swsetup_r+0x1e>
 8003cca:	4b24      	ldr	r3, [pc, #144]	; (8003d5c <__swsetup_r+0xd8>)
 8003ccc:	429c      	cmp	r4, r3
 8003cce:	bf08      	it	eq
 8003cd0:	68ec      	ldreq	r4, [r5, #12]
 8003cd2:	e7e6      	b.n	8003ca2 <__swsetup_r+0x1e>
 8003cd4:	0758      	lsls	r0, r3, #29
 8003cd6:	d512      	bpl.n	8003cfe <__swsetup_r+0x7a>
 8003cd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cda:	b141      	cbz	r1, 8003cee <__swsetup_r+0x6a>
 8003cdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ce0:	4299      	cmp	r1, r3
 8003ce2:	d002      	beq.n	8003cea <__swsetup_r+0x66>
 8003ce4:	4630      	mov	r0, r6
 8003ce6:	f7ff fbd3 	bl	8003490 <_free_r>
 8003cea:	2300      	movs	r3, #0
 8003cec:	6363      	str	r3, [r4, #52]	; 0x34
 8003cee:	89a3      	ldrh	r3, [r4, #12]
 8003cf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003cf4:	81a3      	strh	r3, [r4, #12]
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	6063      	str	r3, [r4, #4]
 8003cfa:	6923      	ldr	r3, [r4, #16]
 8003cfc:	6023      	str	r3, [r4, #0]
 8003cfe:	89a3      	ldrh	r3, [r4, #12]
 8003d00:	f043 0308 	orr.w	r3, r3, #8
 8003d04:	81a3      	strh	r3, [r4, #12]
 8003d06:	6923      	ldr	r3, [r4, #16]
 8003d08:	b94b      	cbnz	r3, 8003d1e <__swsetup_r+0x9a>
 8003d0a:	89a3      	ldrh	r3, [r4, #12]
 8003d0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d14:	d003      	beq.n	8003d1e <__swsetup_r+0x9a>
 8003d16:	4621      	mov	r1, r4
 8003d18:	4630      	mov	r0, r6
 8003d1a:	f000 fa07 	bl	800412c <__smakebuf_r>
 8003d1e:	89a0      	ldrh	r0, [r4, #12]
 8003d20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d24:	f010 0301 	ands.w	r3, r0, #1
 8003d28:	d00a      	beq.n	8003d40 <__swsetup_r+0xbc>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60a3      	str	r3, [r4, #8]
 8003d2e:	6963      	ldr	r3, [r4, #20]
 8003d30:	425b      	negs	r3, r3
 8003d32:	61a3      	str	r3, [r4, #24]
 8003d34:	6923      	ldr	r3, [r4, #16]
 8003d36:	b943      	cbnz	r3, 8003d4a <__swsetup_r+0xc6>
 8003d38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003d3c:	d1ba      	bne.n	8003cb4 <__swsetup_r+0x30>
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
 8003d40:	0781      	lsls	r1, r0, #30
 8003d42:	bf58      	it	pl
 8003d44:	6963      	ldrpl	r3, [r4, #20]
 8003d46:	60a3      	str	r3, [r4, #8]
 8003d48:	e7f4      	b.n	8003d34 <__swsetup_r+0xb0>
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	e7f7      	b.n	8003d3e <__swsetup_r+0xba>
 8003d4e:	bf00      	nop
 8003d50:	2000000c 	.word	0x2000000c
 8003d54:	08004794 	.word	0x08004794
 8003d58:	080047b4 	.word	0x080047b4
 8003d5c:	08004774 	.word	0x08004774

08003d60 <abort>:
 8003d60:	b508      	push	{r3, lr}
 8003d62:	2006      	movs	r0, #6
 8003d64:	f000 fa56 	bl	8004214 <raise>
 8003d68:	2001      	movs	r0, #1
 8003d6a:	f7fd f8e9 	bl	8000f40 <_exit>
	...

08003d70 <__sflush_r>:
 8003d70:	898a      	ldrh	r2, [r1, #12]
 8003d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d76:	4605      	mov	r5, r0
 8003d78:	0710      	lsls	r0, r2, #28
 8003d7a:	460c      	mov	r4, r1
 8003d7c:	d458      	bmi.n	8003e30 <__sflush_r+0xc0>
 8003d7e:	684b      	ldr	r3, [r1, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	dc05      	bgt.n	8003d90 <__sflush_r+0x20>
 8003d84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	dc02      	bgt.n	8003d90 <__sflush_r+0x20>
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d92:	2e00      	cmp	r6, #0
 8003d94:	d0f9      	beq.n	8003d8a <__sflush_r+0x1a>
 8003d96:	2300      	movs	r3, #0
 8003d98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d9c:	682f      	ldr	r7, [r5, #0]
 8003d9e:	602b      	str	r3, [r5, #0]
 8003da0:	d032      	beq.n	8003e08 <__sflush_r+0x98>
 8003da2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003da4:	89a3      	ldrh	r3, [r4, #12]
 8003da6:	075a      	lsls	r2, r3, #29
 8003da8:	d505      	bpl.n	8003db6 <__sflush_r+0x46>
 8003daa:	6863      	ldr	r3, [r4, #4]
 8003dac:	1ac0      	subs	r0, r0, r3
 8003dae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003db0:	b10b      	cbz	r3, 8003db6 <__sflush_r+0x46>
 8003db2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003db4:	1ac0      	subs	r0, r0, r3
 8003db6:	2300      	movs	r3, #0
 8003db8:	4602      	mov	r2, r0
 8003dba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003dbc:	6a21      	ldr	r1, [r4, #32]
 8003dbe:	4628      	mov	r0, r5
 8003dc0:	47b0      	blx	r6
 8003dc2:	1c43      	adds	r3, r0, #1
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	d106      	bne.n	8003dd6 <__sflush_r+0x66>
 8003dc8:	6829      	ldr	r1, [r5, #0]
 8003dca:	291d      	cmp	r1, #29
 8003dcc:	d82c      	bhi.n	8003e28 <__sflush_r+0xb8>
 8003dce:	4a2a      	ldr	r2, [pc, #168]	; (8003e78 <__sflush_r+0x108>)
 8003dd0:	40ca      	lsrs	r2, r1
 8003dd2:	07d6      	lsls	r6, r2, #31
 8003dd4:	d528      	bpl.n	8003e28 <__sflush_r+0xb8>
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	6062      	str	r2, [r4, #4]
 8003dda:	04d9      	lsls	r1, r3, #19
 8003ddc:	6922      	ldr	r2, [r4, #16]
 8003dde:	6022      	str	r2, [r4, #0]
 8003de0:	d504      	bpl.n	8003dec <__sflush_r+0x7c>
 8003de2:	1c42      	adds	r2, r0, #1
 8003de4:	d101      	bne.n	8003dea <__sflush_r+0x7a>
 8003de6:	682b      	ldr	r3, [r5, #0]
 8003de8:	b903      	cbnz	r3, 8003dec <__sflush_r+0x7c>
 8003dea:	6560      	str	r0, [r4, #84]	; 0x54
 8003dec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dee:	602f      	str	r7, [r5, #0]
 8003df0:	2900      	cmp	r1, #0
 8003df2:	d0ca      	beq.n	8003d8a <__sflush_r+0x1a>
 8003df4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003df8:	4299      	cmp	r1, r3
 8003dfa:	d002      	beq.n	8003e02 <__sflush_r+0x92>
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	f7ff fb47 	bl	8003490 <_free_r>
 8003e02:	2000      	movs	r0, #0
 8003e04:	6360      	str	r0, [r4, #52]	; 0x34
 8003e06:	e7c1      	b.n	8003d8c <__sflush_r+0x1c>
 8003e08:	6a21      	ldr	r1, [r4, #32]
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	47b0      	blx	r6
 8003e10:	1c41      	adds	r1, r0, #1
 8003e12:	d1c7      	bne.n	8003da4 <__sflush_r+0x34>
 8003e14:	682b      	ldr	r3, [r5, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0c4      	beq.n	8003da4 <__sflush_r+0x34>
 8003e1a:	2b1d      	cmp	r3, #29
 8003e1c:	d001      	beq.n	8003e22 <__sflush_r+0xb2>
 8003e1e:	2b16      	cmp	r3, #22
 8003e20:	d101      	bne.n	8003e26 <__sflush_r+0xb6>
 8003e22:	602f      	str	r7, [r5, #0]
 8003e24:	e7b1      	b.n	8003d8a <__sflush_r+0x1a>
 8003e26:	89a3      	ldrh	r3, [r4, #12]
 8003e28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e2c:	81a3      	strh	r3, [r4, #12]
 8003e2e:	e7ad      	b.n	8003d8c <__sflush_r+0x1c>
 8003e30:	690f      	ldr	r7, [r1, #16]
 8003e32:	2f00      	cmp	r7, #0
 8003e34:	d0a9      	beq.n	8003d8a <__sflush_r+0x1a>
 8003e36:	0793      	lsls	r3, r2, #30
 8003e38:	680e      	ldr	r6, [r1, #0]
 8003e3a:	bf08      	it	eq
 8003e3c:	694b      	ldreq	r3, [r1, #20]
 8003e3e:	600f      	str	r7, [r1, #0]
 8003e40:	bf18      	it	ne
 8003e42:	2300      	movne	r3, #0
 8003e44:	eba6 0807 	sub.w	r8, r6, r7
 8003e48:	608b      	str	r3, [r1, #8]
 8003e4a:	f1b8 0f00 	cmp.w	r8, #0
 8003e4e:	dd9c      	ble.n	8003d8a <__sflush_r+0x1a>
 8003e50:	6a21      	ldr	r1, [r4, #32]
 8003e52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003e54:	4643      	mov	r3, r8
 8003e56:	463a      	mov	r2, r7
 8003e58:	4628      	mov	r0, r5
 8003e5a:	47b0      	blx	r6
 8003e5c:	2800      	cmp	r0, #0
 8003e5e:	dc06      	bgt.n	8003e6e <__sflush_r+0xfe>
 8003e60:	89a3      	ldrh	r3, [r4, #12]
 8003e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e66:	81a3      	strh	r3, [r4, #12]
 8003e68:	f04f 30ff 	mov.w	r0, #4294967295
 8003e6c:	e78e      	b.n	8003d8c <__sflush_r+0x1c>
 8003e6e:	4407      	add	r7, r0
 8003e70:	eba8 0800 	sub.w	r8, r8, r0
 8003e74:	e7e9      	b.n	8003e4a <__sflush_r+0xda>
 8003e76:	bf00      	nop
 8003e78:	20400001 	.word	0x20400001

08003e7c <_fflush_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	690b      	ldr	r3, [r1, #16]
 8003e80:	4605      	mov	r5, r0
 8003e82:	460c      	mov	r4, r1
 8003e84:	b913      	cbnz	r3, 8003e8c <_fflush_r+0x10>
 8003e86:	2500      	movs	r5, #0
 8003e88:	4628      	mov	r0, r5
 8003e8a:	bd38      	pop	{r3, r4, r5, pc}
 8003e8c:	b118      	cbz	r0, 8003e96 <_fflush_r+0x1a>
 8003e8e:	6983      	ldr	r3, [r0, #24]
 8003e90:	b90b      	cbnz	r3, 8003e96 <_fflush_r+0x1a>
 8003e92:	f000 f887 	bl	8003fa4 <__sinit>
 8003e96:	4b14      	ldr	r3, [pc, #80]	; (8003ee8 <_fflush_r+0x6c>)
 8003e98:	429c      	cmp	r4, r3
 8003e9a:	d11b      	bne.n	8003ed4 <_fflush_r+0x58>
 8003e9c:	686c      	ldr	r4, [r5, #4]
 8003e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0ef      	beq.n	8003e86 <_fflush_r+0xa>
 8003ea6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ea8:	07d0      	lsls	r0, r2, #31
 8003eaa:	d404      	bmi.n	8003eb6 <_fflush_r+0x3a>
 8003eac:	0599      	lsls	r1, r3, #22
 8003eae:	d402      	bmi.n	8003eb6 <_fflush_r+0x3a>
 8003eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003eb2:	f000 f915 	bl	80040e0 <__retarget_lock_acquire_recursive>
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	4621      	mov	r1, r4
 8003eba:	f7ff ff59 	bl	8003d70 <__sflush_r>
 8003ebe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ec0:	07da      	lsls	r2, r3, #31
 8003ec2:	4605      	mov	r5, r0
 8003ec4:	d4e0      	bmi.n	8003e88 <_fflush_r+0xc>
 8003ec6:	89a3      	ldrh	r3, [r4, #12]
 8003ec8:	059b      	lsls	r3, r3, #22
 8003eca:	d4dd      	bmi.n	8003e88 <_fflush_r+0xc>
 8003ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ece:	f000 f908 	bl	80040e2 <__retarget_lock_release_recursive>
 8003ed2:	e7d9      	b.n	8003e88 <_fflush_r+0xc>
 8003ed4:	4b05      	ldr	r3, [pc, #20]	; (8003eec <_fflush_r+0x70>)
 8003ed6:	429c      	cmp	r4, r3
 8003ed8:	d101      	bne.n	8003ede <_fflush_r+0x62>
 8003eda:	68ac      	ldr	r4, [r5, #8]
 8003edc:	e7df      	b.n	8003e9e <_fflush_r+0x22>
 8003ede:	4b04      	ldr	r3, [pc, #16]	; (8003ef0 <_fflush_r+0x74>)
 8003ee0:	429c      	cmp	r4, r3
 8003ee2:	bf08      	it	eq
 8003ee4:	68ec      	ldreq	r4, [r5, #12]
 8003ee6:	e7da      	b.n	8003e9e <_fflush_r+0x22>
 8003ee8:	08004794 	.word	0x08004794
 8003eec:	080047b4 	.word	0x080047b4
 8003ef0:	08004774 	.word	0x08004774

08003ef4 <std>:
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	b510      	push	{r4, lr}
 8003ef8:	4604      	mov	r4, r0
 8003efa:	e9c0 3300 	strd	r3, r3, [r0]
 8003efe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f02:	6083      	str	r3, [r0, #8]
 8003f04:	8181      	strh	r1, [r0, #12]
 8003f06:	6643      	str	r3, [r0, #100]	; 0x64
 8003f08:	81c2      	strh	r2, [r0, #14]
 8003f0a:	6183      	str	r3, [r0, #24]
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	2208      	movs	r2, #8
 8003f10:	305c      	adds	r0, #92	; 0x5c
 8003f12:	f7ff fa19 	bl	8003348 <memset>
 8003f16:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <std+0x38>)
 8003f18:	6263      	str	r3, [r4, #36]	; 0x24
 8003f1a:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <std+0x3c>)
 8003f1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <std+0x40>)
 8003f20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f22:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <std+0x44>)
 8003f24:	6224      	str	r4, [r4, #32]
 8003f26:	6323      	str	r3, [r4, #48]	; 0x30
 8003f28:	bd10      	pop	{r4, pc}
 8003f2a:	bf00      	nop
 8003f2c:	0800424d 	.word	0x0800424d
 8003f30:	0800426f 	.word	0x0800426f
 8003f34:	080042a7 	.word	0x080042a7
 8003f38:	080042cb 	.word	0x080042cb

08003f3c <_cleanup_r>:
 8003f3c:	4901      	ldr	r1, [pc, #4]	; (8003f44 <_cleanup_r+0x8>)
 8003f3e:	f000 b8af 	b.w	80040a0 <_fwalk_reent>
 8003f42:	bf00      	nop
 8003f44:	08003e7d 	.word	0x08003e7d

08003f48 <__sfmoreglue>:
 8003f48:	b570      	push	{r4, r5, r6, lr}
 8003f4a:	1e4a      	subs	r2, r1, #1
 8003f4c:	2568      	movs	r5, #104	; 0x68
 8003f4e:	4355      	muls	r5, r2
 8003f50:	460e      	mov	r6, r1
 8003f52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f56:	f7ff faeb 	bl	8003530 <_malloc_r>
 8003f5a:	4604      	mov	r4, r0
 8003f5c:	b140      	cbz	r0, 8003f70 <__sfmoreglue+0x28>
 8003f5e:	2100      	movs	r1, #0
 8003f60:	e9c0 1600 	strd	r1, r6, [r0]
 8003f64:	300c      	adds	r0, #12
 8003f66:	60a0      	str	r0, [r4, #8]
 8003f68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003f6c:	f7ff f9ec 	bl	8003348 <memset>
 8003f70:	4620      	mov	r0, r4
 8003f72:	bd70      	pop	{r4, r5, r6, pc}

08003f74 <__sfp_lock_acquire>:
 8003f74:	4801      	ldr	r0, [pc, #4]	; (8003f7c <__sfp_lock_acquire+0x8>)
 8003f76:	f000 b8b3 	b.w	80040e0 <__retarget_lock_acquire_recursive>
 8003f7a:	bf00      	nop
 8003f7c:	20000284 	.word	0x20000284

08003f80 <__sfp_lock_release>:
 8003f80:	4801      	ldr	r0, [pc, #4]	; (8003f88 <__sfp_lock_release+0x8>)
 8003f82:	f000 b8ae 	b.w	80040e2 <__retarget_lock_release_recursive>
 8003f86:	bf00      	nop
 8003f88:	20000284 	.word	0x20000284

08003f8c <__sinit_lock_acquire>:
 8003f8c:	4801      	ldr	r0, [pc, #4]	; (8003f94 <__sinit_lock_acquire+0x8>)
 8003f8e:	f000 b8a7 	b.w	80040e0 <__retarget_lock_acquire_recursive>
 8003f92:	bf00      	nop
 8003f94:	2000027f 	.word	0x2000027f

08003f98 <__sinit_lock_release>:
 8003f98:	4801      	ldr	r0, [pc, #4]	; (8003fa0 <__sinit_lock_release+0x8>)
 8003f9a:	f000 b8a2 	b.w	80040e2 <__retarget_lock_release_recursive>
 8003f9e:	bf00      	nop
 8003fa0:	2000027f 	.word	0x2000027f

08003fa4 <__sinit>:
 8003fa4:	b510      	push	{r4, lr}
 8003fa6:	4604      	mov	r4, r0
 8003fa8:	f7ff fff0 	bl	8003f8c <__sinit_lock_acquire>
 8003fac:	69a3      	ldr	r3, [r4, #24]
 8003fae:	b11b      	cbz	r3, 8003fb8 <__sinit+0x14>
 8003fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fb4:	f7ff bff0 	b.w	8003f98 <__sinit_lock_release>
 8003fb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003fbc:	6523      	str	r3, [r4, #80]	; 0x50
 8003fbe:	4b13      	ldr	r3, [pc, #76]	; (800400c <__sinit+0x68>)
 8003fc0:	4a13      	ldr	r2, [pc, #76]	; (8004010 <__sinit+0x6c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	62a2      	str	r2, [r4, #40]	; 0x28
 8003fc6:	42a3      	cmp	r3, r4
 8003fc8:	bf04      	itt	eq
 8003fca:	2301      	moveq	r3, #1
 8003fcc:	61a3      	streq	r3, [r4, #24]
 8003fce:	4620      	mov	r0, r4
 8003fd0:	f000 f820 	bl	8004014 <__sfp>
 8003fd4:	6060      	str	r0, [r4, #4]
 8003fd6:	4620      	mov	r0, r4
 8003fd8:	f000 f81c 	bl	8004014 <__sfp>
 8003fdc:	60a0      	str	r0, [r4, #8]
 8003fde:	4620      	mov	r0, r4
 8003fe0:	f000 f818 	bl	8004014 <__sfp>
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	60e0      	str	r0, [r4, #12]
 8003fe8:	2104      	movs	r1, #4
 8003fea:	6860      	ldr	r0, [r4, #4]
 8003fec:	f7ff ff82 	bl	8003ef4 <std>
 8003ff0:	68a0      	ldr	r0, [r4, #8]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	2109      	movs	r1, #9
 8003ff6:	f7ff ff7d 	bl	8003ef4 <std>
 8003ffa:	68e0      	ldr	r0, [r4, #12]
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	2112      	movs	r1, #18
 8004000:	f7ff ff78 	bl	8003ef4 <std>
 8004004:	2301      	movs	r3, #1
 8004006:	61a3      	str	r3, [r4, #24]
 8004008:	e7d2      	b.n	8003fb0 <__sinit+0xc>
 800400a:	bf00      	nop
 800400c:	08004688 	.word	0x08004688
 8004010:	08003f3d 	.word	0x08003f3d

08004014 <__sfp>:
 8004014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004016:	4607      	mov	r7, r0
 8004018:	f7ff ffac 	bl	8003f74 <__sfp_lock_acquire>
 800401c:	4b1e      	ldr	r3, [pc, #120]	; (8004098 <__sfp+0x84>)
 800401e:	681e      	ldr	r6, [r3, #0]
 8004020:	69b3      	ldr	r3, [r6, #24]
 8004022:	b913      	cbnz	r3, 800402a <__sfp+0x16>
 8004024:	4630      	mov	r0, r6
 8004026:	f7ff ffbd 	bl	8003fa4 <__sinit>
 800402a:	3648      	adds	r6, #72	; 0x48
 800402c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004030:	3b01      	subs	r3, #1
 8004032:	d503      	bpl.n	800403c <__sfp+0x28>
 8004034:	6833      	ldr	r3, [r6, #0]
 8004036:	b30b      	cbz	r3, 800407c <__sfp+0x68>
 8004038:	6836      	ldr	r6, [r6, #0]
 800403a:	e7f7      	b.n	800402c <__sfp+0x18>
 800403c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004040:	b9d5      	cbnz	r5, 8004078 <__sfp+0x64>
 8004042:	4b16      	ldr	r3, [pc, #88]	; (800409c <__sfp+0x88>)
 8004044:	60e3      	str	r3, [r4, #12]
 8004046:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800404a:	6665      	str	r5, [r4, #100]	; 0x64
 800404c:	f000 f847 	bl	80040de <__retarget_lock_init_recursive>
 8004050:	f7ff ff96 	bl	8003f80 <__sfp_lock_release>
 8004054:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004058:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800405c:	6025      	str	r5, [r4, #0]
 800405e:	61a5      	str	r5, [r4, #24]
 8004060:	2208      	movs	r2, #8
 8004062:	4629      	mov	r1, r5
 8004064:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004068:	f7ff f96e 	bl	8003348 <memset>
 800406c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004070:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004074:	4620      	mov	r0, r4
 8004076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004078:	3468      	adds	r4, #104	; 0x68
 800407a:	e7d9      	b.n	8004030 <__sfp+0x1c>
 800407c:	2104      	movs	r1, #4
 800407e:	4638      	mov	r0, r7
 8004080:	f7ff ff62 	bl	8003f48 <__sfmoreglue>
 8004084:	4604      	mov	r4, r0
 8004086:	6030      	str	r0, [r6, #0]
 8004088:	2800      	cmp	r0, #0
 800408a:	d1d5      	bne.n	8004038 <__sfp+0x24>
 800408c:	f7ff ff78 	bl	8003f80 <__sfp_lock_release>
 8004090:	230c      	movs	r3, #12
 8004092:	603b      	str	r3, [r7, #0]
 8004094:	e7ee      	b.n	8004074 <__sfp+0x60>
 8004096:	bf00      	nop
 8004098:	08004688 	.word	0x08004688
 800409c:	ffff0001 	.word	0xffff0001

080040a0 <_fwalk_reent>:
 80040a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040a4:	4606      	mov	r6, r0
 80040a6:	4688      	mov	r8, r1
 80040a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80040ac:	2700      	movs	r7, #0
 80040ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040b2:	f1b9 0901 	subs.w	r9, r9, #1
 80040b6:	d505      	bpl.n	80040c4 <_fwalk_reent+0x24>
 80040b8:	6824      	ldr	r4, [r4, #0]
 80040ba:	2c00      	cmp	r4, #0
 80040bc:	d1f7      	bne.n	80040ae <_fwalk_reent+0xe>
 80040be:	4638      	mov	r0, r7
 80040c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040c4:	89ab      	ldrh	r3, [r5, #12]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d907      	bls.n	80040da <_fwalk_reent+0x3a>
 80040ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040ce:	3301      	adds	r3, #1
 80040d0:	d003      	beq.n	80040da <_fwalk_reent+0x3a>
 80040d2:	4629      	mov	r1, r5
 80040d4:	4630      	mov	r0, r6
 80040d6:	47c0      	blx	r8
 80040d8:	4307      	orrs	r7, r0
 80040da:	3568      	adds	r5, #104	; 0x68
 80040dc:	e7e9      	b.n	80040b2 <_fwalk_reent+0x12>

080040de <__retarget_lock_init_recursive>:
 80040de:	4770      	bx	lr

080040e0 <__retarget_lock_acquire_recursive>:
 80040e0:	4770      	bx	lr

080040e2 <__retarget_lock_release_recursive>:
 80040e2:	4770      	bx	lr

080040e4 <__swhatbuf_r>:
 80040e4:	b570      	push	{r4, r5, r6, lr}
 80040e6:	460e      	mov	r6, r1
 80040e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ec:	2900      	cmp	r1, #0
 80040ee:	b096      	sub	sp, #88	; 0x58
 80040f0:	4614      	mov	r4, r2
 80040f2:	461d      	mov	r5, r3
 80040f4:	da07      	bge.n	8004106 <__swhatbuf_r+0x22>
 80040f6:	2300      	movs	r3, #0
 80040f8:	602b      	str	r3, [r5, #0]
 80040fa:	89b3      	ldrh	r3, [r6, #12]
 80040fc:	061a      	lsls	r2, r3, #24
 80040fe:	d410      	bmi.n	8004122 <__swhatbuf_r+0x3e>
 8004100:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004104:	e00e      	b.n	8004124 <__swhatbuf_r+0x40>
 8004106:	466a      	mov	r2, sp
 8004108:	f000 f906 	bl	8004318 <_fstat_r>
 800410c:	2800      	cmp	r0, #0
 800410e:	dbf2      	blt.n	80040f6 <__swhatbuf_r+0x12>
 8004110:	9a01      	ldr	r2, [sp, #4]
 8004112:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004116:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800411a:	425a      	negs	r2, r3
 800411c:	415a      	adcs	r2, r3
 800411e:	602a      	str	r2, [r5, #0]
 8004120:	e7ee      	b.n	8004100 <__swhatbuf_r+0x1c>
 8004122:	2340      	movs	r3, #64	; 0x40
 8004124:	2000      	movs	r0, #0
 8004126:	6023      	str	r3, [r4, #0]
 8004128:	b016      	add	sp, #88	; 0x58
 800412a:	bd70      	pop	{r4, r5, r6, pc}

0800412c <__smakebuf_r>:
 800412c:	898b      	ldrh	r3, [r1, #12]
 800412e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004130:	079d      	lsls	r5, r3, #30
 8004132:	4606      	mov	r6, r0
 8004134:	460c      	mov	r4, r1
 8004136:	d507      	bpl.n	8004148 <__smakebuf_r+0x1c>
 8004138:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800413c:	6023      	str	r3, [r4, #0]
 800413e:	6123      	str	r3, [r4, #16]
 8004140:	2301      	movs	r3, #1
 8004142:	6163      	str	r3, [r4, #20]
 8004144:	b002      	add	sp, #8
 8004146:	bd70      	pop	{r4, r5, r6, pc}
 8004148:	ab01      	add	r3, sp, #4
 800414a:	466a      	mov	r2, sp
 800414c:	f7ff ffca 	bl	80040e4 <__swhatbuf_r>
 8004150:	9900      	ldr	r1, [sp, #0]
 8004152:	4605      	mov	r5, r0
 8004154:	4630      	mov	r0, r6
 8004156:	f7ff f9eb 	bl	8003530 <_malloc_r>
 800415a:	b948      	cbnz	r0, 8004170 <__smakebuf_r+0x44>
 800415c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004160:	059a      	lsls	r2, r3, #22
 8004162:	d4ef      	bmi.n	8004144 <__smakebuf_r+0x18>
 8004164:	f023 0303 	bic.w	r3, r3, #3
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	81a3      	strh	r3, [r4, #12]
 800416e:	e7e3      	b.n	8004138 <__smakebuf_r+0xc>
 8004170:	4b0d      	ldr	r3, [pc, #52]	; (80041a8 <__smakebuf_r+0x7c>)
 8004172:	62b3      	str	r3, [r6, #40]	; 0x28
 8004174:	89a3      	ldrh	r3, [r4, #12]
 8004176:	6020      	str	r0, [r4, #0]
 8004178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800417c:	81a3      	strh	r3, [r4, #12]
 800417e:	9b00      	ldr	r3, [sp, #0]
 8004180:	6163      	str	r3, [r4, #20]
 8004182:	9b01      	ldr	r3, [sp, #4]
 8004184:	6120      	str	r0, [r4, #16]
 8004186:	b15b      	cbz	r3, 80041a0 <__smakebuf_r+0x74>
 8004188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800418c:	4630      	mov	r0, r6
 800418e:	f000 f8d5 	bl	800433c <_isatty_r>
 8004192:	b128      	cbz	r0, 80041a0 <__smakebuf_r+0x74>
 8004194:	89a3      	ldrh	r3, [r4, #12]
 8004196:	f023 0303 	bic.w	r3, r3, #3
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	81a3      	strh	r3, [r4, #12]
 80041a0:	89a0      	ldrh	r0, [r4, #12]
 80041a2:	4305      	orrs	r5, r0
 80041a4:	81a5      	strh	r5, [r4, #12]
 80041a6:	e7cd      	b.n	8004144 <__smakebuf_r+0x18>
 80041a8:	08003f3d 	.word	0x08003f3d

080041ac <__malloc_lock>:
 80041ac:	4801      	ldr	r0, [pc, #4]	; (80041b4 <__malloc_lock+0x8>)
 80041ae:	f7ff bf97 	b.w	80040e0 <__retarget_lock_acquire_recursive>
 80041b2:	bf00      	nop
 80041b4:	20000280 	.word	0x20000280

080041b8 <__malloc_unlock>:
 80041b8:	4801      	ldr	r0, [pc, #4]	; (80041c0 <__malloc_unlock+0x8>)
 80041ba:	f7ff bf92 	b.w	80040e2 <__retarget_lock_release_recursive>
 80041be:	bf00      	nop
 80041c0:	20000280 	.word	0x20000280

080041c4 <_raise_r>:
 80041c4:	291f      	cmp	r1, #31
 80041c6:	b538      	push	{r3, r4, r5, lr}
 80041c8:	4604      	mov	r4, r0
 80041ca:	460d      	mov	r5, r1
 80041cc:	d904      	bls.n	80041d8 <_raise_r+0x14>
 80041ce:	2316      	movs	r3, #22
 80041d0:	6003      	str	r3, [r0, #0]
 80041d2:	f04f 30ff 	mov.w	r0, #4294967295
 80041d6:	bd38      	pop	{r3, r4, r5, pc}
 80041d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80041da:	b112      	cbz	r2, 80041e2 <_raise_r+0x1e>
 80041dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80041e0:	b94b      	cbnz	r3, 80041f6 <_raise_r+0x32>
 80041e2:	4620      	mov	r0, r4
 80041e4:	f000 f830 	bl	8004248 <_getpid_r>
 80041e8:	462a      	mov	r2, r5
 80041ea:	4601      	mov	r1, r0
 80041ec:	4620      	mov	r0, r4
 80041ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041f2:	f000 b817 	b.w	8004224 <_kill_r>
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d00a      	beq.n	8004210 <_raise_r+0x4c>
 80041fa:	1c59      	adds	r1, r3, #1
 80041fc:	d103      	bne.n	8004206 <_raise_r+0x42>
 80041fe:	2316      	movs	r3, #22
 8004200:	6003      	str	r3, [r0, #0]
 8004202:	2001      	movs	r0, #1
 8004204:	e7e7      	b.n	80041d6 <_raise_r+0x12>
 8004206:	2400      	movs	r4, #0
 8004208:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800420c:	4628      	mov	r0, r5
 800420e:	4798      	blx	r3
 8004210:	2000      	movs	r0, #0
 8004212:	e7e0      	b.n	80041d6 <_raise_r+0x12>

08004214 <raise>:
 8004214:	4b02      	ldr	r3, [pc, #8]	; (8004220 <raise+0xc>)
 8004216:	4601      	mov	r1, r0
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	f7ff bfd3 	b.w	80041c4 <_raise_r>
 800421e:	bf00      	nop
 8004220:	2000000c 	.word	0x2000000c

08004224 <_kill_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	4d07      	ldr	r5, [pc, #28]	; (8004244 <_kill_r+0x20>)
 8004228:	2300      	movs	r3, #0
 800422a:	4604      	mov	r4, r0
 800422c:	4608      	mov	r0, r1
 800422e:	4611      	mov	r1, r2
 8004230:	602b      	str	r3, [r5, #0]
 8004232:	f7fc fe75 	bl	8000f20 <_kill>
 8004236:	1c43      	adds	r3, r0, #1
 8004238:	d102      	bne.n	8004240 <_kill_r+0x1c>
 800423a:	682b      	ldr	r3, [r5, #0]
 800423c:	b103      	cbz	r3, 8004240 <_kill_r+0x1c>
 800423e:	6023      	str	r3, [r4, #0]
 8004240:	bd38      	pop	{r3, r4, r5, pc}
 8004242:	bf00      	nop
 8004244:	20000288 	.word	0x20000288

08004248 <_getpid_r>:
 8004248:	f7fc be62 	b.w	8000f10 <_getpid>

0800424c <__sread>:
 800424c:	b510      	push	{r4, lr}
 800424e:	460c      	mov	r4, r1
 8004250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004254:	f000 f894 	bl	8004380 <_read_r>
 8004258:	2800      	cmp	r0, #0
 800425a:	bfab      	itete	ge
 800425c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800425e:	89a3      	ldrhlt	r3, [r4, #12]
 8004260:	181b      	addge	r3, r3, r0
 8004262:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004266:	bfac      	ite	ge
 8004268:	6563      	strge	r3, [r4, #84]	; 0x54
 800426a:	81a3      	strhlt	r3, [r4, #12]
 800426c:	bd10      	pop	{r4, pc}

0800426e <__swrite>:
 800426e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004272:	461f      	mov	r7, r3
 8004274:	898b      	ldrh	r3, [r1, #12]
 8004276:	05db      	lsls	r3, r3, #23
 8004278:	4605      	mov	r5, r0
 800427a:	460c      	mov	r4, r1
 800427c:	4616      	mov	r6, r2
 800427e:	d505      	bpl.n	800428c <__swrite+0x1e>
 8004280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004284:	2302      	movs	r3, #2
 8004286:	2200      	movs	r2, #0
 8004288:	f000 f868 	bl	800435c <_lseek_r>
 800428c:	89a3      	ldrh	r3, [r4, #12]
 800428e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004292:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004296:	81a3      	strh	r3, [r4, #12]
 8004298:	4632      	mov	r2, r6
 800429a:	463b      	mov	r3, r7
 800429c:	4628      	mov	r0, r5
 800429e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042a2:	f000 b817 	b.w	80042d4 <_write_r>

080042a6 <__sseek>:
 80042a6:	b510      	push	{r4, lr}
 80042a8:	460c      	mov	r4, r1
 80042aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042ae:	f000 f855 	bl	800435c <_lseek_r>
 80042b2:	1c43      	adds	r3, r0, #1
 80042b4:	89a3      	ldrh	r3, [r4, #12]
 80042b6:	bf15      	itete	ne
 80042b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80042ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80042be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80042c2:	81a3      	strheq	r3, [r4, #12]
 80042c4:	bf18      	it	ne
 80042c6:	81a3      	strhne	r3, [r4, #12]
 80042c8:	bd10      	pop	{r4, pc}

080042ca <__sclose>:
 80042ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042ce:	f000 b813 	b.w	80042f8 <_close_r>
	...

080042d4 <_write_r>:
 80042d4:	b538      	push	{r3, r4, r5, lr}
 80042d6:	4d07      	ldr	r5, [pc, #28]	; (80042f4 <_write_r+0x20>)
 80042d8:	4604      	mov	r4, r0
 80042da:	4608      	mov	r0, r1
 80042dc:	4611      	mov	r1, r2
 80042de:	2200      	movs	r2, #0
 80042e0:	602a      	str	r2, [r5, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	f7fc fe53 	bl	8000f8e <_write>
 80042e8:	1c43      	adds	r3, r0, #1
 80042ea:	d102      	bne.n	80042f2 <_write_r+0x1e>
 80042ec:	682b      	ldr	r3, [r5, #0]
 80042ee:	b103      	cbz	r3, 80042f2 <_write_r+0x1e>
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	bd38      	pop	{r3, r4, r5, pc}
 80042f4:	20000288 	.word	0x20000288

080042f8 <_close_r>:
 80042f8:	b538      	push	{r3, r4, r5, lr}
 80042fa:	4d06      	ldr	r5, [pc, #24]	; (8004314 <_close_r+0x1c>)
 80042fc:	2300      	movs	r3, #0
 80042fe:	4604      	mov	r4, r0
 8004300:	4608      	mov	r0, r1
 8004302:	602b      	str	r3, [r5, #0]
 8004304:	f7fc fe5f 	bl	8000fc6 <_close>
 8004308:	1c43      	adds	r3, r0, #1
 800430a:	d102      	bne.n	8004312 <_close_r+0x1a>
 800430c:	682b      	ldr	r3, [r5, #0]
 800430e:	b103      	cbz	r3, 8004312 <_close_r+0x1a>
 8004310:	6023      	str	r3, [r4, #0]
 8004312:	bd38      	pop	{r3, r4, r5, pc}
 8004314:	20000288 	.word	0x20000288

08004318 <_fstat_r>:
 8004318:	b538      	push	{r3, r4, r5, lr}
 800431a:	4d07      	ldr	r5, [pc, #28]	; (8004338 <_fstat_r+0x20>)
 800431c:	2300      	movs	r3, #0
 800431e:	4604      	mov	r4, r0
 8004320:	4608      	mov	r0, r1
 8004322:	4611      	mov	r1, r2
 8004324:	602b      	str	r3, [r5, #0]
 8004326:	f7fc fe5a 	bl	8000fde <_fstat>
 800432a:	1c43      	adds	r3, r0, #1
 800432c:	d102      	bne.n	8004334 <_fstat_r+0x1c>
 800432e:	682b      	ldr	r3, [r5, #0]
 8004330:	b103      	cbz	r3, 8004334 <_fstat_r+0x1c>
 8004332:	6023      	str	r3, [r4, #0]
 8004334:	bd38      	pop	{r3, r4, r5, pc}
 8004336:	bf00      	nop
 8004338:	20000288 	.word	0x20000288

0800433c <_isatty_r>:
 800433c:	b538      	push	{r3, r4, r5, lr}
 800433e:	4d06      	ldr	r5, [pc, #24]	; (8004358 <_isatty_r+0x1c>)
 8004340:	2300      	movs	r3, #0
 8004342:	4604      	mov	r4, r0
 8004344:	4608      	mov	r0, r1
 8004346:	602b      	str	r3, [r5, #0]
 8004348:	f7fc fe59 	bl	8000ffe <_isatty>
 800434c:	1c43      	adds	r3, r0, #1
 800434e:	d102      	bne.n	8004356 <_isatty_r+0x1a>
 8004350:	682b      	ldr	r3, [r5, #0]
 8004352:	b103      	cbz	r3, 8004356 <_isatty_r+0x1a>
 8004354:	6023      	str	r3, [r4, #0]
 8004356:	bd38      	pop	{r3, r4, r5, pc}
 8004358:	20000288 	.word	0x20000288

0800435c <_lseek_r>:
 800435c:	b538      	push	{r3, r4, r5, lr}
 800435e:	4d07      	ldr	r5, [pc, #28]	; (800437c <_lseek_r+0x20>)
 8004360:	4604      	mov	r4, r0
 8004362:	4608      	mov	r0, r1
 8004364:	4611      	mov	r1, r2
 8004366:	2200      	movs	r2, #0
 8004368:	602a      	str	r2, [r5, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	f7fc fe52 	bl	8001014 <_lseek>
 8004370:	1c43      	adds	r3, r0, #1
 8004372:	d102      	bne.n	800437a <_lseek_r+0x1e>
 8004374:	682b      	ldr	r3, [r5, #0]
 8004376:	b103      	cbz	r3, 800437a <_lseek_r+0x1e>
 8004378:	6023      	str	r3, [r4, #0]
 800437a:	bd38      	pop	{r3, r4, r5, pc}
 800437c:	20000288 	.word	0x20000288

08004380 <_read_r>:
 8004380:	b538      	push	{r3, r4, r5, lr}
 8004382:	4d07      	ldr	r5, [pc, #28]	; (80043a0 <_read_r+0x20>)
 8004384:	4604      	mov	r4, r0
 8004386:	4608      	mov	r0, r1
 8004388:	4611      	mov	r1, r2
 800438a:	2200      	movs	r2, #0
 800438c:	602a      	str	r2, [r5, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	f7fc fde0 	bl	8000f54 <_read>
 8004394:	1c43      	adds	r3, r0, #1
 8004396:	d102      	bne.n	800439e <_read_r+0x1e>
 8004398:	682b      	ldr	r3, [r5, #0]
 800439a:	b103      	cbz	r3, 800439e <_read_r+0x1e>
 800439c:	6023      	str	r3, [r4, #0]
 800439e:	bd38      	pop	{r3, r4, r5, pc}
 80043a0:	20000288 	.word	0x20000288

080043a4 <_init>:
 80043a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a6:	bf00      	nop
 80043a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043aa:	bc08      	pop	{r3}
 80043ac:	469e      	mov	lr, r3
 80043ae:	4770      	bx	lr

080043b0 <_fini>:
 80043b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b2:	bf00      	nop
 80043b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043b6:	bc08      	pop	{r3}
 80043b8:	469e      	mov	lr, r3
 80043ba:	4770      	bx	lr
