Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan 14 17:14:47 2022
| Host         : DESKTOP-EIVCL5K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_ALL_control_sets_placed.rpt
| Design       : UART_ALL
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |              35 |            8 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | transmitter/TX/busy_i_1_n_0                 |                                  |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG | receiver/sample/baud                        |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                             | transmitter/B/counter[7]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                             |                                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | transmitter/TX/copy                         |                                  |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG |                                             |                                  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | receiver/sample/FSM_onehot_state[9]_i_1_n_0 |                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | transmitter/TX/FSM_onehot_state[11]_i_1_n_0 |                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | receiver/sample/delay_cnt0                  | receiver/sample/pulse_reg_n_0    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | receiver/sample/enable_pulse_reg_n_0        | receiver/sample/baud_cnt         |                8 |             32 |         4.00 |
+----------------+---------------------------------------------+----------------------------------+------------------+----------------+--------------+


