{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699850892693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699850892693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 01:48:12 2023 " "Processing started: Mon Nov 13 01:48:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699850892693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850892693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850892693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699850893000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1-comportamental " "Found design unit 1: circuito_semana_1-comportamental" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898748 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1 " "Found entity 1: circuito_semana_1" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898749 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898751 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-comportamental " "Found design unit 1: dataflow-comportamental" {  } { { "dataflow.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898752 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "dataflow.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busca_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busca_buracos-estrutural " "Found design unit 1: busca_buracos-estrutural" {  } { { "busca_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898753 ""} { "Info" "ISGN_ENTITY_NAME" "1 busca_buracos " "Found entity 1: busca_buracos" {  } { { "busca_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_custom-comportamental " "Found design unit 1: contador_custom-comportamental" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898755 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_custom " "Found entity 1: contador_custom" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamental " "Found design unit 1: unidade_controle-comportamental" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898756 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos-comportamental " "Found design unit 1: gera_buracos-comportamental" {  } { { "gera_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898758 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos " "Found entity 1: gera_buracos" {  } { { "gera_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_df-comportamental " "Found design unit 1: gera_buracos_df-comportamental" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898759 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_df " "Found entity 1: gera_buracos_df" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_uc-comportamental " "Found design unit 1: gera_buracos_uc-comportamental" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898760 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_uc " "Found entity 1: gera_buracos_uc" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898762 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_buraco-comportamental " "Found design unit 1: move_buraco-comportamental" {  } { { "move_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898763 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_buraco " "Found entity 1: move_buraco" {  } { { "move_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_wrapper-comportamental " "Found design unit 1: circuito_wrapper-comportamental" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898764 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_wrapper " "Found entity 1: circuito_wrapper" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_df-comportamental " "Found design unit 1: wrapper_df-comportamental" {  } { { "wrapper_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898766 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_df " "Found entity 1: wrapper_df" {  } { { "wrapper_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_inicializacao-comportamental " "Found design unit 1: contador_inicializacao-comportamental" {  } { { "contador_3000.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898767 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_inicializacao " "Found entity 1: contador_inicializacao" {  } { { "contador_3000.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_uc-comportamental " "Found design unit 1: wrapper_uc-comportamental" {  } { { "wrapper_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898768 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_uc " "Found entity 1: wrapper_uc" {  } { { "wrapper_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_dificuldade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_dificuldade-comportamental " "Found design unit 1: contador_dificuldade-comportamental" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898769 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_dificuldade " "Found entity 1: contador_dificuldade" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-comportamental " "Found design unit 1: clock_div-comportamental" {  } { { "clock_div.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898771 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm_generic-rtl " "Found design unit 1: circuito_pwm_generic-rtl" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898772 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_generic " "Found entity 1: circuito_pwm_generic" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco-behavioral " "Found design unit 1: controle_buraco-behavioral" {  } { { "controle_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898774 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco " "Found entity 1: controle_buraco" {  } { { "controle_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_wrapper " "Elaborating entity \"circuito_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699850898802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_df wrapper_df:df " "Elaborating entity \"wrapper_df\" for hierarchy \"wrapper_df:df\"" {  } { { "circuito_wrapper.vhd" "df" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_inicializacao wrapper_df:df\|contador_inicializacao:contagem_regressiva " "Elaborating entity \"contador_inicializacao\" for hierarchy \"wrapper_df:df\|contador_inicializacao:contagem_regressiva\"" {  } { { "wrapper_df.vhd" "contagem_regressiva" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_semana_1 wrapper_df:df\|circuito_semana_1:circuito_principal " "Elaborating entity \"circuito_semana_1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\"" {  } { { "wrapper_df.vhd" "circuito_principal" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado " "Elaborating entity \"hexa7seg\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado\"" {  } { { "circuito_semana_1.vhd" "HEX_Estado" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF " "Elaborating entity \"dataflow\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\"" {  } { { "circuito_semana_1.vhd" "DF" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_m_n.vhd 2 1 " "Using design file contador_m_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_n-comportamental " "Found design unit 1: contador_m_n-comportamental" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898819 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_n " "Found entity 1: contador_m_n" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850898819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699850898819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO\"" {  } { { "dataflow.vhd" "CONTA_TEMPO" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\"" {  } { { "dataflow.vhd" "TICK_GENERATOR" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\"" {  } { { "dataflow.vhd" "CONTA_AGUA" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898822 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(43) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(43) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(43) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(43) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(43) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] contador_custom.vhd(43) " "Inferred latch for \"M\[5\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] contador_custom.vhd(43) " "Inferred latch for \"M\[6\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] contador_custom.vhd(43) " "Inferred latch for \"M\[7\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[8\] contador_custom.vhd(43) " "Inferred latch for \"M\[8\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS " "Elaborating entity \"busca_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS\"" {  } { { "dataflow.vhd" "BUSCA_FUROS" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador " "Elaborating entity \"gera_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\"" {  } { { "dataflow.vhd" "gerador" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_df wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df " "Elaborating entity \"gera_buracos_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\"" {  } { { "gera_buracos.vhd" "df" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador\"" {  } { { "gera_buracos_df.vhd" "registrador" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_dificuldade wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco " "Elaborating entity \"contador_dificuldade\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco\"" {  } { { "gera_buracos_df.vhd" "conta_buraco" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1\"" {  } { { "gera_buracos_df.vhd" "contador_1" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2\"" {  } { { "gera_buracos_df.vhd" "contador_2" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_buraco wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor " "Elaborating entity \"move_buraco\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor\"" {  } { { "gera_buracos_df.vhd" "movedor" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc " "Elaborating entity \"gera_buracos_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc\"" {  } { { "gera_buracos.vhd" "uc" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC\"" {  } { { "circuito_semana_1.vhd" "UC" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_buraco wrapper_df:df\|controle_buraco:controle_buraco_pwm " "Elaborating entity \"controle_buraco\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\"" {  } { { "wrapper_df.vhd" "controle_buraco_pwm" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator\"" {  } { { "controle_buraco.vhd" "tick_generator" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0 " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\"" {  } { { "controle_buraco.vhd" "contador_0" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898849 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(43) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898850 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(43) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898850 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(43) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898850 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(43) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898850 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(43) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850898850 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm_generic wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0 " "Elaborating entity \"circuito_pwm_generic\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\"" {  } { { "controle_buraco.vhd" "pwm_0" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_uc wrapper_uc:uc " "Elaborating entity \"wrapper_uc\" for hierarchy \"wrapper_uc:uc\"" {  } { { "circuito_wrapper.vhd" "uc" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850898854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850898938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850898938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850898938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850898938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\] " "LATCH primitive \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850898939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699850899367 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699850899367 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850899369 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699850899369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699850899576 "|circuito_wrapper|db_estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699850899576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699850899642 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] High " "Register wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] will power up to High" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699850899747 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1699850899747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699850900334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850900334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "701 " "Implemented 701 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699850900389 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699850900389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "660 " "Implemented 660 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699850900389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699850900389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699850900408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 01:48:20 2023 " "Processing ended: Mon Nov 13 01:48:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699850900408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699850900408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699850900408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850900408 ""}
