Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-59-52/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 6
[INFO] Setting input delay to: 6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 700000 700000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     10492
Number of terminals:      52
Number of snets:          2
Number of nets:           3307

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 312.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 121912.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 23866.
[INFO DRT-0033] via shape region query size = 15750.
[INFO DRT-0033] met2 shape region query size = 5261.
[INFO DRT-0033] via2 shape region query size = 12250.
[INFO DRT-0033] met3 shape region query size = 5289.
[INFO DRT-0033] via3 shape region query size = 12250.
[INFO DRT-0033] met4 shape region query size = 1948.
[INFO DRT-0033] via4 shape region query size = 648.
[INFO DRT-0033] met5 shape region query size = 198.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1218 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 306 unique inst patterns.
[INFO DRT-0084]   Complete 2332 groups.
#scanned instances     = 10492
#unique  instances     = 312
#stdCellGenAp          = 9254
#stdCellValidPlanarAp  = 70
#stdCellValidViaAp     = 7140
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11459
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:49, elapsed time = 00:00:32, memory = 171.70 (MB), peak = 171.70 (MB)

[INFO DRT-0157] Number of guides:     24007

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 101 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 101 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8746.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7133.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3415.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 48.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12163 vertical wires in 3 frboxes and 7181 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 708 vertical wires in 3 frboxes and 1863 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.85 (MB), peak = 247.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 237.85 (MB), peak = 247.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 317.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 358.39 (MB).
    Completing 30% with 205 violations.
    elapsed time = 00:00:04, memory = 332.46 (MB).
    Completing 40% with 205 violations.
    elapsed time = 00:00:06, memory = 399.48 (MB).
    Completing 50% with 205 violations.
    elapsed time = 00:00:07, memory = 404.20 (MB).
    Completing 60% with 459 violations.
    elapsed time = 00:00:09, memory = 422.43 (MB).
    Completing 70% with 459 violations.
    elapsed time = 00:00:11, memory = 427.07 (MB).
    Completing 80% with 676 violations.
    elapsed time = 00:00:13, memory = 427.32 (MB).
    Completing 90% with 676 violations.
    elapsed time = 00:00:16, memory = 431.19 (MB).
    Completing 100% with 919 violations.
    elapsed time = 00:00:18, memory = 432.22 (MB).
[INFO DRT-0199]   Number of violations = 993.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       30    226     25     18
Min Hole             0      4      0      0
Recheck              0     63     11      0
Short                0    600     16      0
[INFO DRT-0267] cpu time = 00:01:57, elapsed time = 00:00:18, memory = 762.22 (MB), peak = 762.22 (MB)
Total wire length = 135599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72836 um.
Total wire length on LAYER met2 = 61841 um.
Total wire length on LAYER met3 = 838 um.
Total wire length on LAYER met4 = 82 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22611.
Up-via summary (total 22611):

------------------------
 FR_MASTERSLICE        0
            li1    11467
           met1    11083
           met2       59
           met3        2
           met4        0
------------------------
                   22611


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 993 violations.
    elapsed time = 00:00:00, memory = 764.03 (MB).
    Completing 20% with 993 violations.
    elapsed time = 00:00:02, memory = 764.80 (MB).
    Completing 30% with 889 violations.
    elapsed time = 00:00:04, memory = 765.06 (MB).
    Completing 40% with 889 violations.
    elapsed time = 00:00:07, memory = 765.83 (MB).
    Completing 50% with 889 violations.
    elapsed time = 00:00:08, memory = 780.53 (MB).
    Completing 60% with 780 violations.
    elapsed time = 00:00:10, memory = 767.64 (MB).
    Completing 70% with 780 violations.
    elapsed time = 00:00:12, memory = 783.11 (MB).
    Completing 80% with 654 violations.
    elapsed time = 00:00:13, memory = 770.22 (MB).
    Completing 90% with 654 violations.
    elapsed time = 00:00:15, memory = 781.05 (MB).
    Completing 100% with 492 violations.
    elapsed time = 00:00:18, memory = 783.11 (MB).
[INFO DRT-0199]   Number of violations = 492.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          2      0      0      0
Metal Spacing        0    109      6      3
Short                0    370      2      0
[INFO DRT-0267] cpu time = 00:01:59, elapsed time = 00:00:19, memory = 786.20 (MB), peak = 786.20 (MB)
Total wire length = 135247 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72624 um.
Total wire length on LAYER met2 = 61691 um.
Total wire length on LAYER met3 = 854 um.
Total wire length on LAYER met4 = 76 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22674.
Up-via summary (total 22674):

------------------------
 FR_MASTERSLICE        0
            li1    11462
           met1    11151
           met2       59
           met3        2
           met4        0
------------------------
                   22674


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 492 violations.
    elapsed time = 00:00:00, memory = 786.20 (MB).
    Completing 20% with 492 violations.
    elapsed time = 00:00:01, memory = 787.23 (MB).
    Completing 30% with 477 violations.
    elapsed time = 00:00:02, memory = 787.23 (MB).
    Completing 40% with 477 violations.
    elapsed time = 00:00:04, memory = 787.49 (MB).
    Completing 50% with 477 violations.
    elapsed time = 00:00:07, memory = 788.52 (MB).
    Completing 60% with 435 violations.
    elapsed time = 00:00:07, memory = 789.04 (MB).
    Completing 70% with 435 violations.
    elapsed time = 00:00:08, memory = 801.41 (MB).
    Completing 80% with 408 violations.
    elapsed time = 00:00:10, memory = 801.41 (MB).
    Completing 90% with 408 violations.
    elapsed time = 00:00:13, memory = 801.67 (MB).
    Completing 100% with 318 violations.
    elapsed time = 00:00:14, memory = 801.93 (MB).
[INFO DRT-0199]   Number of violations = 318.
Viol/Layer        met1   met2
Metal Spacing       89      6
Short              220      3
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:15, memory = 801.93 (MB), peak = 801.93 (MB)
Total wire length = 135134 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72542 um.
Total wire length on LAYER met2 = 61640 um.
Total wire length on LAYER met3 = 868 um.
Total wire length on LAYER met4 = 82 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22569.
Up-via summary (total 22569):

------------------------
 FR_MASTERSLICE        0
            li1    11462
           met1    11043
           met2       62
           met3        2
           met4        0
------------------------
                   22569


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 318 violations.
    elapsed time = 00:00:00, memory = 801.93 (MB).
    Completing 20% with 318 violations.
    elapsed time = 00:00:00, memory = 801.93 (MB).
    Completing 30% with 245 violations.
    elapsed time = 00:00:02, memory = 801.93 (MB).
    Completing 40% with 245 violations.
    elapsed time = 00:00:02, memory = 801.93 (MB).
    Completing 50% with 245 violations.
    elapsed time = 00:00:03, memory = 801.93 (MB).
    Completing 60% with 169 violations.
    elapsed time = 00:00:05, memory = 801.93 (MB).
    Completing 70% with 169 violations.
    elapsed time = 00:00:05, memory = 801.93 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:06, memory = 801.93 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:07, memory = 801.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 801.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:09, memory = 801.93 (MB), peak = 801.93 (MB)
Total wire length = 135127 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 71991 um.
Total wire length on LAYER met2 = 61719 um.
Total wire length on LAYER met3 = 1333 um.
Total wire length on LAYER met4 = 82 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22793.
Up-via summary (total 22793):

------------------------
 FR_MASTERSLICE        0
            li1    11462
           met1    11170
           met2      159
           met3        2
           met4        0
------------------------
                   22793


[INFO DRT-0198] Complete detail routing.
Total wire length = 135127 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 71991 um.
Total wire length on LAYER met2 = 61719 um.
Total wire length on LAYER met3 = 1333 um.
Total wire length on LAYER met4 = 82 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22793.
Up-via summary (total 22793):

------------------------
 FR_MASTERSLICE        0
            li1    11462
           met1    11170
           met2      159
           met3        2
           met4        0
------------------------
                   22793


[INFO DRT-0267] cpu time = 00:06:13, elapsed time = 00:01:01, memory = 801.93 (MB), peak = 801.93 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               498    1869.29
  Tap cell                               6651    8321.73
  Antenna cell                             69     172.67
  Clock buffer                              4      88.84
  Timing Repair Buffer                    276    1826.75
  Inverter                                 62     280.27
  Sequential cell                          16     425.41
  Multi-Input combinational cell         2916   21964.82
  Total                                 10492   34949.77
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-59-52/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-59-52/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-59-52/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-59-52/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-59-52/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
