// Seed: 2034642710
module module_0 (
    input wor id_0,
    output wire id_1,
    output wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9
);
  wire id_11;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output logic id_11
);
  initial begin : LABEL_0
    id_3 = #id_13 1;
    id_11 <= -1;
    id_13 <= id_10;
    disable id_14;
  end
  module_0 modCall_1 (
      id_10,
      id_8,
      id_8,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_8,
      id_0
  );
endmodule
