

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Tue Apr  8 14:32:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 13 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data = bitcast i64 %exp_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 14 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 15 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 16 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 17 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 18 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 19 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 20 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 21 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 22 'sub' 'e_frac_1' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 23 'select' 'e_frac_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i54 %e_frac_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 24 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (5.73ns)   --->   "%m_frac_l = mul i120 %sext_ln539, i120 51145234580810622639" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 25 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l, i32 119" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 26 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 27 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.94ns)   --->   "%m_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 28 'add' 'm_exp' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.94ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 29 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 30 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.33ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 31 'and' 'y_is_inf' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln378)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 32 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln378 = or i1 %y_is_0, i1 %y_is_NaN" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 33 'or' 'or_ln378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i120 %m_frac_l" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 34 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628_1)   --->   "%sext_ln539_2 = sext i120 %m_frac_l" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 35 'sext' 'sext_ln539_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 36 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.94ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 37 'sub' 'sub_ln545' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 38 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.43ns)   --->   "%select_ln545 = select i1 %tmp_3, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 39 'select' 'select_ln545' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 40 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 41 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.71ns)   --->   "%ashr_ln545 = ashr i131 %sext_ln539_1, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 42 'ashr' 'ashr_ln545' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.71ns)   --->   "%shl_ln545 = shl i131 %sext_ln539_1, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 43 'shl' 'shl_ln545' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i131 %ashr_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 44 'trunc' 'trunc_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i131 %shl_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 45 'trunc' 'trunc_ln545_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.46ns)   --->   "%m_fix_l = select i1 %tmp_3, i130 %trunc_ln545, i130 %trunc_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 46 'select' 'm_fix_l' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 47 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.72ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 48 'shl' 'shl_ln546' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.72ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 49 'ashr' 'ashr_ln546' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628_1)   --->   "%m_fix_back = select i1 %tmp_3, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 50 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 51 'sext' 'sext_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 52 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.71ns)   --->   "%shl_ln552 = shl i131 %sext_ln539_1, i131 %zext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 53 'shl' 'shl_ln552' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 54 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.43ns)   --->   "%select_ln553 = select i1 %tmp_4, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 55 'select' 'select_ln553' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 56 'sext' 'sext_ln553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 57 'zext' 'zext_ln553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.71ns)   --->   "%shl_ln553 = shl i131 %sext_ln539_1, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 58 'shl' 'shl_ln553' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.71ns)   --->   "%ashr_ln553 = ashr i131 %sext_ln539_1, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 59 'ashr' 'ashr_ln553' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_4, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 60 'select' 'select_ln553_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.46ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_3, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 61 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty = trunc i131 %m_fix_0_in_in_v_v" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i130 %empty" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 63 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 64 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 65 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 66 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 67 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (1.08ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 68 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.96ns)   --->   "%icmp_ln628 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 69 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.72ns) (out node of the LUT)   --->   "%icmp_ln628_1 = icmp_ne  i130 %sext_ln539_2, i130 %m_fix_back" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 70 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 71 [2/3] (1.08ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 71 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 72 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_5, i18 131072" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 74 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 75 'add' 'add_ln563' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 76 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 76 'add' 'add_ln563' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 77 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 78 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 79 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.03ns)   --->   "%icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 80 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.97ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 81 'add' 'add_ln563_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 82 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_6, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 83 'select' 'r_exp' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.98>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 84 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (5.98ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 85 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 86 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.75>
ST_8 : Operation 87 [1/1] (1.40ns)   --->   "%sub_ln574 = sub i59 %m_fix, i59 %m_fix_a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 87 'sub' 'sub_ln574' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 88 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 89 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 90 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln574" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 91 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 92 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 93 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 94 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (1.35ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 95 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 96 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 97 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (1.35ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 98 'load' 'f_Z3' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 6.98>
ST_9 : Operation 99 [1/2] ( I:1.35ns O:1.35ns )   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 99 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 100 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 101 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 102 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.21ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 103 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 104 'load' 'f_Z3' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 105 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 106 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 107 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (4.41ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 108 'mul' 'mul_ln258' <Predicate = true> <Delay = 4.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 109 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 110 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 111 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (1.35ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 112 'load' 'f_Z2' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 113 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 114 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (1.35ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 115 'load' 'exp_Z1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 116 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i20 %tmp_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 117 'zext' 'zext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.21ns)   --->   "%add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 118 'add' 'add_ln261' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i36 %add_ln261" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 119 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.24ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 120 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/2] ( I:1.35ns O:1.35ns )   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 121 'load' 'f_Z2' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 122 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 123 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 124 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 125 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (4.68ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 126 'mul' 'mul_ln277' <Predicate = true> <Delay = 4.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 127 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.21>
ST_11 : Operation 128 [1/2] ( I:1.35ns O:1.35ns )   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 128 'load' 'exp_Z1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_2, i2 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 129 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 130 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 131 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.25ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 132 'add' 'add_ln280' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 133 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (1.29ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 134 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 1.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 135 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 136 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 137 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 138 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (4.67ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 139 'mul' 'mul_ln616' <Predicate = true> <Delay = 4.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.49ns)   --->   "%select_ln378 = select i1 %y_is_0, i64 1, i64 nan" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 141 'select' 'select_ln378' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_1)   --->   "%xor_ln413 = xor i1 %es_sign, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 142 'xor' 'xor_ln413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%and_ln438 = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 143 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.38ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 144 'add' 'add_ln616' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 145 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i99 %mul_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 146 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln616_1 = add i107 %shl_ln1, i107 %zext_ln616_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 147 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 148 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.97ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 149 'add' 'r_exp_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.48ns)   --->   "%r_exp_2 = select i1 %tmp_8, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 150 'select' 'r_exp_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln628, i1 %icmp_ln628_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 151 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 152 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.74ns)   --->   "%icmp_ln628_2 = icmp_sgt  i3 %tmp_9, i3 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 153 'icmp' 'icmp_ln628_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 154 'or' 'or_ln628' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.49ns)   --->   "%select_ln629 = select i1 %tmp_10, i64 0, i64 inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 155 'select' 'select_ln629' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 156 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 157 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.40ns)   --->   "%out_sig = select i1 %tmp_8, i52 %tmp, i52 %tmp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 158 'select' 'out_sig' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 159 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.94ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 160 'add' 'out_exp' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%t = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp, i52 %out_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 161 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i63 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 162 'zext' 'zext_ln479' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %zext_ln479" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 163 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.33ns)   --->   "%xor_ln378 = xor i1 %or_ln378, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 164 'xor' 'xor_ln378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_1)   --->   "%and_ln431 = and i1 %xor_ln413, i1 %xor_ln378" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 165 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln431_1 = and i1 %and_ln431, i1 %y_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 166 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%xor_ln431 = xor i1 %y_is_inf, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 167 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%or_ln431 = or i1 %es_sign, i1 %xor_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 168 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%xor_ln438 = xor i1 %and_ln438, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 169 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%and_ln438_1 = and i1 %xor_ln378, i1 %xor_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 170 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln438_2 = and i1 %and_ln438_1, i1 %or_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 171 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.33ns)   --->   "%and_ln628_1 = and i1 %and_ln438_2, i1 %or_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 172 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 173 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.97ns)   --->   "%icmp_ln645 = icmp_sgt  i13 %r_exp_2, i13 7169" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 174 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 175 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 176 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %or_ln378, i1 %and_ln431_1, i1 %and_ln628_1, i1 %and_ln645_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 177 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.60ns)   --->   "%UnifiedRetVal = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.5double.double.i4, i4 8, i64 %select_ln378, i4 4, i64 inf, i4 2, i64 %select_ln629, i4 1, i64 %bitcast_ln497, i4 0, i64 0, i64 <undef>, i4 %sel_tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 178 'sparsemux' 'UnifiedRetVal' <Predicate = true> <Delay = 0.60> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %UnifiedRetVal" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 179 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.731ns
The critical path consists of the following:
	wire read operation ('exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) on port 'exp' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) [6]  (0.000 ns)
	'sub' operation 54 bit ('e_frac', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537) [25]  (1.320 ns)
	'select' operation 54 bit ('e_frac', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537) [26]  (0.411 ns)

 <State 2>: 5.736ns
The critical path consists of the following:
	'mul' operation 120 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [28]  (5.736 ns)

 <State 3>: 7.004ns
The critical path consists of the following:
	'add' operation 12 bit ('m_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306) [12]  (0.948 ns)
	'select' operation 12 bit ('select_ln545', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [34]  (0.431 ns)
	'ashr' operation 131 bit ('ashr_ln545', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [37]  (1.719 ns)
	'select' operation 130 bit ('m_fix_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [41]  (0.461 ns)
	'ashr' operation 130 bit ('ashr_ln546', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [44]  (1.720 ns)
	'select' operation 130 bit ('m_fix_back', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln628_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [134]  (1.725 ns)

 <State 4>: 1.088ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[66] ('mul_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [63]  (1.088 ns)

 <State 5>: 0.831ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[66] ('mul_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [63]  (0.000 ns)
	'add' operation 31 bit of DSP[66] ('add_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [66]  (0.831 ns)

 <State 6>: 2.360ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[66] ('add_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [66]  (0.831 ns)
	'icmp' operation 1 bit ('icmp_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [70]  (1.039 ns)
	'select' operation 13 bit ('select_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [72]  (0.000 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [73]  (0.490 ns)

 <State 7>: 5.983ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [75]  (5.983 ns)

 <State 8>: 2.754ns
The critical path consists of the following:
	'sub' operation 59 bit ('sub_ln574', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574) [77]  (1.402 ns)
	'getelementptr' operation 8 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [87]  (0.000 ns)
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [88]  (1.352 ns)

 <State 9>: 6.983ns
The critical path consists of the following:
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [88]  (1.352 ns)
	'add' operation 36 bit ('exp_Z4_m_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [92]  (1.215 ns)
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [100]  (4.416 ns)

 <State 10>: 7.146ns
The critical path consists of the following:
	'add' operation 36 bit ('add_ln261', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [103]  (1.219 ns)
	'add' operation 44 bit ('exp_Z2P_m_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [105]  (1.247 ns)
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [113]  (4.680 ns)

 <State 11>: 7.214ns
The critical path consists of the following:
	'add' operation 44 bit ('add_ln280', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [118]  (1.252 ns)
	'add' operation 52 bit ('exp_Z1P_m_1_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [120]  (1.293 ns)
	'mul' operation 99 bit ('mul_ln616', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [126]  (4.670 ns)

 <State 12>: 5.527ns
The critical path consists of the following:
	'add' operation 58 bit ('add_ln616', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [123]  (1.388 ns)
	'add' operation 107 bit ('add_ln616_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [129]  (1.636 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622) [132]  (0.490 ns)
	'icmp' operation 1 bit ('icmp_ln628_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [137]  (0.746 ns)
	'or' operation 1 bit ('or_ln628', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [138]  (0.331 ns)
	'and' operation 1 bit ('and_ln628_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [157]  (0.331 ns)
	'sparsemux' operation 64 bit ('UnifiedRetVal', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378) [163]  (0.605 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
