{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674151579298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674151579300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 15:06:19 2023 " "Processing started: Thu Jan 19 15:06:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674151579300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151579300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151579300 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151579771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674151579827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674151579827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "So_acess so_acess CPU.v(330) " "Verilog HDL Declaration information at CPU.v(330): object \"So_acess\" differs only in case from object \"so_acess\" in the same scope" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 330 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674151595982 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux CPU.v " "Entity \"Mux\" obtained from \"CPU.v\" instead of from Quartus Prime megafunction library" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1674151596039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 11 11 " "Found 11 design units, including 11 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "2 Somador_Padrao " "Found entity 2: Somador_Padrao" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "3 ULA " "Found entity 3: ULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mem_instr " "Found entity 4: Mem_instr" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mem_dados " "Found entity 5: Mem_dados" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "6 instru_out " "Found entity 6: instru_out" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux_IN " "Found entity 7: Mux_IN" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "8 aux " "Found entity 8: aux" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "9 Debounce " "Found entity 9: Debounce" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU " "Found entity 10: CPU" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath " "Found entity 11: datapath" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151596040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivFreq.v 1 1 " "Found 1 design units, including 1 entities, in source file DivFreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/DivFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151596138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extensores.v 3 3 " "Found 3 design units, including 3 entities, in source file Extensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Entrada " "Found entity 1: Extensor_Entrada" {  } { { "Extensores.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Extensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596349 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExtensorBit " "Found entity 2: ExtensorBit" {  } { { "Extensores.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Extensores.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596349 ""} { "Info" "ISGN_ENTITY_NAME" "3 Extensor_bitsB " "Found entity 3: Extensor_bitsB" {  } { { "Extensores.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Extensores.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151596349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151596349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Saidadata.v 4 4 " "Found 4 design units, including 4 entities, in source file Saidadata.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisaoCasas " "Found entity 1: DivisaoCasas" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597091 ""} { "Info" "ISGN_ENTITY_NAME" "2 Negativo " "Found entity 2: Negativo" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597091 ""} { "Info" "ISGN_ENTITY_NAME" "3 DecodBCD " "Found entity 3: DecodBCD" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597091 ""} { "Info" "ISGN_ENTITY_NAME" "4 SaidaDados " "Found entity 4: SaidaDados" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151597091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quantum.v 1 1 " "Found 1 design units, including 1 entities, in source file Quantum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quantum " "Found entity 1: Quantum" {  } { { "Quantum.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Quantum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151597162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registradores.v(28) " "Verilog HDL information at Registradores.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Registradores.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Registradores.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674151597233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151597233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SaidaDadosPC.v 4 4 " "Found 4 design units, including 4 entities, in source file SaidaDadosPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisaoCasasPC " "Found entity 1: DivisaoCasasPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597256 ""} { "Info" "ISGN_ENTITY_NAME" "2 NegativoPC " "Found entity 2: NegativoPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597256 ""} { "Info" "ISGN_ENTITY_NAME" "3 DecodBCDPC " "Found entity 3: DecodBCDPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597256 ""} { "Info" "ISGN_ENTITY_NAME" "4 SaidaDadosPC " "Found entity 4: SaidaDadosPC" {  } { { "SaidaDadosPC.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151597256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle " "Found entity 1: Unidade_controle" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151597289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151597289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sdes CPU.v(297) " "Verilog HDL Implicit Net warning at CPU.v(297): created implicit net for \"Sdes\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151597290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674151603574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:debounce " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:debounce\"" {  } { { "CPU.v" "debounce" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151604516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:freq " "Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:freq\"" {  } { { "CPU.v" "freq" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151604672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DivFreq.v(13) " "Verilog HDL assignment warning at DivFreq.v(13): truncated value with size 32 to match size of target (20)" {  } { { "DivFreq.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/DivFreq.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674151604794 "|CPU|DivFreq:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaDadosPC SaidaDadosPC:PCNum " "Elaborating entity \"SaidaDadosPC\" for hierarchy \"SaidaDadosPC:PCNum\"" {  } { { "CPU.v" "PCNum" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151604795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negativo SaidaDadosPC:PCNum\|Negativo:Negativo " "Elaborating entity \"Negativo\" for hierarchy \"SaidaDadosPC:PCNum\|Negativo:Negativo\"" {  } { { "SaidaDadosPC.v" "Negativo" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151604908 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Saidadata.v(39) " "Verilog HDL Always Construct warning at Saidadata.v(39): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674151605004 "|CPU|SaidaDados:SaidaData|Negativo:Negativo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisaoCasas SaidaDadosPC:PCNum\|DivisaoCasas:DivisaoCasas " "Elaborating entity \"DivisaoCasas\" for hierarchy \"SaidaDadosPC:PCNum\|DivisaoCasas:DivisaoCasas\"" {  } { { "SaidaDadosPC.v" "DivisaoCasas" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151605005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(18) " "Verilog HDL assignment warning at Saidadata.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674151605104 "|CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(16) " "Verilog HDL assignment warning at Saidadata.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674151605105 "|CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(14) " "Verilog HDL assignment warning at Saidadata.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674151605105 "|CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBCD SaidaDadosPC:PCNum\|DecodBCD:DecodBCD_Centena " "Elaborating entity \"DecodBCD\" for hierarchy \"SaidaDadosPC:PCNum\|DecodBCD:DecodBCD_Centena\"" {  } { { "SaidaDadosPC.v" "DecodBCD_Centena" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/SaidaDadosPC.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151605106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aux aux:auxiliar " "Elaborating entity \"aux\" for hierarchy \"aux:auxiliar\"" {  } { { "CPU.v" "auxiliar" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151605246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Entrada Extensor_Entrada:ExteIn " "Elaborating entity \"Extensor_Entrada\" for hierarchy \"Extensor_Entrada:ExteIn\"" {  } { { "CPU.v" "ExteIn" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151605400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaDados SaidaDados:SaidaData " "Elaborating entity \"SaidaDados\" for hierarchy \"SaidaDados:SaidaData\"" {  } { { "CPU.v" "SaidaData" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151605560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Saidadata.v(115) " "Verilog HDL assignment warning at Saidadata.v(115): truncated value with size 32 to match size of target (11)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/Saidadata.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674151605697 "|CPU|SaidaDados:SaidaData"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle Unidade_controle:UC " "Elaborating entity \"Unidade_controle\" for hierarchy \"Unidade_controle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151605700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "CPU.v" "data" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU.v(342) " "Verilog HDL assignment warning at CPU.v(342): truncated value with size 32 to match size of target (2)" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674151606244 "|CPU|datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_instr datapath:data\|Mem_instr:minst " "Elaborating entity \"Mem_instr\" for hierarchy \"datapath:data\|Mem_instr:minst\"" {  } { { "CPU.v" "minst" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606245 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "439 0 1023 CPU.v(114) " "Verilog HDL warning at CPU.v(114): number of words (439) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 114 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1674151606297 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 CPU.v(110) " "Net \"rom.data_a\" at CPU.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674151606297 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 CPU.v(110) " "Net \"rom.waddr_a\" at CPU.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674151606297 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 CPU.v(110) " "Net \"rom.we_a\" at CPU.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674151606297 "|CPU|datapath:data|Mem_instr:minst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores datapath:data\|Registradores:Regis " "Elaborating entity \"Registradores\" for hierarchy \"datapath:data\|Registradores:Regis\"" {  } { { "CPU.v" "Regis" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:data\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"datapath:data\|ULA:ula\"" {  } { { "CPU.v" "ula" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_dados datapath:data\|Mem_dados:md " "Elaborating entity \"Mem_dados\" for hierarchy \"datapath:data\|Mem_dados:md\"" {  } { { "CPU.v" "md" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_bitsB datapath:data\|Extensor_bitsB:dezesseis " "Elaborating entity \"Extensor_bitsB\" for hierarchy \"datapath:data\|Extensor_bitsB:dezesseis\"" {  } { { "CPU.v" "dezesseis" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorBit datapath:data\|ExtensorBit:vinteseis " "Elaborating entity \"ExtensorBit\" for hierarchy \"datapath:data\|ExtensorBit:vinteseis\"" {  } { { "CPU.v" "vinteseis" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151606968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux datapath:data\|Mux:muxexteout " "Elaborating entity \"Mux\" for hierarchy \"datapath:data\|Mux:muxexteout\"" {  } { { "CPU.v" "muxexteout" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151607183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quantum datapath:data\|Quantum:quantum " "Elaborating entity \"Quantum\" for hierarchy \"datapath:data\|Quantum:quantum\"" {  } { { "CPU.v" "quantum" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151607358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_out datapath:data\|instru_out:So_Flag " "Elaborating entity \"instru_out\" for hierarchy \"datapath:data\|instru_out:So_Flag\"" {  } { { "CPU.v" "So_Flag" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151607512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_IN datapath:data\|Mux_IN:muxinput " "Elaborating entity \"Mux_IN\" for hierarchy \"datapath:data\|Mux_IN:muxinput\"" {  } { { "CPU.v" "muxinput" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151607563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Padrao datapath:data\|Somador_Padrao:SumP " "Elaborating entity \"Somador_Padrao\" for hierarchy \"datapath:data\|Somador_Padrao:SumP\"" {  } { { "CPU.v" "SumP" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151607565 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608059 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608059 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608062 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608062 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608062 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608064 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608064 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608065 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608065 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 261 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674151608065 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1674151608065 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:data\|Mem_dados:md\|ram_rtl_0 " "Inferred dual-clock RAM node \"datapath:data\|Mem_dados:md\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674151620423 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:data\|Mem_instr:minst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:data\|Mem_instr:minst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:data\|Mem_dados:md\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:data\|Mem_dados:md\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674151625901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674151625901 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674151625901 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:data\|ULA:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:data\|ULA:ula\|Mult0\"" {  } { { "CPU.v" "Mult0" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674151625903 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data\|ULA:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data\|ULA:ula\|Div0\"" {  } { { "CPU.v" "Div0" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674151625903 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674151625903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151626354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626354 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674151626354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cs61 " "Found entity 1: altsyncram_cs61" {  } { { "db/altsyncram_cs61.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/altsyncram_cs61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151626460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151626460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151626494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674151626494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8d1 " "Found entity 1: altsyncram_g8d1" {  } { { "db/altsyncram_g8d1.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/altsyncram_g8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151626562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151626562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|ULA:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:data\|ULA:ula\|lpm_mult:Mult0\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151626634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|ULA:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:data\|ULA:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626634 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674151626634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151626706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151626706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|ULA:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:data\|ULA:ula\|lpm_divide:Div0\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151626761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|ULA:ula\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:data\|ULA:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674151626761 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674151626761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151626832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151626832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151626839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151626839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151626925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151626925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151627033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151627033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151627081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151627081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674151627088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151627088 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 59 -1 0 } } { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 352 0 0 } } { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674151627388 "|CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 59 -1 0 } } { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 352 0 0 } } { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674151627388 "|CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1674151627388 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1674151627388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674151628482 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1674151628573 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1674151628573 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1674151628573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[1\] VCC " "Pin \"Display4\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[2\] VCC " "Pin \"Display4\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[3\] VCC " "Pin \"Display4\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[4\] VCC " "Pin \"Display4\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[5\] VCC " "Pin \"Display4\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[6\] VCC " "Pin \"Display4\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[1\] VCC " "Pin \"Display4PC\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[2\] VCC " "Pin \"Display4PC\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[3\] VCC " "Pin \"Display4PC\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[4\] VCC " "Pin \"Display4PC\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[5\] VCC " "Pin \"Display4PC\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4PC\[6\] VCC " "Pin \"Display4PC\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|Display4PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[1\] GND " "Pin \"so_acess\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[2\] GND " "Pin \"so_acess\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[3\] GND " "Pin \"so_acess\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[4\] GND " "Pin \"so_acess\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[5\] GND " "Pin \"so_acess\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[6\] GND " "Pin \"so_acess\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[7\] GND " "Pin \"so_acess\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[8\] GND " "Pin \"so_acess\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[9\] GND " "Pin \"so_acess\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[10\] GND " "Pin \"so_acess\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[11\] GND " "Pin \"so_acess\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[12\] GND " "Pin \"so_acess\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[13\] GND " "Pin \"so_acess\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[14\] GND " "Pin \"so_acess\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[15\] GND " "Pin \"so_acess\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[16\] GND " "Pin \"so_acess\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[17\] GND " "Pin \"so_acess\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[18\] GND " "Pin \"so_acess\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[19\] GND " "Pin \"so_acess\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[20\] GND " "Pin \"so_acess\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[21\] GND " "Pin \"so_acess\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[22\] GND " "Pin \"so_acess\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[23\] GND " "Pin \"so_acess\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[24\] GND " "Pin \"so_acess\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[25\] GND " "Pin \"so_acess\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[26\] GND " "Pin \"so_acess\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[27\] GND " "Pin \"so_acess\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[28\] GND " "Pin \"so_acess\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[29\] GND " "Pin \"so_acess\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[30\] GND " "Pin \"so_acess\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "so_acess\[31\] GND " "Pin \"so_acess\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674151631738 "|CPU|so_acess[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674151631738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674151632241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leoenne/Downloads/Laboratorio_SO_1/output_files/CPU.map.smsg " "Generated suppressed messages file /home/leoenne/Downloads/Laboratorio_SO_1/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151639832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674151640593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674151640593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674151641903 "|CPU|enter"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674151641903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8974 " "Implemented 8974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674151641912 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674151641912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8703 " "Implemented 8703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674151641912 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674151641912 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674151641912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674151641912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674151641950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 15:07:21 2023 " "Processing ended: Thu Jan 19 15:07:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674151641950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674151641950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674151641950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674151641950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674151644270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674151644270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 15:07:22 2023 " "Processing started: Thu Jan 19 15:07:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674151644270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674151644270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674151644271 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674151645271 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1674151645272 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1674151645272 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1674151645496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1674151645519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674151645519 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674151645577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674151645741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674151645741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674151646551 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1674151646551 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1674151646586 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1674151646635 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674151647281 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1674151647281 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 13398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674151647364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 13400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674151647364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 13402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674151647364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 13404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674151647364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 13406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674151647364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1674151647364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674151647396 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1674151649573 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 201 " "No exact pin location assignment(s) for 128 pins of 201 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1674151651013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk1~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674151652255 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 13393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674151652255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:data\|reduz\[1\]  " "Automatically promoted node datapath:data\|reduz\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674151652255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:data\|reduz\[1\]~0 " "Destination node datapath:data\|reduz\[1\]~0" {  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 341 -1 0 } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 11714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674151652255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1674151652255 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/CPU.v" 341 -1 0 } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674151652255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivFreq:freq\|OUT  " "Automatically promoted node DivFreq:freq\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674151652255 ""}  } { { "DivFreq.v" "" { Text "/home/leoenne/Downloads/Laboratorio_SO_1/DivFreq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 0 { 0 ""} 0 2816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674151652255 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_TDC_IS_OFF" "" "Can't perform netlist optimizations when timing-driven compilation is turned off" {  } {  } 0 128006 "Can't perform netlist optimizations when timing-driven compilation is turned off" 0 0 "Fitter" 0 -1 1674151652474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674151652581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674151652599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674151652676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674151652702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674151652731 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_OFF" "" "Fitter will not automatically pack the  registers into I/Os." {  } {  } 0 176222 "Fitter will not automatically pack the  registers into I/Os." 0 0 "Fitter" 0 -1 1674151652731 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674151652763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674151652918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1674151652935 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674151652935 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 0 128 0 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 0 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1674151653011 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1674151653011 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1674151653011 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 40 31 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 40 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1674151653014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1674151653014 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1674151653014 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674151655441 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1674151655572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674151659917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674151662852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674151662940 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674151669848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674151669848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674151669889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/leoenne/Downloads/Laboratorio_SO_1/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1674151678528 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674151678528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1674151687115 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1674151687115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674151687115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674151687118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674151687462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674151687485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674151689599 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1674151689878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1674151689879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1674151690056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674151690059 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1674151690061 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674151690497 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leoenne/Downloads/Laboratorio_SO_1/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/leoenne/Downloads/Laboratorio_SO_1/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674151694283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1393 " "Peak virtual memory: 1393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674151695368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 15:08:15 2023 " "Processing ended: Thu Jan 19 15:08:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674151695368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674151695368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674151695368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674151695368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674151698270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674151698271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 15:08:18 2023 " "Processing started: Thu Jan 19 15:08:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674151698271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674151698271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674151698271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1674151698743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1674151702896 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674151703067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674151703541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 15:08:23 2023 " "Processing ended: Thu Jan 19 15:08:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674151703541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674151703541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674151703541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674151703541 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674151703991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674151705025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674151705026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 15:08:24 2023 " "Processing started: Thu Jan 19 15:08:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674151705026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674151705026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674151705026 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674151705093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674151705367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674151705367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151705469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151705469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674151705622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674151708256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1674151709065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151709066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:data\|reduz\[1\] datapath:data\|reduz\[1\] " "create_clock -period 1.000 -name datapath:data\|reduz\[1\] datapath:data\|reduz\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1674151709114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivFreq:freq\|OUT DivFreq:freq\|OUT " "create_clock -period 1.000 -name DivFreq:freq\|OUT DivFreq:freq\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1674151709114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1 clk1 " "create_clock -period 1.000 -name clk1 clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1674151709114 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674151709114 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1674151709186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674151709187 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674151709190 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674151709202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674151720745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674151720745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -192.214 " "Worst-case setup slack is -192.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -192.214           -6475.325 DivFreq:freq\|OUT  " " -192.214           -6475.325 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -188.475         -389609.867 datapath:data\|reduz\[1\]  " " -188.475         -389609.867 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794             -29.105 clk1  " "   -2.794             -29.105 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151720746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.085 " "Worst-case hold slack is -3.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085              -3.085 DivFreq:freq\|OUT  " "   -3.085              -3.085 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 clk1  " "    0.427               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 datapath:data\|reduz\[1\]  " "    0.692               0.000 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151720904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674151720906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674151720907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.985 clk1  " "   -3.000             -29.985 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -2799.413 datapath:data\|reduz\[1\]  " "   -2.693           -2799.413 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -78.877 DivFreq:freq\|OUT  " "   -2.693             -78.877 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151720911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151720911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674151758127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674151758184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674151760237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674151760655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674151760929 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674151760929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -174.894 " "Worst-case setup slack is -174.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151760932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151760932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -174.894           -5889.882 DivFreq:freq\|OUT  " " -174.894           -5889.882 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151760932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -171.507         -354511.734 datapath:data\|reduz\[1\]  " " -171.507         -354511.734 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151760932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.480             -23.954 clk1  " "   -2.480             -23.954 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151760932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151760932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.797 " "Worst-case hold slack is -2.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797              -2.797 DivFreq:freq\|OUT  " "   -2.797              -2.797 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk1  " "    0.386               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 datapath:data\|reduz\[1\]  " "    0.654               0.000 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151761098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674151761102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674151761105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.985 clk1  " "   -3.000             -29.985 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -2798.709 datapath:data\|reduz\[1\]  " "   -2.649           -2798.709 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -78.701 DivFreq:freq\|OUT  " "   -2.649             -78.701 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151761109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151761109 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674151798522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674151798627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674151800682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674151801110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674151801288 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674151801288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -96.038 " "Worst-case setup slack is -96.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -96.038           -3228.027 DivFreq:freq\|OUT  " "  -96.038           -3228.027 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -94.013         -194419.775 datapath:data\|reduz\[1\]  " "  -94.013         -194419.775 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -4.470 clk1  " "   -0.944              -4.470 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151801293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.630 " "Worst-case hold slack is -1.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630              -1.630 DivFreq:freq\|OUT  " "   -1.630              -1.630 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk1  " "    0.192               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 datapath:data\|reduz\[1\]  " "    0.303               0.000 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151801455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674151801460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674151801465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.292 clk1  " "   -3.000             -25.292 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2161.000 datapath:data\|reduz\[1\]  " "   -1.000           -2161.000 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 DivFreq:freq\|OUT  " "   -1.000             -57.000 DivFreq:freq\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674151801471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674151801471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674151842741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674151845156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674151845787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 15:10:45 2023 " "Processing ended: Thu Jan 19 15:10:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674151845787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674151845787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674151845787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674151845787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1674151847252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674151847253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 15:10:47 2023 " "Processing started: Thu Jan 19 15:10:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674151847253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674151847253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674151847254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1674151847821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo /home/leoenne/Downloads/Laboratorio_SO_1/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"/home/leoenne/Downloads/Laboratorio_SO_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674151850148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674151850260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 15:10:50 2023 " "Processing ended: Thu Jan 19 15:10:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674151850260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674151850260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674151850260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674151850260 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674151850508 ""}
