# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 21:57:11  November 09, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		processing_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix III"
set_global_assignment -name DEVICE EP3SL150F1152C2
set_global_assignment -name TOP_LEVEL_ENTITY processing
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:57:10  NOVEMBER 09, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 1152
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 2
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH tb.sv -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME tb.sv -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME dut -section_id tb.sv
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb -section_id tb.sv
set_global_assignment -name EDA_TEST_BENCH_FILE tb.sv -section_id tb.sv
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS ON -section_id eda_simulation
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING ON -section_id eda_simulation
set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION ALL_NODES -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_DESIGN_INSTANCE_NAME dut -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name POWER_USE_INPUT_FILES ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE 12.5%
set_global_assignment -name POWER_INPUT_FILE_NAME simulation/modelsim/processing.vcd -section_id processing.vcd
set_instance_assignment -name POWER_READ_INPUT_FILE processing.vcd -to processing
set_global_assignment -name POWER_VCD_FILE_START_TIME "311 us" -section_id processing.vcd
set_global_assignment -name POWER_VCD_FILE_END_TIME "426 us" -section_id processing.vcd
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA OFF
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name SEED 1
set_global_assignment -name FITTER_EFFORT "AUTO FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
set_global_assignment -name VERILOG_FILE ../../components/demosaic_acpi_G_interploation_240p.v
set_global_assignment -name VERILOG_FILE ../../components/params.v
set_global_assignment -name VERILOG_FILE ../../components/ycclut.v
set_global_assignment -name MIF_FILE ../../components/ycclut.mif
set_global_assignment -name VERILOG_FILE ../../components/filter_shift_reg_7tap_240p.v
set_global_assignment -name VERILOG_FILE ../../components/demosaic_neighbor_shift_reg_240p.v
set_global_assignment -name VERILOG_FILE ../../components/filter_shift_reg_7tap.v
set_global_assignment -name VERILOG_FILE ../../components/demosaic_neighbor_shift_reg.v
set_global_assignment -name VERILOG_FILE ../../components/multAdd_4_16x16.v
set_global_assignment -name VERILOG_FILE ../../components/mult_1_16x16.v
set_global_assignment -name VERILOG_FILE ../../components/multAdd_4_18x18.v
set_global_assignment -name VERILOG_FILE ../../components/filter_shift_reg.v
set_global_assignment -name VERILOG_FILE ../../components/conveng.v
set_global_assignment -name VERILOG_FILE ../../components/gamma.v
set_global_assignment -name VERILOG_FILE ../../components/convolution.v
set_global_assignment -name VERILOG_FILE ../../components/filter.v
set_global_assignment -name VERILOG_FILE ../../components/matrixmult.v
set_global_assignment -name VERILOG_FILE ../../components/demosaic.v
set_global_assignment -name VERILOG_FILE processing.v
set_global_assignment -name SYSTEMVERILOG_FILE tb.sv
set_global_assignment -name SDC_FILE processing.sdc
set_global_assignment -name QIP_FILE ../../components/demosaic_acpi_G_interploation_240p.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE demosaic_acpi_RB_interploation_240p.qip
set_global_assignment -name QIP_FILE ../../components/demosaic_acpi_RB_interploation_240p.qip