Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,421
design__instance__area,4840.82
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002123706362908706
power__switching__total,0.00020000612130388618
power__leakage__total,0.000001520328396509285
power__total,0.00041389709804207087
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25270483643139224
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2501693367716201
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10378750930228144
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.426297897936973
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103788
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.609999
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2564507290224186
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25024316660484575
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5966090568222152
timing__setup__ws__corner:nom_slow_1p08V_125C,12.562852447248028
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596609
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.028067
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25417357826778336
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2501607325429359
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2856630013392621
timing__setup__ws__corner:nom_typ_1p20V_25C,13.753336636617
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285663
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.025940
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25270483643139224
clock__skew__worst_setup,0.2501607325429359
timing__hold__ws,0.10378750930228144
timing__setup__ws,12.562852447248028
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103788
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.028067
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,421
design__instance__area__stdcell,4840.82
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.167262
design__instance__utilization__stdcell,0.167262
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,9
design__instance__area__class:inverter,56.2464
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,754.79
design__instance__count__class:multi_input_combinational_cell,327
design__instance__area__class:multi_input_combinational_cell,3271.36
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,64
design__instance__area__class:timing_repair_buffer,713.059
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10132.5
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,13
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,456
route__net__special,2
route__drc_errors__iter:0,417
route__wirelength__iter:0,11975
route__drc_errors__iter:1,180
route__wirelength__iter:1,11816
route__drc_errors__iter:2,237
route__wirelength__iter:2,11893
route__drc_errors__iter:3,66
route__wirelength__iter:3,11721
route__drc_errors__iter:4,0
route__wirelength__iter:4,11677
route__drc_errors,0
route__wirelength,11677
route__vias,2972
route__vias__singlecut,2972
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,192.205
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000181137
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000195475
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000440547
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000195475
design_powergrid__voltage__worst,0.0000195475
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000195475
design_powergrid__drop__worst__net:VPWR,0.0000181137
design_powergrid__voltage__worst__net:VGND,0.0000195475
design_powergrid__drop__worst__net:VGND,0.0000195475
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000048899999999999997681303549879050507342981291003525257110595703125
ir__drop__worst,0.0000180999999999999994985781792689039093602332286536693572998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
