// Seed: 2141597646
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  generate
    begin
      initial id_2 = id_2;
    end
    begin
      logic id_3;
      logic id_4;
      logic id_5;
      assign id_5 = id_2;
      type_11 id_6 (
          1,
          1,
          1 === 1
      );
      assign id_3 = 1 ^ 1;
      logic id_7;
    end
  endgenerate
endmodule
