{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624364116989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624364116991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 14:15:16 2021 " "Processing started: Tue Jun 22 14:15:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624364116991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624364116991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624364116992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624364117340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117510 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117528 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117534 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_id_router_002 " "Found entity 2: nios_mm_interconnect_0_id_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios_mm_interconnect_0_id_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117536 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_id_router " "Found entity 2: nios_mm_interconnect_0_id_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117538 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_addr_router_001 " "Found entity 2: nios_mm_interconnect_0_addr_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1624364117539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios_mm_interconnect_0_addr_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117540 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_addr_router " "Found entity 2: nios_mm_interconnect_0_addr_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/PWM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-structure " "Found design unit 1: PWM-structure" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117999 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364117999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364117999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/pwm_avalon_bus.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/pwm_avalon_bus.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_avalon_bus-behavior " "Found design unit 1: pwm_avalon_bus-behavior" {  } { { "nios/synthesis/submodules/pwm_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/pwm_avalon_bus.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118000 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_avalon_bus " "Found entity 1: pwm_avalon_bus" {  } { { "nios/synthesis/submodules/pwm_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/pwm_avalon_bus.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/FDIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/FDIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDIV-a " "Found design unit 1: FDIV-a" {  } { { "nios/synthesis/submodules/FDIV.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/FDIV.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118001 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "nios/synthesis/submodules/FDIV.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/FDIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-timesone " "Found design unit 1: encoder-timesone" {  } { { "nios/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118003 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "nios/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/encoder_avalon_bus.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/encoder_avalon_bus.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_avalon_bus-behavior " "Found design unit 1: encoder_avalon_bus-behavior" {  } { { "nios/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder_avalon_bus.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118004 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_avalon_bus " "Found entity 1: encoder_avalon_bus" {  } { { "nios/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder_avalon_bus.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_0_tx " "Found entity 1: nios_uart_0_tx" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118008 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_uart_0_rx_stimulus_source " "Found entity 2: nios_uart_0_rx_stimulus_source" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118008 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_uart_0_rx " "Found entity 3: nios_uart_0_rx" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118008 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_uart_0_regs " "Found entity 4: nios_uart_0_regs" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118008 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_uart_0 " "Found entity 5: nios_uart_0" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_timer_0 " "Found entity 1: nios_timer_0" {  } { { "nios/synthesis/submodules/nios_timer_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "nios/synthesis/submodules/nios_sysid_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118014 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118014 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118014 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118014 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_mult_cell " "Found entity 1: nios_nios2_qsys_0_mult_cell" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364118035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364118035 ""}
{ "Warning" "WCPT_LICENSE_HAS_EXPIRED" "Nios II Processor (6AF7_00A2) 2009.04 " "License for core Nios II Processor (6AF7_00A2), version 2009.04 is expired" {  } {  } 0 292015 "License for core %1!s!, version %2!s! is expired" 0 0 "Quartus II" 0 -1 1624364118218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 23 23 " "Found 23 design units, including 23 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_ic_data_module " "Found entity 1: nios_nios2_qsys_0_ic_data_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_ic_tag_module " "Found entity 2: nios_nios2_qsys_0_ic_tag_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_register_bank_a_module " "Found entity 3: nios_nios2_qsys_0_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_register_bank_b_module " "Found entity 4: nios_nios2_qsys_0_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 5: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 6: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_nios2_ocimem " "Found entity 7: nios_nios2_qsys_0_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 8: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_break " "Found entity 9: nios_nios2_qsys_0_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 10: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 11: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 12: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 13: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 14: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 18: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 19: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci_im " "Found entity 20: nios_nios2_qsys_0_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 21: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_nios2_qsys_0_nios2_oci " "Found entity 22: nios_nios2_qsys_0_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_nios2_qsys_0 " "Found entity 23: nios_nios2_qsys_0" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setup_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 setup_control " "Found entity 1: setup_control" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119174 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1798) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1798): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1624364119200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1800) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1800): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1624364119200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1956) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1956): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1624364119201 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2780) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2780): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1624364119206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "setup_control " "Elaborating entity \"setup_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624364119371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:inst " "Elaborating entity \"nios\" for hierarchy \"nios:inst\"" {  } { { "setup_control.bdf" "inst" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 128 600 1016 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_nios2_qsys_0\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios/synthesis/nios.v" "nios2_qsys_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_test_bench nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench " "Elaborating entity \"nios_nios2_qsys_0_test_bench\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_test_bench" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ic_data_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data " "Elaborating entity \"nios_nios2_qsys_0_ic_data_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ic_data" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 5771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ic_tag_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag " "Elaborating entity \"nios_nios2_qsys_0_ic_tag_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ic_tag" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 5837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9eh1 " "Found entity 1: altsyncram_9eh1" {  } { { "db/altsyncram_9eh1.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_9eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9eh1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9eh1:auto_generated " "Elaborating entity \"altsyncram_9eh1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_a_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_a" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7h1 " "Found entity 1: altsyncram_e7h1" {  } { { "db/altsyncram_e7h1.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_e7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7h1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated " "Elaborating entity \"altsyncram_e7h1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_b_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_b" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7h1 " "Found entity 1: altsyncram_f7h1" {  } { { "db/altsyncram_f7h1.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_f7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364119935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364119935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7h1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f7h1:auto_generated " "Elaborating entity \"altsyncram_f7h1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_mult_cell nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell " "Elaborating entity \"nios_nios2_qsys_0_mult_cell\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_mult_cell" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364119972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364120050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364120050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120090 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1624364120099 "|setup_control|nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364120513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364120513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120528 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1624364120538 "|setup_control|nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_debug nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_debug" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_ocimem nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_ocimem" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ociram_sp_ram_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ociram_sp_ram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et81 " "Found entity 1: altsyncram_et81" {  } { { "db/altsyncram_et81.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_et81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364120970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364120970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et81 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_et81:auto_generated " "Elaborating entity \"altsyncram_et81\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_et81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_avalon_reg nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_avalon_reg" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_break nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_break" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_xbrk nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_xbrk" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dbrk nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dbrk" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364120997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_itrace nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dtrace nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dtrace" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_td_mode nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_oci_test_bench nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_oci_test_bench" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_pib nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_pib" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_im nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_im" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_wrapper nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_tck nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_tck" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_sysclk nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_nios2_qsys_0_jtag_debug_module_phy" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:inst\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.v" "onchip_memory2_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121181 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624364121181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpc1 " "Found entity 1: altsyncram_mpc1" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_mpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpc1 nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mpc1:auto_generated " "Elaborating entity \"altsyncram_mpc1\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:inst\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "nios/synthesis/nios.v" "jtag_uart_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "wfifo" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121670 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624364121670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364121957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364121957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364121959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364122024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364122024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:inst\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364122186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:inst\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122186 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624364122186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0 nios:inst\|nios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_sysid_qsys_0\" for hierarchy \"nios:inst\|nios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios/synthesis/nios.v" "sysid_qsys_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_timer_0 nios:inst\|nios_timer_0:timer_0 " "Elaborating entity \"nios_timer_0\" for hierarchy \"nios:inst\|nios_timer_0:timer_0\"" {  } { { "nios/synthesis/nios.v" "timer_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_0 nios:inst\|nios_uart_0:uart_0 " "Elaborating entity \"nios_uart_0\" for hierarchy \"nios:inst\|nios_uart_0:uart_0\"" {  } { { "nios/synthesis/nios.v" "uart_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_0_tx nios:inst\|nios_uart_0:uart_0\|nios_uart_0_tx:the_nios_uart_0_tx " "Elaborating entity \"nios_uart_0_tx\" for hierarchy \"nios:inst\|nios_uart_0:uart_0\|nios_uart_0_tx:the_nios_uart_0_tx\"" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "the_nios_uart_0_tx" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_0_rx nios:inst\|nios_uart_0:uart_0\|nios_uart_0_rx:the_nios_uart_0_rx " "Elaborating entity \"nios_uart_0_rx\" for hierarchy \"nios:inst\|nios_uart_0:uart_0\|nios_uart_0_rx:the_nios_uart_0_rx\"" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "the_nios_uart_0_rx" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_0_rx_stimulus_source nios:inst\|nios_uart_0:uart_0\|nios_uart_0_rx:the_nios_uart_0_rx\|nios_uart_0_rx_stimulus_source:the_nios_uart_0_rx_stimulus_source " "Elaborating entity \"nios_uart_0_rx_stimulus_source\" for hierarchy \"nios:inst\|nios_uart_0:uart_0\|nios_uart_0_rx:the_nios_uart_0_rx\|nios_uart_0_rx_stimulus_source:the_nios_uart_0_rx_stimulus_source\"" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "the_nios_uart_0_rx_stimulus_source" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_0_regs nios:inst\|nios_uart_0:uart_0\|nios_uart_0_regs:the_nios_uart_0_regs " "Elaborating entity \"nios_uart_0_regs\" for hierarchy \"nios:inst\|nios_uart_0:uart_0\|nios_uart_0_regs:the_nios_uart_0_regs\"" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "the_nios_uart_0_regs" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_avalon_bus nios:inst\|encoder_avalon_bus:esl_encoder_0 " "Elaborating entity \"encoder_avalon_bus\" for hierarchy \"nios:inst\|encoder_avalon_bus:esl_encoder_0\"" {  } { { "nios/synthesis/nios.v" "esl_encoder_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "encoder nios:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip A:timesone " "Elaborating entity \"encoder\" using architecture \"A:timesone\" for hierarchy \"nios:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\"" {  } { { "nios/synthesis/submodules/encoder_avalon_bus.vhdl" "my_ip" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder_avalon_bus.vhdl" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_avalon_bus nios:inst\|pwm_avalon_bus:esl_pwm_0 " "Elaborating entity \"pwm_avalon_bus\" for hierarchy \"nios:inst\|pwm_avalon_bus:esl_pwm_0\"" {  } { { "nios/synthesis/nios.v" "esl_pwm_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122220 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slave_readdata pwm_avalon_bus.vhdl(19) " "VHDL Signal Declaration warning at pwm_avalon_bus.vhdl(19): used implicit default value for signal \"slave_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/submodules/pwm_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/pwm_avalon_bus.vhdl" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1624364122221 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FDIV nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm A:a " "Elaborating entity \"FDIV\" using architecture \"A:a\" for hierarchy \"nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\"" {  } { { "nios/synthesis/submodules/pwm_avalon_bus.vhdl" "fdiv_pwm" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/pwm_avalon_bus.vhdl" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PWM nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen A:structure " "Elaborating entity \"PWM\" using architecture \"A:structure\" for hierarchy \"nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\"" {  } { { "nios/synthesis/submodules/pwm_avalon_bus.vhdl" "pwm_gen" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/pwm_avalon_bus.vhdl" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_encoder_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_encoder_0_s0_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "esl_encoder_0_s0_translator" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios_mm_interconnect_0_addr_router\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "addr_router" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router_default_decode nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router\|nios_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router\|nios_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router_001 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios_mm_interconnect_0_addr_router_001\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router_001_default_decode nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001\|nios_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001\|nios_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios_mm_interconnect_0_id_router\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "id_router" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router_default_decode nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router\|nios_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router\|nios_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router_002 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios_mm_interconnect_0_id_router_002\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "id_router_002" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router_002_default_decode nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002\|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002\|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "limiter" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_demux nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_demux_001 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_mux nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_mux_002 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_demux nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_demux_002 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_mux nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364122998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_mux_001 nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:inst\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:inst\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:inst\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:inst\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364123026 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1624364125257 "|setup_control|nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|Add8\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "Add8" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364130682 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364130682 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364130682 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1624364130682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6529 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364130722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130723 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6529 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624364130723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364130778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364130778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130804 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624364130804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364130860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364130860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624364130870 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624364130870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624364130928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624364130928 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1624364132042 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1624364132042 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1624364132192 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1624364132192 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1624364132192 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1624364132192 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1624364132193 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1624364132215 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PWM0A " "Inserted always-enabled tri-state buffer between \"PWM0A\" and its non-tri-state driver." {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 568 376 552 584 "PWM0A" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1624364132384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PWM0B " "Inserted always-enabled tri-state buffer between \"PWM0B\" and its non-tri-state driver." {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 584 376 552 600 "PWM0B" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1624364132384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PWM1A " "Inserted always-enabled tri-state buffer between \"PWM1A\" and its non-tri-state driver." {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 640 376 552 656 "PWM1A" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1624364132384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PWM1B " "Inserted always-enabled tri-state buffer between \"PWM1B\" and its non-tri-state driver." {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 656 376 552 672 "PWM1B" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1624364132384 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1624364132384 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PWM0A " "Fan-out of permanently enabled tri-state buffer feeding bidir \"PWM0A\" is moved to its source" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 568 376 552 584 "PWM0A" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1624364132392 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PWM0B " "Fan-out of permanently enabled tri-state buffer feeding bidir \"PWM0B\" is moved to its source" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 584 376 552 600 "PWM0B" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1624364132392 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PWM1A " "Fan-out of permanently enabled tri-state buffer feeding bidir \"PWM1A\" is moved to its source" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 640 376 552 656 "PWM1A" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1624364132392 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PWM1B " "Fan-out of permanently enabled tri-state buffer feeding bidir \"PWM1B\" is moved to its source" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 656 376 552 672 "PWM1B" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1624364132392 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1624364132392 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 44 -1 0 } } { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 60 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 348 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4522 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4827 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_jtag_uart_0.v" 393 -1 0 } } { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 42 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4565 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 752 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4859 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6285 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/nios_uart_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_uart_0.v" 43 -1 0 } } { "nios/synthesis/submodules/nios_timer_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_timer_0.v" 166 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4818 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1624364132410 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1624364132411 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PWM0A~synth " "Node \"PWM0A~synth\"" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 568 376 552 584 "PWM0A" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364134219 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PWM0B~synth " "Node \"PWM0B~synth\"" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 584 376 552 600 "PWM0B" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364134219 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PWM1A~synth " "Node \"PWM1A~synth\"" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 640 376 552 656 "PWM1A" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364134219 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PWM1B~synth " "Node \"PWM1B~synth\"" {  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 656 376 552 672 "PWM1B" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364134219 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1624364134219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364134807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624364137671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364138033 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1624364138260 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1624364138260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624364138374 "|setup_control|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624364138374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364138553 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl22/git/ESL_lab/opd_14/DE0/output_files/setup_control.map.smsg " "Generated suppressed messages file /home/esl22/git/ESL_lab/opd_14/DE0/output_files/setup_control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1624364139076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624364140413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624364140413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3783 " "Implemented 3783 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624364141299 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624364141299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1624364141299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3570 " "Implemented 3570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624364141299 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1624364141299 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1624364141299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624364141299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624364141360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 14:15:41 2021 " "Processing ended: Tue Jun 22 14:15:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624364141360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624364141360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624364141360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624364141360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624364143898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624364143899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 14:15:42 2021 " "Processing started: Tue Jun 22 14:15:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624364143899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624364143899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624364143900 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624364143938 ""}
{ "Info" "0" "" "Project  = setup_control" {  } {  } 0 0 "Project  = setup_control" 0 0 "Fitter" 0 0 1624364143939 ""}
{ "Info" "0" "" "Revision = setup_control" {  } {  } 0 0 "Revision = setup_control" 0 0 "Fitter" 0 0 1624364143939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1624364144158 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "setup_control EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"setup_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624364144268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624364144336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624364144337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624364144337 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624364144724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624364145138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624364145138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624364145138 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624364145138 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 11374 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624364145157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 11376 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624364145157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 11378 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624364145157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 11380 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624364145157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 11382 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624364145157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624364145157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624364145162 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624364145207 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364147331 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1624364147331 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624364147448 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624364147467 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624364147529 "|setup_control|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624364147529 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_0|FDIV:fdiv_pwm|iclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1624364147529 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_1|FDIV:fdiv_pwm|iclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364147589 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364147589 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364147589 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1624364147589 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624364147590 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1624364147590 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624364147590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148065 ""}  } { { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 192 344 512 208 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 11357 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148065 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 10671 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 10917 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1624364148065 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 10755 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148066 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 10777 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk  " "Automatically promoted node nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk~0 " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk~0" {  } { { "nios/synthesis/submodules/FDIV.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/FDIV.vhd" 22 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_0|FDIV:fdiv_pwm|iclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 7550 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1624364148066 ""}  } { { "nios/synthesis/submodules/FDIV.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/FDIV.vhd" 22 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_0|FDIV:fdiv_pwm|iclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 803 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk  " "Automatically promoted node nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk~0 " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk~0" {  } { { "nios/synthesis/submodules/FDIV.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/FDIV.vhd" 22 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_1|FDIV:fdiv_pwm|iclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 7552 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1624364148067 ""}  } { { "nios/synthesis/submodules/FDIV.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/FDIV.vhd" 22 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_1|FDIV:fdiv_pwm|iclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 4296 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 2229 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1624364148067 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|nios_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 4511 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\|C " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\|C" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 9 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_0|PWM:pwm_gen|C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 797 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|PWM:pwm_gen\|C " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_1\|PWM:pwm_gen\|C" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 9 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_1|PWM:pwm_gen|C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 4284 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 5169 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|nios_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 4511 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\|INA~0 " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\|INA~0" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 7 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_0|PWM:pwm_gen|INA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 5482 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\|INB~0 " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_0\|PWM:pwm_gen\|INB~0" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 8 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_0|PWM:pwm_gen|INB~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 5483 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|PWM:pwm_gen\|INA~0 " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_1\|PWM:pwm_gen\|INA~0" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 7 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_1|PWM:pwm_gen|INA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 5484 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|PWM:pwm_gen\|INB~0 " "Destination node nios:inst\|pwm_avalon_bus:esl_pwm_1\|PWM:pwm_gen\|INB~0" {  } { { "nios/synthesis/submodules/PWM.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/PWM.vhd" 8 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|pwm_avalon_bus:esl_pwm_1|PWM:pwm_gen|INB~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 5485 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|encoder_avalon_bus:esl_encoder_0\|slave_readdata\[9\]~2 " "Destination node nios:inst\|encoder_avalon_bus:esl_encoder_0\|slave_readdata\[9\]~2" {  } { { "nios/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder_avalon_bus.vhdl" 46 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|encoder_avalon_bus:esl_encoder_0|slave_readdata[9]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 6588 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst\|encoder_avalon_bus:esl_encoder_1\|encoder:my_ip\|old_a " "Destination node nios:inst\|encoder_avalon_bus:esl_encoder_1\|encoder:my_ip\|old_a" {  } { { "nios/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/encoder.vhdl" 30 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|encoder_avalon_bus:esl_encoder_1|encoder:my_ip|old_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 4308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624364148068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1624364148068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1624364148068 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 499 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624364148068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624364149483 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624364149510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624364149512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624364149530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624364149549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624364149561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624364150817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1624364150832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1624364150832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1624364150832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1624364150832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624364150832 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624364151225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624364153252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624364154747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624364154811 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624364156749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624364156749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624364158329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1624364161439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624364161439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624364162472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1624364162474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1624364162474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624364162474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1624364162682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624364162791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624364163816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624364163902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624364164962 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624364166622 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWM0A 3.3-V LVTTL A5 " "Pin PWM0A uses I/O standard 3.3-V LVTTL at A5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM0A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM0A" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 568 376 552 584 "PWM0A" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM0A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWM0B 3.3-V LVTTL B6 " "Pin PWM0B uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM0B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM0B" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 584 376 552 600 "PWM0B" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM0B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWM1A 3.3-V LVTTL D5 " "Pin PWM1A uses I/O standard 3.3-V LVTTL at D5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM1A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1A" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 640 376 552 656 "PWM1A" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWM1B 3.3-V LVTTL A6 " "Pin PWM1B uses I/O standard 3.3-V LVTTL at A6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM1B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1B" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 656 376 552 672 "PWM1B" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 192 344 512 208 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC1B 3.3-V LVTTL E9 " "Pin ENC1B uses I/O standard 3.3-V LVTTL at E9" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC1B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC1B" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 448 368 536 464 "ENC1B" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC1A 3.3-V LVTTL F8 " "Pin ENC1A uses I/O standard 3.3-V LVTTL at F8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC1A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC1A" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 408 368 536 424 "ENC1A" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC0B 3.3-V LVTTL F9 " "Pin ENC0B uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC0B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC0B" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 368 368 536 384 "ENC0B" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC0B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC0A 3.3-V LVTTL E8 " "Pin ENC0A uses I/O standard 3.3-V LVTTL at E8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC0A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC0A" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 328 368 536 344 "ENC0A" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC0A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL J15 " "Pin RESET uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { RESET } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 232 344 512 248 "RESET" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Urx 3.3-V LVTTL N15 " "Pin Urx uses I/O standard 3.3-V LVTTL at N15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { Urx } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Urx" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 272 344 512 288 "Urx" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Urx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 415 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1624364167679 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1624364167679 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PWM0A a permanently enabled " "Pin PWM0A has a permanently enabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM0A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM0A" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 568 376 552 584 "PWM0A" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM0A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1624364167680 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PWM0B a permanently enabled " "Pin PWM0B has a permanently enabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM0B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM0B" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 584 376 552 600 "PWM0B" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM0B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1624364167680 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PWM1A a permanently enabled " "Pin PWM1A has a permanently enabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM1A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1A" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 640 376 552 656 "PWM1A" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1624364167680 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PWM1B a permanently enabled " "Pin PWM1B has a permanently enabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { PWM1B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1B" } } } } { "setup_control.bdf" "" { Schematic "/home/esl22/git/ESL_lab/opd_14/DE0/setup_control.bdf" { { 656 376 552 672 "PWM1B" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_14/DE0/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1624364167680 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1624364167680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl22/git/ESL_lab/opd_14/DE0/output_files/setup_control.fit.smsg " "Generated suppressed messages file /home/esl22/git/ESL_lab/opd_14/DE0/output_files/setup_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624364168321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624364169808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 14:16:09 2021 " "Processing ended: Tue Jun 22 14:16:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624364169808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624364169808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624364169808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624364169808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624364172548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624364172550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 14:16:12 2021 " "Processing started: Tue Jun 22 14:16:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624364172550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624364172550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624364172551 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624364174587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624364174630 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1624364174630 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1624364174771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624364175239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 14:16:15 2021 " "Processing ended: Tue Jun 22 14:16:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624364175239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624364175239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624364175239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624364175239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624364175403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624364177779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624364177780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 14:16:17 2021 " "Processing started: Tue Jun 22 14:16:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624364177780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624364177780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta setup_control -c setup_control " "Command: quartus_sta setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624364177780 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1624364177823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624364178183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1624364178190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1624364178264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1624364178264 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1624364178999 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1624364178999 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1624364179092 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1624364179109 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364179141 "|setup_control|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364179141 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_0|FDIV:fdiv_pwm|iclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364179141 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_1|FDIV:fdiv_pwm|iclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364179369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364179369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364179369 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1624364179369 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1624364179370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1624364179391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.489 " "Worst-case setup slack is 45.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.489               0.000 altera_reserved_tck  " "   45.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364179415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364179420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.685 " "Worst-case recovery slack is 47.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.685               0.000 altera_reserved_tck  " "   47.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364179422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.230 " "Worst-case removal slack is 1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 altera_reserved_tck  " "    1.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364179424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.629 " "Worst-case minimum pulse width slack is 49.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 altera_reserved_tck  " "   49.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364179426 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.473 ns " "Worst Case Available Settling Time: 197.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364179530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1624364179536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1624364179590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1624364180879 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364181258 "|setup_control|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364181258 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_0|FDIV:fdiv_pwm|iclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364181258 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_1|FDIV:fdiv_pwm|iclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364181270 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364181270 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364181270 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1624364181270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.003 " "Worst-case setup slack is 46.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.003               0.000 altera_reserved_tck  " "   46.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.952 " "Worst-case recovery slack is 47.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.952               0.000 altera_reserved_tck  " "   47.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.115 " "Worst-case removal slack is 1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 altera_reserved_tck  " "    1.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.606 " "Worst-case minimum pulse width slack is 49.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.606               0.000 altera_reserved_tck  " "   49.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181301 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.749 ns " "Worst Case Available Settling Time: 197.749 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181386 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1624364181393 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364181774 "|setup_control|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_0\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364181774 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_0|FDIV:fdiv_pwm|iclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk " "Node: nios:inst\|pwm_avalon_bus:esl_pwm_1\|FDIV:fdiv_pwm\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1624364181774 "|setup_control|nios:inst|pwm_avalon_bus:esl_pwm_1|FDIV:fdiv_pwm|iclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364181787 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364181787 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1624364181787 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1624364181787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.563 " "Worst-case setup slack is 47.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.563               0.000 altera_reserved_tck  " "   47.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.834 " "Worst-case recovery slack is 48.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.834               0.000 altera_reserved_tck  " "   48.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.670 " "Worst-case removal slack is 0.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 altera_reserved_tck  " "    0.670               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.484 " "Worst-case minimum pulse width slack is 49.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624364181818 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.623 ns " "Worst Case Available Settling Time: 198.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1624364181919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624364182381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624364182381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624364182554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 14:16:22 2021 " "Processing ended: Tue Jun 22 14:16:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624364182554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624364182554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624364182554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624364182554 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624364182830 ""}
