
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>Directives &#8212; sphinx-vhdl  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css" />
    <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Roles" href="roles_detailed.html" />
    <link rel="prev" title="sphinx-vhdl" href="index.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="directives">
<span id="id1"></span><h1>Directives<a class="headerlink" href="#directives" title="Permalink to this heading">¶</a></h1>
<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-entity">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:entity::</span></span><a class="headerlink" href="#directive-vhdl-entity" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting individual entities. Individual ports and generics
should be specified under <a class="reference internal" href="#directive-vhdl-ports" title="vhdl:ports directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:ports</span></code></a> or
<a class="reference internal" href="#directive-vhdl-generics" title="vhdl:generics directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:generics</span></code></a>, respectively.</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:entity</span><span class="p">::</span> EntityName

    Entity description and full-text documentation

<span class="p">    ..</span> <span class="ow">vhdl:generics</span><span class="p">::</span> EntityName

        FREQ: natural := 5

<span class="p">    ..</span> <span class="ow">vhdl:ports</span><span class="p">::</span> EntityName

        CLK : in 1
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-enum">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:enum::</span></span><a class="headerlink" href="#directive-vhdl-enum" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting enumeration defined types. Individual enum values can
be defined using <a class="reference internal" href="#directive-vhdl-enumval" title="vhdl:enumval directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:enumVal</span></code></a>.</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:enum</span><span class="p">::</span> YourTypeName

    Your type fulltext description.

<span class="p">    ..</span> <span class="ow">vhdl:enumval</span><span class="p">::</span> YourTypeFirstPossibleValue

        Your first possible value fulltext documentation

<span class="p">    ..</span> <span class="ow">vhdl:enumval</span><span class="p">::</span> YourTypeSecondPossibleValue
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-enumval">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:enumval::</span></span><a class="headerlink" href="#directive-vhdl-enumval" title="Permalink to this definition">¶</a></dt>
<dd><p>Describes a single possible enumeration type value. Should only appear in
<a class="reference internal" href="#directive-vhdl-enum" title="vhdl:enum directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:enum</span></code></a></p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-function">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:function::</span></span><a class="headerlink" href="#directive-vhdl-function" title="Permalink to this definition">¶</a></dt>
<dd><p>Describes a pure function. Has two required space-separated arguments - the
name of the function and the return type.</p>
<p>Parameters of the function should be documented using
<a class="reference internal" href="#directive-vhdl-parameters" title="vhdl:parameters directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:parameters</span></code></a></p>
<p>Example:</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:function</span><span class="p">::</span> log2 integer

    Calculates the base 2 logarithm of the parameter

<span class="p">    ..</span> <span class="ow">vhdl:parameters</span><span class="p">::</span> n : in integer/std_logic_vector(31 downto 0)

        The number to calculate the logarithm of
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-generics">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:generics::</span></span><a class="headerlink" href="#directive-vhdl-generics" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting the generic constants of an entity. Has one required
argument; the name of the entity being documented, and uses a custom syntax
for description of the individual constants.</p>
<p>Individual constant are described in the content of the directive; where
lines aligned to the left offset define the constants and lines offset from
those are detailed descriptions of the constants above, supporting all the
standard REStructured Text formatting and directives. Constant definitions
then take on the form <code class="docutils literal notranslate"><span class="pre">constantName</span> <span class="pre">:</span> <span class="pre">constantType</span> <span class="pre">:=</span> <span class="pre">defaultValue</span></code>,
where all the fields are mandatory and whitespace may be arbitrary.</p>
<p>The types and description may contain full ReST syntax.</p>
<p>Example</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:generics</span><span class="p">::</span> UART_RX

    WORD_SIZE:natural:=8
        The machine word here is 8 bits. Used for <span class="na">:vhdl:portsignal:</span><span class="nv">`DOUT`</span>.


        It just is.
    DWORD_SIZE   : <span class="na">:vhdl:type:</span><span class="nv">`YourAwesomeType`</span> := 16


    QWORD_SIZE : float     := 32.0
        Because why sink when you can float?
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-constants">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:constants::</span></span><a class="headerlink" href="#directive-vhdl-constants" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting the constants. Has one required argument: the name of the
documented architecture.</p>
<p>Example</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:constants</span><span class="p">::</span> UART_RX

    MEM_ADDR_WIDTH : <span class="na">:vhdl:type:</span><span class="nv">`natural`</span> := log2(ITEMS);
        Address width of memory
    ADDR_WIDTH     : <span class="na">:vhdl:type:</span><span class="nv">`natural`</span> := MEM_ADDR_WIDTH+1;
        Address width
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-package">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:package::</span></span><a class="headerlink" href="#directive-vhdl-package" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting VHDL packages.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-parameters">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:parameters::</span></span><a class="headerlink" href="#directive-vhdl-parameters" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting the parameters of a subprogram (
<a class="reference internal" href="#directive-vhdl-function" title="vhdl:function directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:function</span></code></a> or <code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:procedure</span></code> ). Has one required
argument; the name of the subprogram being documented, and uses a custom
syntax for descriptions of the individual parameters.</p>
<p>Individual parameters are described in the content of the directive; where
lines aligned to the left offset define the parameter names and lines
offset from those are detailed descriptions of the parameters above,
supporting all the standard reStructuredText formatting and directives.
Parameter definitions then take on the form
<code class="docutils literal notranslate"><span class="pre">parameterName</span> <span class="pre">:</span> <span class="pre">mode</span> <span class="pre">type</span></code>, where whitespace can be arbitrary.</p>
<p>The type and description may contain full ReST syntax.</p>
<p>Example</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:ports</span><span class="p">::</span> UART_RX

    CLK:in std_logic
        Receiver clock at 8 times the frequency of the input signal
    RST      :  in std_logic
        Reset signal

        Pull to high for at least one clock cycle before using this
        entity
    DIN      : in std_logic
        Data input line

    DOUT     : out std_logic_vector( <span class="na">:vhdl:genconstant:</span><span class="nv">`WORD_SIZE &lt;UART_RX.WORD_SIZE&gt;`</span> - 1 downto 0)
        The received data will be written here
    DOUT_VLD : out std_logic
        When high, denotes the <span class="na">:vhdl:portsignal:</span><span class="nv">`UART_RX.DOUT`</span> being valid
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-ports">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:ports::</span></span><a class="headerlink" href="#directive-vhdl-ports" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting the ports of an entity. Has one required argument;
the name of the entity being documented, and uses a custom syntax for
descriptions of the individual ports.</p>
<p>Individual ports are described in the content of the directive; where lines
aligned to the left offset define the ports and lines offset from those are
detailed descriptions of the ports above, supporting all the standard
REStructured text formatting and directives. Port definitions then take on
the form <code class="docutils literal notranslate"><span class="pre">portName</span> <span class="pre">:</span> <span class="pre">mode</span> <span class="pre">sig_width</span></code>, where whitespace can be arbitrary.</p>
<p>Data width signifies the width of the <code class="docutils literal notranslate"><span class="pre">std_logic_vector</span></code> on the port.</p>
<p>The signal width and description may contain full ReST syntax.</p>
<p>Cumulative description of a whole group of ports is also possible, by the
means of a <code class="docutils literal notranslate"><span class="pre">SPHINXGRP</span> <span class="pre">groupname</span></code> definition in place of a port definition</p>
<p>Example</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:ports</span><span class="p">::</span> UART_RX

    CLK:in 1
        Receiver clock at 8 times the frequency of the input signal
    RST      :  in 1
        Reset signal

        Pull to high for at least one clock cycle before using this
        entity
    DIN      : in 1
        Data input line
    SPHINXGRP output
        The following two ports are used in conjunction as the output
        of the receiver
    DOUT     : out <span class="na">:vhdl:genconstant:</span><span class="nv">`WORD_SIZE &lt;UART_RX.WORD_SIZE&gt;`</span>
        The received data will be written here
    DOUT_VLD : out 1
        When high, denotes the <span class="na">:vhdl:portsignal:</span><span class="nv">`UART_RX.DOUT`</span> being valid
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-record">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:record::</span></span><a class="headerlink" href="#directive-vhdl-record" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting record-defined types. Individual fields of the type
can be documented using <a class="reference internal" href="#directive-vhdl-recordelem" title="vhdl:recordelem directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:recordelem</span></code></a>.</p>
<div class="highlight-rst notranslate"><div class="highlight"><pre><span></span><span class="p">..</span> <span class="ow">vhdl:record</span><span class="p">::</span> PACKET_DATA

    Describes the data associated with each packet

<span class="p">    ..</span> <span class="ow">vhdl:recordelem</span><span class="p">::</span> SOURCE_IP : <span class="na">:vhdl:type:</span><span class="nv">`IP`</span>

        The IP address of the packet sender

<span class="p">    ..</span> <span class="ow">vhdl:recordelem</span><span class="p">::</span> ARRIVED_AT : TIME

        The time when the packet was received.
</pre></div>
</div>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-recordelem">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:recordelem::</span></span><a class="headerlink" href="#directive-vhdl-recordelem" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting individual fields of a <a class="reference internal" href="#directive-vhdl-record" title="vhdl:record directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:record</span></code></a>. The
argument of this directive should take on the form of
<code class="docutils literal notranslate"><span class="pre">fieldName</span> <span class="pre">:</span> <span class="pre">fieldType</span></code>, where <code class="docutils literal notranslate"><span class="pre">fieldType</span></code> can contain arbitrary sphinx
syntax.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-type">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:type::</span></span><a class="headerlink" href="#directive-vhdl-type" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for documenting types other than record- and enumeration-defined ones.</p>
<p>For enumeration-defined types, please use <a class="reference internal" href="#directive-vhdl-enum" title="vhdl:enum directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:enum</span></code></a>. For record
defined types, please use <a class="reference internal" href="#directive-vhdl-record" title="vhdl:record directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:record</span></code></a>.</p>
<p>The argument of this directive should take on the form
<code class="docutils literal notranslate"><span class="pre">typeName</span> <span class="pre">:</span> <span class="pre">type</span> <span class="pre">signature</span></code>; where <code class="docutils literal notranslate"><span class="pre">type</span> <span class="pre">signature</span></code> may contain
arbitrary sphinx formatting.</p>
</dd></dl>

<section id="auto-directives">
<h2>Auto- Directives<a class="headerlink" href="#auto-directives" title="Permalink to this heading">¶</a></h2>
<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autoentity">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autoentity::</span></span><a class="headerlink" href="#directive-vhdl-autoentity" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for an entity. Has one required
argument, the  name of the entity. For the automatic generation to work,
the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration option must be set to
point to a valid directory containing VHDL sources describing this entity.
See <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instructions on how the source code
must be set up.</p>
<dl class="rst directive:option">
<dt class="sig sig-object rst" id="directive-option-vhdl-autoentity-noautogenerics">
<span class="sig-name descname"><span class="pre">:noautogenerics:</span></span><a class="headerlink" href="#directive-option-vhdl-autoentity-noautogenerics" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate a <a class="reference internal" href="#directive-vhdl-autogenerics" title="vhdl:autogenerics directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:autogenerics</span></code></a> directive as part of
generating the automatic documentation for the entity.</p>
</dd></dl>

<dl class="rst directive:option">
<dt class="sig sig-object rst" id="directive-option-vhdl-autoentity-noautoports">
<span class="sig-name descname"><span class="pre">:noautoports:</span></span><a class="headerlink" href="#directive-option-vhdl-autoentity-noautoports" title="Permalink to this definition">¶</a></dt>
<dd><p>Do not generate a <a class="reference internal" href="#directive-vhdl-autoentity" title="vhdl:autoentity directive"><code class="xref rst rst-dir docutils literal notranslate"><span class="pre">vhdl:autoentity</span></code></a> directive as part of
generating the automatic documentation for the entity.</p>
</dd></dl>

</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autoenum">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autoenum::</span></span><a class="headerlink" href="#directive-vhdl-autoenum" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for an enumeration defined type.
Has one required argument, the name of the type. For the automatic
generation to work, the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration
option must be set to point to a valid directory containing VHDL sources
describing this entity. See <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instructions
on how the source code must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autofunction">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autofunction::</span></span><a class="headerlink" href="#directive-vhdl-autofunction" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for a pure function.
Has one required argument, the name of the type. For the automatic
generation to work, the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration
option must be set to point to a valid directory containing VHDL sources
describing this entity. See <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instructions
on how the source code must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autogenerics">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autogenerics::</span></span><a class="headerlink" href="#directive-vhdl-autogenerics" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for an entity’s generics. Has one
required argument, the name of the entity whose generics to document. For
the automatic generation to work, the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a>
configuration option must be set to point to a valid directory containing
VHDL sources describing the target entity.  See  <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for
further instruction on how the source must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autoconstants">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autoconstants::</span></span><a class="headerlink" href="#directive-vhdl-autoconstants" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates documentation for an architecture’s constants.
Has one required argument, the name of the architecture whose constants
are to be documented. For the automatic generation to work, the
<a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration option must be set to
point to a valid directory containing VHDL sources describing the target
entity.  See  <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instruction on how the
source must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autopackage">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autopackage::</span></span><a class="headerlink" href="#directive-vhdl-autopackage" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for a package. Has one required
argument, the name of the package to document. For the automatic generation
to work, the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration option must
be set to point to a valid directory containing VHDL sources defining the
target package. See <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instructions on how
the source must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autoports">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autoports::</span></span><a class="headerlink" href="#directive-vhdl-autoports" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for an entity’s ports. Has one
required argument, the name of the entity whose ports to document. For the
automatic generation to work, the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a>
configuration option must be set to point to a valid directory containing
VHDL sources describing the target entity. See <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for
further instruction on how the source must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autorecord">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autorecord::</span></span><a class="headerlink" href="#directive-vhdl-autorecord" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for a record-defined type. Has one
required argument, the name of the type to document. For the automatic
generation to work, the <a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration
option must be set to point to a valid directory containing VHDL sources
describing the type. See <a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instructions on
how the source must be set up.</p>
</dd></dl>

<dl class="rst directive">
<dt class="sig sig-object rst" id="directive-vhdl-autotype">
<span class="sig-name descname"><span class="pre">..</span> <span class="pre">vhdl:autotype::</span></span><a class="headerlink" href="#directive-vhdl-autotype" title="Permalink to this definition">¶</a></dt>
<dd><p>Automatically generates a documentation for a type other than enumeration-
record-defined one. Has one required argument, the name of the type to
document. For the automatic generation to work, the
<a class="reference internal" href="config.html#vhdl_autodoc_source_path" title="vhdl_autodoc_source_path"><code class="xref py py-attr docutils literal notranslate"><span class="pre">vhdl_autodoc_source_path</span></code></a> configuration option must be set to
point to a valid directory containing VHDL sources describing the type. See
<a class="reference internal" href="autodoc.html#autodoc-usage"><span class="std std-ref">Autodoc Usage</span></a> for further instructions on how the sources must be
set up.</p>
</dd></dl>

</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">sphinx-vhdl</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Directives</a></li>
<li class="toctree-l1"><a class="reference internal" href="roles_detailed.html">Roles</a></li>
<li class="toctree-l1"><a class="reference internal" href="config.html">Configuration options</a></li>
<li class="toctree-l1"><a class="reference internal" href="autodoc.html">Autodoc Usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="example_built.html">Example Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="group_example_built.html">Group example Documentation</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="index.html" title="previous chapter">sphinx-vhdl</a></li>
      <li>Next: <a href="roles_detailed.html" title="next chapter">Roles</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2021, Cesnet z.s.p.o..
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.3.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/directives_detailed.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>