\hypertarget{structFSMC__NANDInitTypeDef}{
\section{FSMC\_\-NANDInitTypeDef Struct Reference}
\label{structFSMC__NANDInitTypeDef}\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
}


FSMC NAND Init structure definition.  




{\ttfamily \#include $<$stm32f10x\_\-fsmc.h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_a60d3ead2188e1dbdf06810e952b3ce0f}{FSMC\_\-Bank}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_ab350e15014c4a9f4b2c2f2848f11eeca}{FSMC\_\-Waitfeature}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_ab4a4f56aab3150d8fb02aaf092db0235}{FSMC\_\-MemoryDataWidth}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_a58d0510c0ce0ae3d1e3863bf8f571377}{FSMC\_\-ECC}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_a7ed6a25710ba724a7a8f90af60130cf6}{FSMC\_\-ECCPageSize}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_a633c7be46a1d281916b9f2e34fa3d36a}{FSMC\_\-TCLRSetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NANDInitTypeDef_a014c1b8977b454ac15654d93dbb7dff9}{FSMC\_\-TARSetupTime}
\item 
\hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef}{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef} $\ast$ \hyperlink{structFSMC__NANDInitTypeDef_a7ab117a15e780c02fcad5d844e71c425}{FSMC\_\-CommonSpaceTimingStruct}
\item 
\hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef}{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef} $\ast$ \hyperlink{structFSMC__NANDInitTypeDef_a2a33bd855240dba37e507f223dbca062}{FSMC\_\-AttributeSpaceTimingStruct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
FSMC NAND Init structure definition. 

\subsection{Member Data Documentation}
\hypertarget{structFSMC__NANDInitTypeDef_a2a33bd855240dba37e507f223dbca062}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-AttributeSpaceTimingStruct@{FSMC\_\-AttributeSpaceTimingStruct}}
\index{FSMC\_\-AttributeSpaceTimingStruct@{FSMC\_\-AttributeSpaceTimingStruct}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-AttributeSpaceTimingStruct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}$\ast$ {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-AttributeSpaceTimingStruct}}}
\label{structFSMC__NANDInitTypeDef_a2a33bd855240dba37e507f223dbca062}
FSMC Attribute Space Timing \hypertarget{structFSMC__NANDInitTypeDef_a60d3ead2188e1dbdf06810e952b3ce0f}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-Bank@{FSMC\_\-Bank}}
\index{FSMC\_\-Bank@{FSMC\_\-Bank}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-Bank}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-Bank}}}
\label{structFSMC__NANDInitTypeDef_a60d3ead2188e1dbdf06810e952b3ce0f}
Specifies the NAND memory bank that will be used. This parameter can be a value of \hyperlink{group__FSMC__NAND__Bank}{FSMC\_\-NAND\_\-Bank} \hypertarget{structFSMC__NANDInitTypeDef_a7ab117a15e780c02fcad5d844e71c425}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-CommonSpaceTimingStruct@{FSMC\_\-CommonSpaceTimingStruct}}
\index{FSMC\_\-CommonSpaceTimingStruct@{FSMC\_\-CommonSpaceTimingStruct}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-CommonSpaceTimingStruct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}$\ast$ {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-CommonSpaceTimingStruct}}}
\label{structFSMC__NANDInitTypeDef_a7ab117a15e780c02fcad5d844e71c425}
FSMC Common Space Timing \hypertarget{structFSMC__NANDInitTypeDef_a58d0510c0ce0ae3d1e3863bf8f571377}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-ECC@{FSMC\_\-ECC}}
\index{FSMC\_\-ECC@{FSMC\_\-ECC}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-ECC}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-ECC}}}
\label{structFSMC__NANDInitTypeDef_a58d0510c0ce0ae3d1e3863bf8f571377}
Enables or disables the ECC computation. This parameter can be any value of \hyperlink{group__FSMC__ECC}{FSMC\_\-ECC} \hypertarget{structFSMC__NANDInitTypeDef_a7ed6a25710ba724a7a8f90af60130cf6}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-ECCPageSize@{FSMC\_\-ECCPageSize}}
\index{FSMC\_\-ECCPageSize@{FSMC\_\-ECCPageSize}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-ECCPageSize}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-ECCPageSize}}}
\label{structFSMC__NANDInitTypeDef_a7ed6a25710ba724a7a8f90af60130cf6}
Defines the page size for the extended ECC. This parameter can be any value of \hyperlink{group__FSMC__ECC__Page__Size}{FSMC\_\-ECC\_\-Page\_\-Size} \hypertarget{structFSMC__NANDInitTypeDef_ab4a4f56aab3150d8fb02aaf092db0235}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-MemoryDataWidth@{FSMC\_\-MemoryDataWidth}}
\index{FSMC\_\-MemoryDataWidth@{FSMC\_\-MemoryDataWidth}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-MemoryDataWidth}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-MemoryDataWidth}}}
\label{structFSMC__NANDInitTypeDef_ab4a4f56aab3150d8fb02aaf092db0235}
Specifies the external memory device width. This parameter can be any value of \hyperlink{group__FSMC__Data__Width}{FSMC\_\-Data\_\-Width} \hypertarget{structFSMC__NANDInitTypeDef_a014c1b8977b454ac15654d93dbb7dff9}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-TARSetupTime@{FSMC\_\-TARSetupTime}}
\index{FSMC\_\-TARSetupTime@{FSMC\_\-TARSetupTime}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-TARSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-TARSetupTime}}}
\label{structFSMC__NANDInitTypeDef_a014c1b8977b454ac15654d93dbb7dff9}
Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between 0x0 and 0xFF \hypertarget{structFSMC__NANDInitTypeDef_a633c7be46a1d281916b9f2e34fa3d36a}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-TCLRSetupTime@{FSMC\_\-TCLRSetupTime}}
\index{FSMC\_\-TCLRSetupTime@{FSMC\_\-TCLRSetupTime}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-TCLRSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-TCLRSetupTime}}}
\label{structFSMC__NANDInitTypeDef_a633c7be46a1d281916b9f2e34fa3d36a}
Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between 0 and 0xFF. \hypertarget{structFSMC__NANDInitTypeDef_ab350e15014c4a9f4b2c2f2848f11eeca}{
\index{FSMC\_\-NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}!FSMC\_\-Waitfeature@{FSMC\_\-Waitfeature}}
\index{FSMC\_\-Waitfeature@{FSMC\_\-Waitfeature}!FSMC_NANDInitTypeDef@{FSMC\_\-NANDInitTypeDef}}
\subsubsection[{FSMC\_\-Waitfeature}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NANDInitTypeDef::FSMC\_\-Waitfeature}}}
\label{structFSMC__NANDInitTypeDef_ab350e15014c4a9f4b2c2f2848f11eeca}
Enables or disables the Wait feature for the NAND Memory Bank. This parameter can be any value of \hyperlink{group__FSMC__Wait__feature}{FSMC\_\-Wait\_\-feature} 

The documentation for this struct was generated from the following file:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\_\-fsmc.h}\end{DoxyCompactItemize}
