$date
	Tue Feb  7 09:33:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module READ_FSM_tb $end
$var wire 32 ! PC_out [31:0] $end
$var wire 32 " I_out [31:0] $end
$var wire 32 # IR_out [31:0] $end
$var wire 32 $ B_out [31:0] $end
$var wire 32 % A_out [31:0] $end
$var reg 32 & IR [31:0] $end
$var reg 32 ' PC [31:0] $end
$var reg 5 ( WB_address [4:0] $end
$var reg 32 ) WB_data [31:0] $end
$var reg 1 * clk $end
$var reg 5 + rd [4:0] $end
$var reg 5 , rs1 [4:0] $end
$var reg 5 - rs2 [4:0] $end
$var integer 32 . a [31:0] $end
$var integer 32 / b [31:0] $end
$var integer 32 0 file_handle [31:0] $end
$var integer 32 1 r [31:0] $end
$scope module fsm_dut $end
$var wire 32 2 IR [31:0] $end
$var wire 32 3 PC [31:0] $end
$var wire 5 4 WB_address [4:0] $end
$var wire 32 5 WB_data [31:0] $end
$var wire 1 * clk $end
$var wire 1 6 rst $end
$var wire 1 7 write_en $end
$var wire 32 8 PC_out [31:0] $end
$var wire 32 9 I_out [31:0] $end
$var wire 32 : I_int [31:0] $end
$var wire 32 ; IR_out [31:0] $end
$var wire 32 < B_out [31:0] $end
$var wire 32 = B_int [31:0] $end
$var wire 32 > A_out [31:0] $end
$var wire 32 ? A_int [31:0] $end
$var reg 5 @ A_address [4:0] $end
$var reg 5 A B_address [4:0] $end
$var reg 3 B I_func [2:0] $end
$var reg 20 C Imm [19:0] $end
$scope module A_reg_mem $end
$var wire 1 * clk $end
$var wire 1 D enable $end
$var wire 32 E data_in [31:0] $end
$var reg 32 F data_out [31:0] $end
$upscope $end
$scope module B_reg_mem $end
$var wire 1 * clk $end
$var wire 1 G enable $end
$var wire 32 H data_in [31:0] $end
$var reg 32 I data_out [31:0] $end
$upscope $end
$scope module IR_reg_mem $end
$var wire 1 * clk $end
$var wire 32 J data_in [31:0] $end
$var wire 1 K enable $end
$var reg 32 L data_out [31:0] $end
$upscope $end
$scope module I_extender $end
$var wire 3 M func [2:0] $end
$var wire 20 N imm_in [19:0] $end
$var reg 32 O imm_out [31:0] $end
$upscope $end
$scope module I_reg_mem $end
$var wire 1 * clk $end
$var wire 32 P data_in [31:0] $end
$var wire 1 Q enable $end
$var reg 32 R data_out [31:0] $end
$upscope $end
$scope module PC_reg_mem $end
$var wire 1 * clk $end
$var wire 32 S data_in [31:0] $end
$var wire 1 T enable $end
$var reg 32 U data_out [31:0] $end
$upscope $end
$scope module registers $end
$var wire 1 * clk $end
$var wire 5 V read_addr_A [4:0] $end
$var wire 5 W read_addr_B [4:0] $end
$var wire 1 6 rst $end
$var wire 5 X write_addr [4:0] $end
$var wire 32 Y write_data [31:0] $end
$var wire 1 7 write_en $end
$var wire 32 Z read_data_B [31:0] $end
$var wire 32 [ read_data_A [31:0] $end
$upscope $end
$upscope $end
$scope task reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx [
bx Z
b0 Y
b0 X
bx W
bx V
bx U
1T
b1 S
bx R
1Q
bx P
bx O
bx N
bx M
bx L
1K
bx J
bx I
bx H
1G
bx F
bx E
1D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
17
z6
b0 5
b0 4
b1 3
bx 2
b0 1
b10 0
bx /
bx .
bx -
bx ,
bx +
0*
b0 )
b0 (
b1 '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b10 !
b10 8
b10 U
b1 )
b1 5
b1 Y
b1 (
b1 4
b1 X
b10 '
b10 3
b10 S
b1 1
1*
#20
0*
#30
b10 )
b10 5
b10 Y
b10 (
b10 4
b10 X
b11 '
b11 3
b11 S
b10 1
1*
#40
0*
#50
b100 !
b100 8
b100 U
b11 )
b11 5
b11 Y
b11 (
b11 4
b11 X
b100 '
b100 3
b100 S
b11 1
1*
#60
0*
#70
b100 )
b100 5
b100 Y
b100 (
b100 4
b100 X
b101 '
b101 3
b101 S
b100 1
1*
#80
0*
#90
b110 !
b110 8
b110 U
b101 )
b101 5
b101 Y
b101 (
b101 4
b101 X
b110 '
b110 3
b110 S
b101 1
1*
#100
0*
#110
b110 )
b110 5
b110 Y
b110 (
b110 4
b110 X
b111 '
b111 3
b111 S
b110 1
1*
#120
0*
#130
b1000 !
b1000 8
b1000 U
b111 )
b111 5
b111 Y
b111 (
b111 4
b111 X
b1000 '
b1000 3
b1000 S
b111 1
1*
#140
0*
#150
b1000 )
b1000 5
b1000 Y
b1000 (
b1000 4
b1000 X
b1001 '
b1001 3
b1001 S
b1000 1
1*
#160
0*
#170
b1010 !
b1010 8
b1010 U
b1001 )
b1001 5
b1001 Y
b1001 (
b1001 4
b1001 X
b1010 '
b1010 3
b1010 S
b1001 1
1*
#180
0*
#190
b1010 )
b1010 5
b1010 Y
b1010 (
b1010 4
b1010 X
b1011 '
b1011 3
b1011 S
b1010 1
1*
#200
0*
#210
b1100 !
b1100 8
b1100 U
b1011 )
b1011 5
b1011 Y
b1011 (
b1011 4
b1011 X
b1100 '
b1100 3
b1100 S
b1011 1
1*
#220
0*
#230
b1100 )
b1100 5
b1100 Y
b1100 (
b1100 4
b1100 X
b1101 '
b1101 3
b1101 S
b1100 1
1*
#240
0*
#250
b1110 !
b1110 8
b1110 U
b1101 )
b1101 5
b1101 Y
b1101 (
b1101 4
b1101 X
b1110 '
b1110 3
b1110 S
b1101 1
1*
#260
0*
#270
b1110 )
b1110 5
b1110 Y
b1110 (
b1110 4
b1110 X
b1111 '
b1111 3
b1111 S
b1110 1
1*
#280
0*
#290
b10000 !
b10000 8
b10000 U
b1111 )
b1111 5
b1111 Y
b1111 (
b1111 4
b1111 X
b10000 '
b10000 3
b10000 S
b1111 1
1*
#300
0*
#310
b10000 )
b10000 5
b10000 Y
b10000 (
b10000 4
b10000 X
b10001 '
b10001 3
b10001 S
b10000 1
1*
#320
0*
#330
b10010 !
b10010 8
b10010 U
b10001 )
b10001 5
b10001 Y
b10001 (
b10001 4
b10001 X
b10010 '
b10010 3
b10010 S
b10001 1
1*
#340
0*
#350
b10010 )
b10010 5
b10010 Y
b10010 (
b10010 4
b10010 X
b10011 '
b10011 3
b10011 S
b10010 1
1*
#360
0*
#370
b10100 !
b10100 8
b10100 U
b10011 )
b10011 5
b10011 Y
b10011 (
b10011 4
b10011 X
b10100 '
b10100 3
b10100 S
b10011 1
1*
#380
0*
#390
b10100 )
b10100 5
b10100 Y
b10100 (
b10100 4
b10100 X
b10101 '
b10101 3
b10101 S
b10100 1
1*
#400
0*
#410
b10110 !
b10110 8
b10110 U
b10101 )
b10101 5
b10101 Y
b10101 (
b10101 4
b10101 X
b10110 '
b10110 3
b10110 S
b10101 1
1*
#420
0*
#430
b10110 )
b10110 5
b10110 Y
b10110 (
b10110 4
b10110 X
b10111 '
b10111 3
b10111 S
b10110 1
1*
#440
0*
#450
b11000 !
b11000 8
b11000 U
b10111 )
b10111 5
b10111 Y
b10111 (
b10111 4
b10111 X
b11000 '
b11000 3
b11000 S
b10111 1
1*
#460
0*
#470
b11000 )
b11000 5
b11000 Y
b11000 (
b11000 4
b11000 X
b11001 '
b11001 3
b11001 S
b11000 1
1*
#480
0*
#490
b11010 !
b11010 8
b11010 U
b11001 )
b11001 5
b11001 Y
b11001 (
b11001 4
b11001 X
b11010 '
b11010 3
b11010 S
b11001 1
1*
#500
0*
#510
b11010 )
b11010 5
b11010 Y
b11010 (
b11010 4
b11010 X
b11011 '
b11011 3
b11011 S
b11010 1
1*
#520
0*
#530
b11100 !
b11100 8
b11100 U
b11011 )
b11011 5
b11011 Y
b11011 (
b11011 4
b11011 X
b11100 '
b11100 3
b11100 S
b11011 1
1*
#540
0*
#550
b11100 )
b11100 5
b11100 Y
b11100 (
b11100 4
b11100 X
b11101 '
b11101 3
b11101 S
b11100 1
1*
#560
0*
#570
b11110 !
b11110 8
b11110 U
b11101 )
b11101 5
b11101 Y
b11101 (
b11101 4
b11101 X
b11110 '
b11110 3
b11110 S
b11101 1
1*
#580
0*
#590
b11110 )
b11110 5
b11110 Y
b11110 (
b11110 4
b11110 X
b11111 '
b11111 3
b11111 S
b11110 1
1*
#600
0*
#610
b100000 !
b100000 8
b100000 U
b11111 )
b11111 5
b11111 Y
b11111 (
b11111 4
b11111 X
b100000 '
b100000 3
b100000 S
b11111 1
1*
#620
0*
#630
b1 =
b1 H
b1 Z
b0 ?
b0 E
b0 [
b1 A
b1 W
b0 @
b0 V
b100000000000000110011 &
b100000000000000110011 2
b100000000000000110011 J
b0 +
b1 -
b0 ,
b0 .
b1 /
b100000 1
1*
#640
0*
#650
b11 =
b11 H
b11 Z
bx ?
bx E
bx [
b11 A
b11 W
b10 @
b10 V
b1100010000000000110011 #
b1100010000000000110011 ;
b1100010000000000110011 L
b0 %
b0 >
b0 F
b1 $
b1 <
b1 I
b1100010000000000110011 &
b1100010000000000110011 2
b1100010000000000110011 J
b11 -
b10 ,
b10 .
b11 /
1*
#660
0*
#670
b101 =
b101 H
b101 Z
b101 A
b101 W
b100 @
b100 V
b10100100000000000110011 &
b10100100000000000110011 2
b10100100000000000110011 J
b101 -
b100 ,
b100 .
b101 /
b11 $
b11 <
b11 I
bx %
bx >
bx F
1*
#680
0*
#690
b111 =
b111 H
b111 Z
b111 A
b111 W
b110 @
b110 V
b11100110000000000110011 #
b11100110000000000110011 ;
b11100110000000000110011 L
b101 $
b101 <
b101 I
b11100110000000000110011 &
b11100110000000000110011 2
b11100110000000000110011 J
b111 -
b110 ,
b110 .
b111 /
1*
#700
0*
#710
b1001 =
b1001 H
b1001 Z
b1001 A
b1001 W
b1000 @
b1000 V
b100101000000000000110011 &
b100101000000000000110011 2
b100101000000000000110011 J
b1001 -
b1000 ,
b1000 .
b1001 /
b111 $
b111 <
b111 I
1*
#720
0*
#730
b1011 =
b1011 H
b1011 Z
b1011 A
b1011 W
b1010 @
b1010 V
b101101010000000000110011 #
b101101010000000000110011 ;
b101101010000000000110011 L
b1001 $
b1001 <
b1001 I
b101101010000000000110011 &
b101101010000000000110011 2
b101101010000000000110011 J
b1011 -
b1010 ,
b1010 .
b1011 /
1*
#740
0*
#750
b1101 =
b1101 H
b1101 Z
b1101 A
b1101 W
b1100 @
b1100 V
b110101100000000000110011 &
b110101100000000000110011 2
b110101100000000000110011 J
b1101 -
b1100 ,
b1100 .
b1101 /
b1011 $
b1011 <
b1011 I
1*
#760
0*
#770
b1111 =
b1111 H
b1111 Z
b1111 A
b1111 W
b1110 @
b1110 V
b111101110000000000110011 #
b111101110000000000110011 ;
b111101110000000000110011 L
b1101 $
b1101 <
b1101 I
b111101110000000000110011 &
b111101110000000000110011 2
b111101110000000000110011 J
b1111 -
b1110 ,
b1110 .
b1111 /
1*
#780
0*
#790
b10001 =
b10001 H
b10001 Z
b10001 A
b10001 W
b10000 @
b10000 V
b1000110000000000000110011 &
b1000110000000000000110011 2
b1000110000000000000110011 J
b10001 -
b10000 ,
b10000 .
b10001 /
b1111 $
b1111 <
b1111 I
1*
#800
0*
#810
b10011 =
b10011 H
b10011 Z
b10011 A
b10011 W
b10010 @
b10010 V
b1001110010000000000110011 #
b1001110010000000000110011 ;
b1001110010000000000110011 L
b10001 $
b10001 <
b10001 I
b1001110010000000000110011 &
b1001110010000000000110011 2
b1001110010000000000110011 J
b10011 -
b10010 ,
b10010 .
b10011 /
1*
#820
0*
#830
b10101 =
b10101 H
b10101 Z
b10101 A
b10101 W
b10100 @
b10100 V
b1010110100000000000110011 &
b1010110100000000000110011 2
b1010110100000000000110011 J
b10101 -
b10100 ,
b10100 .
b10101 /
b10011 $
b10011 <
b10011 I
1*
#840
0*
#850
b10111 =
b10111 H
b10111 Z
b10111 A
b10111 W
b10110 @
b10110 V
b1011110110000000000110011 #
b1011110110000000000110011 ;
b1011110110000000000110011 L
b10101 $
b10101 <
b10101 I
b1011110110000000000110011 &
b1011110110000000000110011 2
b1011110110000000000110011 J
b10111 -
b10110 ,
b10110 .
b10111 /
1*
#860
0*
#870
b11001 =
b11001 H
b11001 Z
b11001 A
b11001 W
b11000 @
b11000 V
b1100111000000000000110011 &
b1100111000000000000110011 2
b1100111000000000000110011 J
b11001 -
b11000 ,
b11000 .
b11001 /
b10111 $
b10111 <
b10111 I
1*
#880
0*
#890
b11011 =
b11011 H
b11011 Z
b11011 A
b11011 W
b11010 @
b11010 V
b1101111010000000000110011 #
b1101111010000000000110011 ;
b1101111010000000000110011 L
b11001 $
b11001 <
b11001 I
b1101111010000000000110011 &
b1101111010000000000110011 2
b1101111010000000000110011 J
b11011 -
b11010 ,
b11010 .
b11011 /
1*
#900
0*
#910
b11101 =
b11101 H
b11101 Z
b11101 A
b11101 W
b11100 @
b11100 V
b1110111100000000000110011 &
b1110111100000000000110011 2
b1110111100000000000110011 J
b11101 -
b11100 ,
b11100 .
b11101 /
b11011 $
b11011 <
b11011 I
1*
#920
0*
#930
b11111 =
b11111 H
b11111 Z
b11111 A
b11111 W
b11110 @
b11110 V
b1111111110000000000110011 #
b1111111110000000000110011 ;
b1111111110000000000110011 L
b11101 $
b11101 <
b11101 I
b1111111110000000000110011 &
b1111111110000000000110011 2
b1111111110000000000110011 J
b11111 -
b11110 ,
b11110 .
b11111 /
1*
#940
0*
#950
b100000 .
b100001 /
b11111 $
b11111 <
b11111 I
1*
#960
0*
#970
1*
