{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654176548825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654176548832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:29:08 2022 " "Processing started: Thu Jun 02 16:29:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654176548832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176548832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_16Bit -c ALU_16Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_16Bit -c ALU_16Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176548833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654176549319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654176549319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16Bit-Structural " "Found design unit 1: ALU_16Bit-Structural" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560193 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16Bit " "Found entity 1: ALU_16Bit" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_16Bit " "Elaborating entity \"ALU_16Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654176560235 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op ALU_16Bit.vhd(20) " "VHDL Process Statement warning at ALU_16Bit.vhd(20): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654176560235 "|ALU_16Bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AInv ALU_16Bit.vhd(20) " "VHDL Process Statement warning at ALU_16Bit.vhd(20): inferring latch(es) for signal or variable \"AInv\", which holds its previous value in one or more paths through the process" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654176560235 "|ALU_16Bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BInv ALU_16Bit.vhd(20) " "VHDL Process Statement warning at ALU_16Bit.vhd(20): inferring latch(es) for signal or variable \"BInv\", which holds its previous value in one or more paths through the process" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cin ALU_16Bit.vhd(20) " "VHDL Process Statement warning at ALU_16Bit.vhd(20): inferring latch(es) for signal or variable \"Cin\", which holds its previous value in one or more paths through the process" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Cout ALU_16Bit.vhd(49) " "VHDL warning at ALU_16Bit.vhd(49): sensitivity list already contains Cout" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 49 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin ALU_16Bit.vhd(20) " "Inferred latch for \"Cin\" at ALU_16Bit.vhd(20)" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BInv ALU_16Bit.vhd(20) " "Inferred latch for \"BInv\" at ALU_16Bit.vhd(20)" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AInv ALU_16Bit.vhd(20) " "Inferred latch for \"AInv\" at ALU_16Bit.vhd(20)" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] ALU_16Bit.vhd(20) " "Inferred latch for \"Op\[0\]\" at ALU_16Bit.vhd(20)" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] ALU_16Bit.vhd(20) " "Inferred latch for \"Op\[1\]\" at ALU_16Bit.vhd(20)" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176560251 "|ALU_16Bit"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_1bit.vhd 2 1 " "Using design file alu_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1Bit-Structural " "Found design unit 1: ALU_1Bit-Structural" {  } { { "alu_1bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/alu_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560280 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1Bit " "Found entity 1: ALU_1Bit" {  } { { "alu_1bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/alu_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654176560280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1Bit ALU_1Bit:I0 " "Elaborating entity \"ALU_1Bit\" for hierarchy \"ALU_1Bit:I0\"" {  } { { "ALU_16Bit.vhd" "I0" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654176560280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitinvert.vhd 2 1 " "Using design file bitinvert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitInvert-LogicFunc " "Found design unit 1: BitInvert-LogicFunc" {  } { { "bitinvert.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/bitinvert.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560306 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitInvert " "Found entity 1: BitInvert" {  } { { "bitinvert.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/bitinvert.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654176560306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitInvert ALU_1Bit:I0\|BitInvert:I0 " "Elaborating entity \"BitInvert\" for hierarchy \"ALU_1Bit:I0\|BitInvert:I0\"" {  } { { "alu_1bit.vhd" "I0" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/alu_1bit.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654176560306 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladd.vhd 2 1 " "Using design file fulladd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdd-Behavioral " "Found design unit 1: fullAdd-Behavioral" {  } { { "fulladd.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/fulladd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560330 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdd " "Found entity 1: fullAdd" {  } { { "fulladd.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654176560330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654176560330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdd ALU_1Bit:I0\|fullAdd:I4 " "Elaborating entity \"fullAdd\" for hierarchy \"ALU_1Bit:I0\|fullAdd:I4\"" {  } { { "alu_1bit.vhd" "I4" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/alu_1bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654176560330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cin " "Latch Cin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654176560872 ""}  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654176560872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AInv " "Latch AInv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654176560872 ""}  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654176560872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BInv " "Latch BInv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654176560872 ""}  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654176560872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Op\[1\] " "Latch Op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654176560872 ""}  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654176560872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Op\[0\] " "Latch Op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654176560872 ""}  } { { "ALU_16Bit.vhd" "" { Text "C:/Users/ditou/Desktop/Digital System Design/Exercise 2/ALU_16Bit/ALU_16Bit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654176560872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654176561316 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654176561316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654176561316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654176561316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654176561368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:29:21 2022 " "Processing ended: Thu Jun 02 16:29:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654176561368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654176561368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654176561368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654176561368 ""}
