

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_s'
================================================================
* Date:           Wed Jun 15 23:30:25 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      275|    14850| 1.375 us | 74.250 us |  275|  14850|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config40_s_fu_528  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config40_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      274|    14849| 11 ~ 594 |          -|          -|    25|    no    |
        | + ReuseLoop  |      575|      575|         1|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 19 11 
11 --> 12 11 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 25 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 26 [1/1] (2.18ns)   --->   "%tmp_V_141 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 26 'read' 'tmp_V_141' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "%tmp_V_142 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 27 'read' 'tmp_V_142' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 28 [1/1] (2.18ns)   --->   "%tmp_V_143 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 28 'read' 'tmp_V_143' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_144 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 29 'read' 'tmp_V_144' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_145 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 30 'read' 'tmp_V_145' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 31 [1/1] (2.18ns)   --->   "%tmp_V_146 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 31 'read' 'tmp_V_146' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V_147 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 32 'read' 'tmp_V_147' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 4.42>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%i_0_i18 = phi i5 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 33 'phi' 'i_0_i18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%tmpdata_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V_147, i32 %tmp_V_146, i32 %tmp_V_145, i32 %tmp_V_144, i32 %tmp_V_143, i32 %tmp_V_142, i32 %tmp_V_141, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 34 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%layer_in_V_22_load = load i2304* @layer_in_V_22, align 16"   --->   Operation 35 'load' 'layer_in_V_22_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (3.23ns)   --->   "%call_ret = call fastcc i2304 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config40>"(i256 %tmpdata_V, i2304 %layer_in_V_22_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "store i2304 %call_ret, i2304* @layer_in_V_22, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%sX_10_load = load i32* @sX_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 38 'load' 'sX_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_10_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%sY_10_load = load i32* @sY_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 40 'load' 'sY_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln215_7 = icmp eq i32 %sY_10_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'icmp' 'icmp_ln215_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%pY_10_load = load i32* @pY_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'load' 'pY_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_33 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_10_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln215_8 = icmp sgt i31 %tmp_33, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'icmp' 'icmp_ln215_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%pX_10_load = load i32* @pX_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'load' 'pX_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_10_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln215_9 = icmp sgt i31 %tmp_34, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 47 'icmp' 'icmp_ln215_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_6)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_7" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_6)   --->   "%and_ln215_5 = and i1 %icmp_ln215_8, %icmp_ln215_9" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 49 'and' 'and_ln215_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_6 = and i1 %and_ln215_5, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 50 'and' 'and_ln215_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (1.78ns)   --->   "%i = add i5 %i_0_i18, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln215_6, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_2) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 53 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_6)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 54 'br' <Predicate = (and_ln215_6)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i17 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 55 'phi' 'ir1_0_i_i_i17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_14116 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_148, %ReuseLoop_end ]"   --->   Operation 56 'phi' 'tmp_V_14116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_14214 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_149, %ReuseLoop_end ]"   --->   Operation 57 'phi' 'tmp_V_14214' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_V_14312 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_150, %ReuseLoop_end ]"   --->   Operation 58 'phi' 'tmp_V_14312' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V_14410 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_151, %ReuseLoop_end ]"   --->   Operation 59 'phi' 'tmp_V_14410' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V_1458 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_152, %ReuseLoop_end ]"   --->   Operation 60 'phi' 'tmp_V_1458' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_1466 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_153, %ReuseLoop_end ]"   --->   Operation 61 'phi' 'tmp_V_1466' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_1474 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_154, %ReuseLoop_end ]"   --->   Operation 62 'phi' 'tmp_V_1474' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_1482 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %tmp_V_155, %ReuseLoop_end ]"   --->   Operation 63 'phi' 'tmp_V_1482' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_begin" ], [ %add_ln411, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str110)" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:405->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (2.19ns)   --->   "%add_ln411 = add i20 %phi_mul, 1821" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'add' 'add_ln411' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (2.47ns)   --->   "%acc_0_V = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_14116, i32 %tmp_V_14214, i32 %tmp_V_14312, i32 %tmp_V_14410, i32 %tmp_V_1458, i32 %tmp_V_1466, i32 %tmp_V_1474, i32 %tmp_V_1482, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'mux' 'acc_0_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (1.73ns)   --->   "%ir = add i10 %ir1_0_i_i_i17, 1" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'add' 'ir' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'switch' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 73 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_11 : Operation 74 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 74 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_11 : Operation 75 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 75 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_11 : Operation 76 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 76 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_11 : Operation 77 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 77 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_11 : Operation 78 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 78 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_11 : Operation 79 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 79 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_155 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_1482, %branch6 ], [ %tmp_V_1482, %branch5 ], [ %tmp_V_1482, %branch4 ], [ %tmp_V_1482, %branch3 ], [ %tmp_V_1482, %branch2 ], [ %tmp_V_1482, %branch1 ], [ %tmp_V_1482, %ReuseLoop_begin ]"   --->   Operation 80 'phi' 'tmp_V_155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V_154 = phi i32 [ %tmp_V_1474, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_1474, %branch5 ], [ %tmp_V_1474, %branch4 ], [ %tmp_V_1474, %branch3 ], [ %tmp_V_1474, %branch2 ], [ %tmp_V_1474, %branch1 ], [ %tmp_V_1474, %ReuseLoop_begin ]"   --->   Operation 81 'phi' 'tmp_V_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V_153 = phi i32 [ %tmp_V_1466, %branch7 ], [ %tmp_V_1466, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_1466, %branch4 ], [ %tmp_V_1466, %branch3 ], [ %tmp_V_1466, %branch2 ], [ %tmp_V_1466, %branch1 ], [ %tmp_V_1466, %ReuseLoop_begin ]"   --->   Operation 82 'phi' 'tmp_V_153' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_152 = phi i32 [ %tmp_V_1458, %branch7 ], [ %tmp_V_1458, %branch6 ], [ %tmp_V_1458, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_1458, %branch3 ], [ %tmp_V_1458, %branch2 ], [ %tmp_V_1458, %branch1 ], [ %tmp_V_1458, %ReuseLoop_begin ]"   --->   Operation 83 'phi' 'tmp_V_152' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_151 = phi i32 [ %tmp_V_14410, %branch7 ], [ %tmp_V_14410, %branch6 ], [ %tmp_V_14410, %branch5 ], [ %tmp_V_14410, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_14410, %branch2 ], [ %tmp_V_14410, %branch1 ], [ %tmp_V_14410, %ReuseLoop_begin ]"   --->   Operation 84 'phi' 'tmp_V_151' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_150 = phi i32 [ %tmp_V_14312, %branch7 ], [ %tmp_V_14312, %branch6 ], [ %tmp_V_14312, %branch5 ], [ %tmp_V_14312, %branch4 ], [ %tmp_V_14312, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_14312, %branch1 ], [ %tmp_V_14312, %ReuseLoop_begin ]"   --->   Operation 85 'phi' 'tmp_V_150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_V_149 = phi i32 [ %tmp_V_14214, %branch7 ], [ %tmp_V_14214, %branch6 ], [ %tmp_V_14214, %branch5 ], [ %tmp_V_14214, %branch4 ], [ %tmp_V_14214, %branch3 ], [ %tmp_V_14214, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_14214, %ReuseLoop_begin ]"   --->   Operation 86 'phi' 'tmp_V_149' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V_148 = phi i32 [ %tmp_V_14116, %branch7 ], [ %tmp_V_14116, %branch6 ], [ %tmp_V_14116, %branch5 ], [ %tmp_V_14116, %branch4 ], [ %tmp_V_14116, %branch3 ], [ %tmp_V_14116, %branch2 ], [ %tmp_V_14116, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 87 'phi' 'tmp_V_148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:434->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'specregionend' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.77ns)   --->   "%icmp_ln404 = icmp eq i10 %ir1_0_i_i_i17, -449" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 90 'speclooptripcount' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config40_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_148)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_149)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_150)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_151)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_152)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 97 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_153)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_154)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 4.42>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_2, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'specregionend' 'rend58_i' <Predicate = (and_ln215_6)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_155)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'write' <Predicate = (and_ln215_6)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'br' <Predicate = (and_ln215_6)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_10_load, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 102 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_10_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 104 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 105 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_10_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 106 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 107 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 108 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 109 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 109 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 110 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_10_load, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 111 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_10_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 112 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 113 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_19 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_10_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 114 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_7, i32 2, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 115 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 116 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_19 : Operation 117 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 117 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 118 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 119 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 120 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 121 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_10, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 122 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 123 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.36ns)   --->   "%icmp_ln206 = icmp eq i5 %i_0_i18, -8" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 124 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%empty_275 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 125 'speclooptripcount' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config40>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 127 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
br_ln206           (br               ) [ 011111111111111111111]
tmp_V              (read             ) [ 000111111110000000000]
tmp_V_141          (read             ) [ 000011111110000000000]
tmp_V_142          (read             ) [ 000001111110000000000]
tmp_V_143          (read             ) [ 000000111110000000000]
tmp_V_144          (read             ) [ 000000011110000000000]
tmp_V_145          (read             ) [ 000000001110000000000]
tmp_V_146          (read             ) [ 000000000110000000000]
tmp_V_147          (read             ) [ 000000000010000000000]
i_0_i18            (phi              ) [ 001111111111111111111]
tmpdata_V          (bitconcatenate   ) [ 000000000000000000000]
layer_in_V_22_load (load             ) [ 000000000000000000000]
call_ret           (call             ) [ 000000000000000000000]
store_ln210        (store            ) [ 000000000000000000000]
sX_10_load         (load             ) [ 000000000001111111110]
icmp_ln215         (icmp             ) [ 000000000001111111110]
sY_10_load         (load             ) [ 000000000001111111110]
icmp_ln215_7       (icmp             ) [ 000000000001111111110]
pY_10_load         (load             ) [ 000000000001111111110]
tmp_33             (partselect       ) [ 000000000000000000000]
icmp_ln215_8       (icmp             ) [ 000000000000000000000]
pX_10_load         (load             ) [ 000000000001111111110]
tmp_34             (partselect       ) [ 000000000000000000000]
icmp_ln215_9       (icmp             ) [ 000000000000000000000]
and_ln215          (and              ) [ 000000000000000000000]
and_ln215_5        (and              ) [ 000000000000000000000]
and_ln215_6        (and              ) [ 001111111111111111111]
i                  (add              ) [ 011111111111111111111]
br_ln215           (br               ) [ 000000000000000000000]
rbegin57_i         (specregionbegin  ) [ 000000000001111111110]
br_ln404           (br               ) [ 001111111111111111111]
ir1_0_i_i_i17      (phi              ) [ 000000000001000000000]
tmp_V_14116        (phi              ) [ 000000000001000000000]
tmp_V_14214        (phi              ) [ 000000000001000000000]
tmp_V_14312        (phi              ) [ 000000000001000000000]
tmp_V_14410        (phi              ) [ 000000000001000000000]
tmp_V_1458         (phi              ) [ 000000000001000000000]
tmp_V_1466         (phi              ) [ 000000000001000000000]
tmp_V_1474         (phi              ) [ 000000000001000000000]
tmp_V_1482         (phi              ) [ 000000000001000000000]
phi_mul            (phi              ) [ 000000000001000000000]
specloopname_ln404 (specloopname     ) [ 000000000000000000000]
tmp                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln405 (specpipeline     ) [ 000000000000000000000]
add_ln411          (add              ) [ 001111111111111111111]
trunc_ln           (partselect       ) [ 001111111111111111111]
acc_0_V            (mux              ) [ 000000000000000000000]
ir                 (add              ) [ 001111111111111111111]
switch_ln422       (switch           ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
tmp_V_155          (phi              ) [ 001111111111111111111]
tmp_V_154          (phi              ) [ 001111111111111111111]
tmp_V_153          (phi              ) [ 001111111111111111111]
tmp_V_152          (phi              ) [ 001111111111111111111]
tmp_V_151          (phi              ) [ 001111111111111111111]
tmp_V_150          (phi              ) [ 001111111111111111111]
tmp_V_149          (phi              ) [ 001111111111111111111]
tmp_V_148          (phi              ) [ 001111111111111111111]
empty_273          (specregionend    ) [ 000000000000000000000]
icmp_ln404         (icmp             ) [ 001111111111111111111]
empty_274          (speclooptripcount) [ 000000000000000000000]
br_ln404           (br               ) [ 001111111111111111111]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
rend58_i           (specregionend    ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
br_ln234           (br               ) [ 000000000000000000000]
icmp_ln237         (icmp             ) [ 001111111111111111111]
br_ln237           (br               ) [ 000000000000000000000]
add_ln250          (add              ) [ 000000000000000000000]
store_ln250        (store            ) [ 000000000000000000000]
add_ln252          (add              ) [ 000000000000000000000]
select_ln252       (select           ) [ 000000000000000000001]
store_ln239        (store            ) [ 000000000000000000000]
store_ln240        (store            ) [ 000000000000000000000]
icmp_ln241         (icmp             ) [ 001111111111111111111]
br_ln241           (br               ) [ 000000000000000000000]
add_ln245          (add              ) [ 000000000000000000000]
store_ln245        (store            ) [ 000000000000000000000]
add_ln247          (add              ) [ 000000000000000000000]
select_ln247       (select           ) [ 001111111111111111111]
store_ln242        (store            ) [ 000000000000000000000]
br_ln244           (br               ) [ 001111111111111111111]
store_ln252        (store            ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
storemerge_i       (phi              ) [ 000000000000000000001]
store_ln243        (store            ) [ 000000000000000000000]
br_ln249           (br               ) [ 000000000000000000000]
icmp_ln206         (icmp             ) [ 001111111111111111111]
empty_275          (speclooptripcount) [ 000000000000000000000]
br_ln206           (br               ) [ 011111111111111111111]
ret_ln273          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_22"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_2_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_2_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_2_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_2_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_2_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_2_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_2_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_2_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_2_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_2_1_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_2_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_2_1_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_2_0_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_2_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_2_0_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_2_1_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config40>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="grp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_141/3 tmp_V_142/4 tmp_V_143/5 tmp_V_144/6 tmp_V_145/7 tmp_V_146/8 tmp_V_147/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/12 write_ln229/13 write_ln229/14 write_ln229/15 write_ln229/16 write_ln229/17 write_ln229/18 write_ln229/19 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_0_i18_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="9"/>
<pin id="149" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="i_0_i18 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_0_i18_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="9"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i18/10 "/>
</bind>
</comp>

<comp id="159" class="1005" name="ir1_0_i_i_i17_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="1"/>
<pin id="161" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i17 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="ir1_0_i_i_i17_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i17/11 "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_V_14116_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_14116 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_14116_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_14116/11 "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_V_14214_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_14214 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_V_14214_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_14214/11 "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_V_14312_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_14312 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_V_14312_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_14312/11 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_V_14410_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_14410 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_V_14410_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_14410/11 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_V_1458_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1458 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_V_1458_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1458/11 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_V_1466_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1466 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_V_1466_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1466/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_V_1474_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1474 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_V_1474_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1474/11 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_V_1482_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1482 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_V_1482_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1482/11 "/>
</bind>
</comp>

<comp id="258" class="1005" name="phi_mul_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="20" slack="1"/>
<pin id="260" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="phi_mul_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="20" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/11 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_V_155_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_155 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_V_155_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="32" slack="0"/>
<pin id="282" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="8" bw="32" slack="0"/>
<pin id="284" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="10" bw="32" slack="0"/>
<pin id="286" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="12" bw="32" slack="0"/>
<pin id="288" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="14" bw="32" slack="0"/>
<pin id="290" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_155/11 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_V_154_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_154 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_V_154_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="4" bw="32" slack="0"/>
<pin id="311" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="32" slack="0"/>
<pin id="313" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="8" bw="32" slack="0"/>
<pin id="315" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="10" bw="32" slack="0"/>
<pin id="317" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="12" bw="32" slack="0"/>
<pin id="319" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="14" bw="32" slack="0"/>
<pin id="321" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_154/11 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_V_153_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_153 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_V_153_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="4" bw="32" slack="0"/>
<pin id="342" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="32" slack="0"/>
<pin id="344" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="8" bw="32" slack="0"/>
<pin id="346" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="10" bw="32" slack="0"/>
<pin id="348" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="12" bw="32" slack="0"/>
<pin id="350" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="14" bw="32" slack="0"/>
<pin id="352" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_153/11 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_V_152_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_152 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_V_152_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="4" bw="32" slack="0"/>
<pin id="373" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="6" bw="32" slack="0"/>
<pin id="375" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="8" bw="32" slack="0"/>
<pin id="377" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="10" bw="32" slack="0"/>
<pin id="379" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="12" bw="32" slack="0"/>
<pin id="381" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="14" bw="32" slack="0"/>
<pin id="383" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_152/11 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_V_151_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_151 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_V_151_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="32" slack="0"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="32" slack="0"/>
<pin id="406" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="8" bw="32" slack="0"/>
<pin id="408" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="10" bw="32" slack="0"/>
<pin id="410" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="12" bw="32" slack="0"/>
<pin id="412" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="14" bw="32" slack="0"/>
<pin id="414" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_151/11 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_V_150_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_150 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_V_150_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="4" bw="32" slack="0"/>
<pin id="435" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="6" bw="32" slack="0"/>
<pin id="437" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="8" bw="32" slack="0"/>
<pin id="439" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="10" bw="32" slack="0"/>
<pin id="441" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="12" bw="32" slack="0"/>
<pin id="443" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="14" bw="32" slack="0"/>
<pin id="445" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_150/11 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_V_149_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_149 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_V_149_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="4" bw="32" slack="0"/>
<pin id="466" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="32" slack="0"/>
<pin id="468" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="8" bw="32" slack="0"/>
<pin id="470" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="10" bw="32" slack="0"/>
<pin id="472" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="12" bw="32" slack="0"/>
<pin id="474" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="14" bw="32" slack="0"/>
<pin id="476" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_149/11 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_V_148_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_148 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_V_148_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="32" slack="0"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="4" bw="32" slack="0"/>
<pin id="497" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="6" bw="32" slack="0"/>
<pin id="499" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="8" bw="32" slack="0"/>
<pin id="501" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="10" bw="32" slack="0"/>
<pin id="503" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="12" bw="32" slack="0"/>
<pin id="505" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="14" bw="32" slack="0"/>
<pin id="507" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_148/11 "/>
</bind>
</comp>

<comp id="517" class="1005" name="storemerge_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="storemerge_i_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="1" slack="1"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/20 "/>
</bind>
</comp>

<comp id="528" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config40_s_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2304" slack="0"/>
<pin id="530" dir="0" index="1" bw="256" slack="0"/>
<pin id="531" dir="0" index="2" bw="2304" slack="0"/>
<pin id="532" dir="0" index="3" bw="32" slack="0"/>
<pin id="533" dir="0" index="4" bw="32" slack="0"/>
<pin id="534" dir="0" index="5" bw="32" slack="0"/>
<pin id="535" dir="0" index="6" bw="32" slack="0"/>
<pin id="536" dir="0" index="7" bw="32" slack="0"/>
<pin id="537" dir="0" index="8" bw="32" slack="0"/>
<pin id="538" dir="0" index="9" bw="32" slack="0"/>
<pin id="539" dir="0" index="10" bw="32" slack="0"/>
<pin id="540" dir="0" index="11" bw="32" slack="0"/>
<pin id="541" dir="0" index="12" bw="32" slack="0"/>
<pin id="542" dir="0" index="13" bw="32" slack="0"/>
<pin id="543" dir="0" index="14" bw="32" slack="0"/>
<pin id="544" dir="0" index="15" bw="32" slack="0"/>
<pin id="545" dir="0" index="16" bw="32" slack="0"/>
<pin id="546" dir="0" index="17" bw="32" slack="0"/>
<pin id="547" dir="0" index="18" bw="32" slack="0"/>
<pin id="548" dir="1" index="19" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmpdata_V_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="256" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="0" index="2" bw="32" slack="2"/>
<pin id="570" dir="0" index="3" bw="32" slack="3"/>
<pin id="571" dir="0" index="4" bw="32" slack="4"/>
<pin id="572" dir="0" index="5" bw="32" slack="5"/>
<pin id="573" dir="0" index="6" bw="32" slack="6"/>
<pin id="574" dir="0" index="7" bw="32" slack="7"/>
<pin id="575" dir="0" index="8" bw="32" slack="8"/>
<pin id="576" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="layer_in_V_22_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2304" slack="0"/>
<pin id="581" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_22_load/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln210_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2304" slack="0"/>
<pin id="586" dir="0" index="1" bw="2304" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sX_10_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_10_load/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln215_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sY_10_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_10_load/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln215_7_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_7/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="pY_10_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_10_load/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_33_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="31" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln215_8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_8/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="pX_10_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_10_load/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_34_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="31" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln215_9_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="31" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_9/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln215_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln215_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_5/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="and_ln215_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_6/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln411_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="20" slack="0"/>
<pin id="676" dir="0" index="1" bw="12" slack="0"/>
<pin id="677" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="20" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="0" index="3" bw="6" slack="0"/>
<pin id="685" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="acc_0_V_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="0" index="3" bw="32" slack="0"/>
<pin id="695" dir="0" index="4" bw="32" slack="0"/>
<pin id="696" dir="0" index="5" bw="32" slack="0"/>
<pin id="697" dir="0" index="6" bw="32" slack="0"/>
<pin id="698" dir="0" index="7" bw="32" slack="0"/>
<pin id="699" dir="0" index="8" bw="32" slack="0"/>
<pin id="700" dir="0" index="9" bw="3" slack="0"/>
<pin id="701" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="acc_0_V/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="ir_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/11 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln404_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="0" index="1" bw="10" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln237_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="9"/>
<pin id="734" dir="0" index="1" bw="4" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/19 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln250_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="9"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/19 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln250_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/19 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln252_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="9"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/19 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln252_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="9"/>
<pin id="755" dir="0" index="1" bw="3" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/19 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln239_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/19 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln240_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/19 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln241_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="9"/>
<pin id="774" dir="0" index="1" bw="4" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/19 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln245_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="9"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/19 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln245_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/19 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln247_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="9"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/19 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln247_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="9"/>
<pin id="795" dir="0" index="1" bw="3" slack="0"/>
<pin id="796" dir="0" index="2" bw="32" slack="0"/>
<pin id="797" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/19 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln242_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/19 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln252_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/20 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln243_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/20 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln206_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="10"/>
<pin id="819" dir="0" index="1" bw="4" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/20 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_V_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="8"/>
<pin id="825" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_V_141_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="7"/>
<pin id="830" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_141 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_V_142_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="6"/>
<pin id="835" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_142 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_V_143_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="5"/>
<pin id="840" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_143 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_V_144_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="4"/>
<pin id="845" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_144 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_V_145_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="3"/>
<pin id="850" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_145 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_V_146_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="2"/>
<pin id="855" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_146 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_V_147_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_147 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sX_10_load_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="9"/>
<pin id="865" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sX_10_load "/>
</bind>
</comp>

<comp id="868" class="1005" name="icmp_ln215_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="9"/>
<pin id="870" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="873" class="1005" name="sY_10_load_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="9"/>
<pin id="875" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sY_10_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="icmp_ln215_7_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="9"/>
<pin id="880" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215_7 "/>
</bind>
</comp>

<comp id="883" class="1005" name="pY_10_load_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="9"/>
<pin id="885" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pY_10_load "/>
</bind>
</comp>

<comp id="889" class="1005" name="pX_10_load_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="9"/>
<pin id="891" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pX_10_load "/>
</bind>
</comp>

<comp id="895" class="1005" name="and_ln215_6_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_6 "/>
</bind>
</comp>

<comp id="899" class="1005" name="i_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln411_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="20" slack="0"/>
<pin id="906" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln411 "/>
</bind>
</comp>

<comp id="912" class="1005" name="ir_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="10" slack="0"/>
<pin id="914" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln237_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="924" class="1005" name="select_ln252_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="929" class="1005" name="icmp_ln241_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="933" class="1005" name="select_ln247_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="128" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="84" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="292"><net_src comp="251" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="293"><net_src comp="251" pin="4"/><net_sink comp="274" pin=4"/></net>

<net id="294"><net_src comp="251" pin="4"/><net_sink comp="274" pin=6"/></net>

<net id="295"><net_src comp="251" pin="4"/><net_sink comp="274" pin=8"/></net>

<net id="296"><net_src comp="251" pin="4"/><net_sink comp="274" pin=10"/></net>

<net id="297"><net_src comp="251" pin="4"/><net_sink comp="274" pin=12"/></net>

<net id="298"><net_src comp="251" pin="4"/><net_sink comp="274" pin=14"/></net>

<net id="299"><net_src comp="274" pin="16"/><net_sink comp="269" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="323"><net_src comp="240" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="324"><net_src comp="240" pin="4"/><net_sink comp="305" pin=4"/></net>

<net id="325"><net_src comp="240" pin="4"/><net_sink comp="305" pin=6"/></net>

<net id="326"><net_src comp="240" pin="4"/><net_sink comp="305" pin=8"/></net>

<net id="327"><net_src comp="240" pin="4"/><net_sink comp="305" pin=10"/></net>

<net id="328"><net_src comp="240" pin="4"/><net_sink comp="305" pin=12"/></net>

<net id="329"><net_src comp="240" pin="4"/><net_sink comp="305" pin=14"/></net>

<net id="330"><net_src comp="305" pin="16"/><net_sink comp="300" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="354"><net_src comp="229" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="355"><net_src comp="229" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="356"><net_src comp="229" pin="4"/><net_sink comp="336" pin=6"/></net>

<net id="357"><net_src comp="229" pin="4"/><net_sink comp="336" pin=8"/></net>

<net id="358"><net_src comp="229" pin="4"/><net_sink comp="336" pin=10"/></net>

<net id="359"><net_src comp="229" pin="4"/><net_sink comp="336" pin=12"/></net>

<net id="360"><net_src comp="229" pin="4"/><net_sink comp="336" pin=14"/></net>

<net id="361"><net_src comp="336" pin="16"/><net_sink comp="331" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="385"><net_src comp="218" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="386"><net_src comp="218" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="387"><net_src comp="218" pin="4"/><net_sink comp="367" pin=4"/></net>

<net id="388"><net_src comp="218" pin="4"/><net_sink comp="367" pin=8"/></net>

<net id="389"><net_src comp="218" pin="4"/><net_sink comp="367" pin=10"/></net>

<net id="390"><net_src comp="218" pin="4"/><net_sink comp="367" pin=12"/></net>

<net id="391"><net_src comp="218" pin="4"/><net_sink comp="367" pin=14"/></net>

<net id="392"><net_src comp="367" pin="16"/><net_sink comp="362" pin=0"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="416"><net_src comp="207" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="417"><net_src comp="207" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="418"><net_src comp="207" pin="4"/><net_sink comp="398" pin=4"/></net>

<net id="419"><net_src comp="207" pin="4"/><net_sink comp="398" pin=6"/></net>

<net id="420"><net_src comp="207" pin="4"/><net_sink comp="398" pin=10"/></net>

<net id="421"><net_src comp="207" pin="4"/><net_sink comp="398" pin=12"/></net>

<net id="422"><net_src comp="207" pin="4"/><net_sink comp="398" pin=14"/></net>

<net id="423"><net_src comp="398" pin="16"/><net_sink comp="393" pin=0"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="447"><net_src comp="196" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="448"><net_src comp="196" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="449"><net_src comp="196" pin="4"/><net_sink comp="429" pin=4"/></net>

<net id="450"><net_src comp="196" pin="4"/><net_sink comp="429" pin=6"/></net>

<net id="451"><net_src comp="196" pin="4"/><net_sink comp="429" pin=8"/></net>

<net id="452"><net_src comp="196" pin="4"/><net_sink comp="429" pin=12"/></net>

<net id="453"><net_src comp="196" pin="4"/><net_sink comp="429" pin=14"/></net>

<net id="454"><net_src comp="429" pin="16"/><net_sink comp="424" pin=0"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="478"><net_src comp="185" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="479"><net_src comp="185" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="480"><net_src comp="185" pin="4"/><net_sink comp="460" pin=4"/></net>

<net id="481"><net_src comp="185" pin="4"/><net_sink comp="460" pin=6"/></net>

<net id="482"><net_src comp="185" pin="4"/><net_sink comp="460" pin=8"/></net>

<net id="483"><net_src comp="185" pin="4"/><net_sink comp="460" pin=10"/></net>

<net id="484"><net_src comp="185" pin="4"/><net_sink comp="460" pin=14"/></net>

<net id="485"><net_src comp="460" pin="16"/><net_sink comp="455" pin=0"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="509"><net_src comp="174" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="510"><net_src comp="174" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="511"><net_src comp="174" pin="4"/><net_sink comp="491" pin=4"/></net>

<net id="512"><net_src comp="174" pin="4"/><net_sink comp="491" pin=6"/></net>

<net id="513"><net_src comp="174" pin="4"/><net_sink comp="491" pin=8"/></net>

<net id="514"><net_src comp="174" pin="4"/><net_sink comp="491" pin=10"/></net>

<net id="515"><net_src comp="174" pin="4"/><net_sink comp="491" pin=12"/></net>

<net id="516"><net_src comp="491" pin="16"/><net_sink comp="486" pin=0"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="550"><net_src comp="6" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="551"><net_src comp="8" pin="0"/><net_sink comp="528" pin=4"/></net>

<net id="552"><net_src comp="10" pin="0"/><net_sink comp="528" pin=5"/></net>

<net id="553"><net_src comp="12" pin="0"/><net_sink comp="528" pin=6"/></net>

<net id="554"><net_src comp="14" pin="0"/><net_sink comp="528" pin=7"/></net>

<net id="555"><net_src comp="16" pin="0"/><net_sink comp="528" pin=8"/></net>

<net id="556"><net_src comp="18" pin="0"/><net_sink comp="528" pin=9"/></net>

<net id="557"><net_src comp="20" pin="0"/><net_sink comp="528" pin=10"/></net>

<net id="558"><net_src comp="22" pin="0"/><net_sink comp="528" pin=11"/></net>

<net id="559"><net_src comp="24" pin="0"/><net_sink comp="528" pin=12"/></net>

<net id="560"><net_src comp="26" pin="0"/><net_sink comp="528" pin=13"/></net>

<net id="561"><net_src comp="28" pin="0"/><net_sink comp="528" pin=14"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="528" pin=15"/></net>

<net id="563"><net_src comp="32" pin="0"/><net_sink comp="528" pin=16"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="528" pin=17"/></net>

<net id="565"><net_src comp="36" pin="0"/><net_sink comp="528" pin=18"/></net>

<net id="577"><net_src comp="66" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="578"><net_src comp="566" pin="9"/><net_sink comp="528" pin=1"/></net>

<net id="582"><net_src comp="4" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="588"><net_src comp="528" pin="19"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="4" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="38" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="40" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="54" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="42" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="72" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="74" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="76" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="44" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="70" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="72" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="648"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="76" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="594" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="604" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="624" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="650" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="151" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="262" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="96" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="686"><net_src comp="98" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="262" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="100" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="102" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="702"><net_src comp="104" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="703"><net_src comp="174" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="704"><net_src comp="185" pin="4"/><net_sink comp="690" pin=2"/></net>

<net id="705"><net_src comp="196" pin="4"/><net_sink comp="690" pin=3"/></net>

<net id="706"><net_src comp="207" pin="4"/><net_sink comp="690" pin=4"/></net>

<net id="707"><net_src comp="218" pin="4"/><net_sink comp="690" pin=5"/></net>

<net id="708"><net_src comp="229" pin="4"/><net_sink comp="690" pin=6"/></net>

<net id="709"><net_src comp="240" pin="4"/><net_sink comp="690" pin=7"/></net>

<net id="710"><net_src comp="251" pin="4"/><net_sink comp="690" pin=8"/></net>

<net id="711"><net_src comp="680" pin="4"/><net_sink comp="690" pin=9"/></net>

<net id="712"><net_src comp="690" pin="10"/><net_sink comp="274" pin=0"/></net>

<net id="713"><net_src comp="690" pin="10"/><net_sink comp="305" pin=2"/></net>

<net id="714"><net_src comp="690" pin="10"/><net_sink comp="336" pin=4"/></net>

<net id="715"><net_src comp="690" pin="10"/><net_sink comp="367" pin=6"/></net>

<net id="716"><net_src comp="690" pin="10"/><net_sink comp="398" pin=8"/></net>

<net id="717"><net_src comp="690" pin="10"/><net_sink comp="429" pin=10"/></net>

<net id="718"><net_src comp="690" pin="10"/><net_sink comp="460" pin=12"/></net>

<net id="719"><net_src comp="690" pin="10"/><net_sink comp="491" pin=14"/></net>

<net id="724"><net_src comp="163" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="106" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="163" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="124" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="130" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="72" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="44" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="72" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="54" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="50" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="44" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="50" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="38" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="130" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="72" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="42" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="72" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="54" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="50" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="42" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="38" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="521" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="40" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="147" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="132" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="134" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="566" pin=8"/></net>

<net id="831"><net_src comp="134" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="566" pin=7"/></net>

<net id="836"><net_src comp="134" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="566" pin=6"/></net>

<net id="841"><net_src comp="134" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="566" pin=5"/></net>

<net id="846"><net_src comp="134" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="566" pin=4"/></net>

<net id="851"><net_src comp="134" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="566" pin=3"/></net>

<net id="856"><net_src comp="134" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="861"><net_src comp="134" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="866"><net_src comp="590" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="871"><net_src comp="594" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="876"><net_src comp="600" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="881"><net_src comp="604" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="886"><net_src comp="610" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="892"><net_src comp="630" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="898"><net_src comp="662" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="668" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="907"><net_src comp="674" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="915"><net_src comp="720" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="923"><net_src comp="732" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="753" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="932"><net_src comp="772" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="793" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="521" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {12 13 14 15 16 17 18 19 }
	Port: layer_in_V_22 | {10 }
	Port: sX_10 | {19 20 }
	Port: sY_10 | {20 }
	Port: pY_10 | {19 }
	Port: pX_10 | {19 }
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config40> : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config40> : layer_in_V_22 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config40> : sX_10 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config40> : sY_10 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config40> : pY_10 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config40> : pX_10 | {10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ret : 1
		store_ln210 : 2
		icmp_ln215 : 1
		icmp_ln215_7 : 1
		tmp_33 : 1
		icmp_ln215_8 : 2
		tmp_34 : 1
		icmp_ln215_9 : 2
		and_ln215 : 2
		and_ln215_5 : 3
		and_ln215_6 : 3
		i : 1
		br_ln215 : 3
	State 11
		add_ln411 : 1
		trunc_ln : 1
		acc_0_V : 2
		ir : 1
		switch_ln422 : 2
		tmp_V_155 : 3
		tmp_V_154 : 3
		tmp_V_153 : 3
		tmp_V_152 : 3
		tmp_V_151 : 3
		tmp_V_150 : 3
		tmp_V_149 : 3
		tmp_V_148 : 3
		empty_273 : 1
		icmp_ln404 : 1
		br_ln404 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 20
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                            |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                                i_fu_668                               |    0    |    15   |
|          |                            add_ln411_fu_674                           |    0    |    27   |
|          |                               ir_fu_720                               |    0    |    14   |
|    add   |                            add_ln250_fu_737                           |    0    |    39   |
|          |                            add_ln252_fu_748                           |    0    |    39   |
|          |                            add_ln245_fu_777                           |    0    |    39   |
|          |                            add_ln247_fu_788                           |    0    |    39   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                           icmp_ln215_fu_594                           |    0    |    18   |
|          |                          icmp_ln215_7_fu_604                          |    0    |    18   |
|          |                          icmp_ln215_8_fu_624                          |    0    |    18   |
|   icmp   |                          icmp_ln215_9_fu_644                          |    0    |    18   |
|          |                           icmp_ln404_fu_726                           |    0    |    13   |
|          |                           icmp_ln237_fu_732                           |    0    |    18   |
|          |                           icmp_ln241_fu_772                           |    0    |    18   |
|          |                           icmp_ln206_fu_817                           |    0    |    11   |
|----------|-----------------------------------------------------------------------|---------|---------|
|  select  |                          select_ln252_fu_753                          |    0    |    32   |
|          |                          select_ln247_fu_793                          |    0    |    32   |
|----------|-----------------------------------------------------------------------|---------|---------|
|    mux   |                             acc_0_V_fu_690                            |    0    |    45   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            and_ln215_fu_650                           |    0    |    2    |
|    and   |                           and_ln215_5_fu_656                          |    0    |    2    |
|          |                           and_ln215_6_fu_662                          |    0    |    2    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   read   |                            grp_read_fu_134                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   write  |                            grp_write_fu_140                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   call   | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config40_s_fu_528 |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|bitconcatenate|                            tmpdata_V_fu_566                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                             tmp_33_fu_614                             |    0    |    0    |
|partselect|                             tmp_34_fu_634                             |    0    |    0    |
|          |                            trunc_ln_fu_680                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                       |    0    |   459   |
|----------|-----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln411_reg_904  |   20   |
| and_ln215_6_reg_895 |    1   |
|   i_0_i18_reg_147   |    5   |
|      i_reg_899      |    5   |
| icmp_ln215_7_reg_878|    1   |
|  icmp_ln215_reg_868 |    1   |
|  icmp_ln237_reg_920 |    1   |
|  icmp_ln241_reg_929 |    1   |
|ir1_0_i_i_i17_reg_159|   10   |
|      ir_reg_912     |   10   |
|  pX_10_load_reg_889 |   32   |
|  pY_10_load_reg_883 |   32   |
|   phi_mul_reg_258   |   20   |
|  sX_10_load_reg_863 |   32   |
|  sY_10_load_reg_873 |   32   |
| select_ln247_reg_933|   32   |
| select_ln252_reg_924|   32   |
| storemerge_i_reg_517|   32   |
| tmp_V_14116_reg_170 |   32   |
|  tmp_V_141_reg_828  |   32   |
| tmp_V_14214_reg_181 |   32   |
|  tmp_V_142_reg_833  |   32   |
| tmp_V_14312_reg_192 |   32   |
|  tmp_V_143_reg_838  |   32   |
| tmp_V_14410_reg_203 |   32   |
|  tmp_V_144_reg_843  |   32   |
|  tmp_V_1458_reg_214 |   32   |
|  tmp_V_145_reg_848  |   32   |
|  tmp_V_1466_reg_225 |   32   |
|  tmp_V_146_reg_853  |   32   |
|  tmp_V_1474_reg_236 |   32   |
|  tmp_V_147_reg_858  |   32   |
|  tmp_V_1482_reg_247 |   32   |
|  tmp_V_148_reg_486  |   32   |
|  tmp_V_149_reg_455  |   32   |
|  tmp_V_150_reg_424  |   32   |
|  tmp_V_151_reg_393  |   32   |
|  tmp_V_152_reg_362  |   32   |
|  tmp_V_153_reg_331  |   32   |
|  tmp_V_154_reg_300  |   32   |
|  tmp_V_155_reg_269  |   32   |
|    tmp_V_reg_823    |   32   |
+---------------------+--------+
|        Total        |  1067  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_140 |  p2  |   8  |  32  |   256  ||    41   |
|  i_0_i18_reg_147 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   266  ||  3.7704 ||    50   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   459  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   50   |
|  Register |    -   |  1067  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1067  |   509  |
+-----------+--------+--------+--------+
