INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "F:/Vivado/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling apatb_convolution2D.cpp
   Compiling (apcc) testbench.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'TGDD' on host 'laptop-f7v13plb' (Windows NT_amd64 version 6.2) on Wed Dec 18 18:09:13 +0700 2024
INFO: [HLS 200-10] In directory 'F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) convolution2D.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'TGDD' on host 'laptop-f7v13plb' (Windows NT_amd64 version 6.2) on Wed Dec 18 18:09:19 +0700 2024
INFO: [HLS 200-10] In directory 'F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test Case 1: PASS
Test Case 2: PASS
Test Case 3: PASS
Test Case 4: PASS
Test Case 5: PASS

F:\Workspace\Design-Conv2D-using-HLS\Convolution2D\Convolution2D\solution1\sim\vhdl>set PATH= 

F:\Workspace\Design-Conv2D-using-HLS\Convolution2D\Convolution2D\solution1\sim\vhdl>call F:/Vivado/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_convolution2D_top glbl -prj convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s convolution2D -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolution2D_top glbl -prj convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolution2D -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/AESL_automem_input_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_input_0'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/AESL_automem_input_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_input_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/AESL_automem_input_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_input_2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/AESL_automem_output_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_output_r'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/convolution2D.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_convolution2D_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/convolution2D.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolution2D'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.convolution2D [convolution2d_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_input_0 [aesl_automem_input_0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_input_1 [aesl_automem_input_1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_input_2 [aesl_automem_input_2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_output_r [aesl_automem_output_r_default]
Compiling architecture behav of entity xil_defaultlib.apatb_convolution2d_top
Built simulation snapshot convolution2D

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/xsim.dir/convolution2D/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:09:34 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/convolution2D/xsim_script.tcl
# xsim {convolution2D} -autoloadwcfg -tclbatch {convolution2D.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source convolution2D.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_group [add_wave_group output(memory) -into $coutputgroup]
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_d1 -into $output_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_we1 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_ce1 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_address1 -into $output_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_d0 -into $output_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_we0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_ce0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_address0 -into $output_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set kernel_group [add_wave_group kernel(wire) -into $cinputgroup]
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_2_2 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_2_1 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_2_0 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_1_2 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_1_1 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_1_0 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_0_2 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_0_1 -into $kernel_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_0_0 -into $kernel_group -radix hex
## set input_group [add_wave_group input(memory) -into $cinputgroup]
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_q1 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_ce1 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_address1 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_q0 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_ce0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_address0 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_q1 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_ce1 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_address1 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_q0 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_ce0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_address0 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_q1 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_ce1 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_address1 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_q0 -into $input_group -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_ce0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_address0 -into $input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_start -into $blocksiggroup
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_done -into $blocksiggroup
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_idle -into $blocksiggroup
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_convolution2D_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_convolution2D_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_convolution2D_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_input_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_input_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_0_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_0_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_0_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_1_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_1_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_1_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_2_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_2_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_kernel_2_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_convolution2D_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_group [add_wave_group output(memory) -into $tbcoutputgroup]
## add_wave /apatb_convolution2D_top/output_r_d1 -into $tb_output_group -radix hex
## add_wave /apatb_convolution2D_top/output_r_we1 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/output_r_ce1 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/output_r_address1 -into $tb_output_group -radix hex
## add_wave /apatb_convolution2D_top/output_r_d0 -into $tb_output_group -radix hex
## add_wave /apatb_convolution2D_top/output_r_we0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/output_r_ce0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/output_r_address0 -into $tb_output_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_kernel_group [add_wave_group kernel(wire) -into $tbcinputgroup]
## add_wave /apatb_convolution2D_top/kernel_2_2 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_2_1 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_2_0 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_1_2 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_1_1 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_1_0 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_0_2 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_0_1 -into $tb_kernel_group -radix hex
## add_wave /apatb_convolution2D_top/kernel_0_0 -into $tb_kernel_group -radix hex
## set tb_input_group [add_wave_group input(memory) -into $tbcinputgroup]
## add_wave /apatb_convolution2D_top/input_2_q1 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_2_ce1 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/input_2_address1 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_2_q0 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_2_ce0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/input_2_address0 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_1_q1 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_1_ce1 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/input_1_address1 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_1_q0 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_1_ce0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/input_1_address0 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_0_q1 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_0_ce1 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/input_0_address1 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_0_q0 -into $tb_input_group -radix hex
## add_wave /apatb_convolution2D_top/input_0_ce0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_convolution2D_top/input_0_address0 -into $tb_input_group -radix hex
## save_wave_config convolution2D.wcfg
## run all
Note: simulation done!
Time: 975 ns  Iteration: 1  Process: /apatb_convolution2D_top/generate_sim_done_proc  File: F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/convolution2D.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 975 ns  Iteration: 1  Process: /apatb_convolution2D_top/generate_sim_done_proc  File: F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/convolution2D.autotb.vhd
$finish called at time : 975 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 18 18:09:43 2024...
Test Case 1: PASS
Test Case 2: PASS
Test Case 3: PASS
Test Case 4: PASS
Test Case 5: PASS
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
