
IO_Tile_3_33

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_horz_r_0 <X> T_3_33.lc_trk_g0_0
 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_horz_r_0 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit
 (4 15)  (142 542)  (142 542)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g1_6
 (5 15)  (143 542)  (143 542)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g1_6
 (7 15)  (145 542)  (145 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (4 5)  (196 533)  (196 533)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g0_4
 (5 5)  (197 533)  (197 533)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g0_4
 (7 5)  (199 533)  (199 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (4 8)  (196 536)  (196 536)  routing T_4_33.span4_vert_0 <X> T_4_33.lc_trk_g1_0
 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (6 9)  (198 537)  (198 537)  routing T_4_33.span4_vert_0 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g0_4 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (196 541)  (196 541)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g1_4
 (5 13)  (197 541)  (197 541)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g1_4
 (7 13)  (199 541)  (199 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (6 14)  (198 543)  (198 543)  routing T_4_33.span4_vert_15 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (200 543)  (200 543)  routing T_4_33.span4_vert_15 <X> T_4_33.lc_trk_g1_7
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit
 (8 15)  (200 542)  (200 542)  routing T_4_33.span4_vert_15 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (6 3)  (252 530)  (252 530)  routing T_5_33.span12_vert_10 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_0 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (4 8)  (250 536)  (250 536)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g1_0
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (5 9)  (251 537)  (251 537)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g1_0
 (7 9)  (253 537)  (253 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_horz_r_3 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (308 530)  (308 530)  routing T_6_33.span4_horz_r_3 <X> T_6_33.lc_trk_g0_3
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (4 4)  (304 532)  (304 532)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g0_4
 (10 4)  (320 532)  (320 532)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (5 5)  (305 533)  (305 533)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g0_4
 (7 5)  (307 533)  (307 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (11 6)  (321 535)  (321 535)  routing T_6_33.span4_horz_r_2 <X> T_6_33.span4_horz_l_14
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (311 539)  (311 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (10 10)  (320 539)  (320 539)  routing T_6_33.lc_trk_g0_4 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (304 540)  (304 540)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g1_4
 (5 12)  (305 540)  (305 540)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (7 12)  (307 540)  (307 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (5 13)  (305 541)  (305 541)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g1_4
 (7 13)  (307 541)  (307 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (8 13)  (308 541)  (308 541)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (6 0)  (360 528)  (360 528)  routing T_7_33.span4_vert_1 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_vert_1 <X> T_7_33.lc_trk_g0_1
 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (1 3)  (367 530)  (367 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_3 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_3 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (5 10)  (359 539)  (359 539)  routing T_7_33.span4_horz_r_3 <X> T_7_33.lc_trk_g1_3
 (7 10)  (361 539)  (361 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (8 11)  (362 538)  (362 538)  routing T_7_33.span4_horz_r_3 <X> T_7_33.lc_trk_g1_3
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (5 2)  (413 531)  (413 531)  routing T_8_33.span4_horz_r_3 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (416 530)  (416 530)  routing T_8_33.span4_horz_r_3 <X> T_8_33.lc_trk_g0_3
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_horz_r_1 <X> T_9_33.span4_horz_l_13
 (14 7)  (474 534)  (474 534)  routing T_9_33.span4_horz_l_14 <X> T_9_33.span4_horz_r_2


IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (12 6)  (526 535)  (526 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_horz_r_3 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (14 1)  (582 529)  (582 529)  routing T_11_33.span4_horz_l_12 <X> T_11_33.span4_horz_r_0
 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_horz_r_3 <X> T_11_33.span4_horz_l_15


IO_Tile_12_33

 (11 12)  (633 540)  (633 540)  routing T_12_33.span4_horz_r_3 <X> T_12_33.span4_horz_l_15


IO_Tile_13_33

 (11 2)  (687 531)  (687 531)  routing T_13_33.span4_horz_r_1 <X> T_13_33.span4_horz_l_13
 (14 7)  (690 534)  (690 534)  routing T_13_33.span4_horz_l_14 <X> T_13_33.span4_horz_r_2


IO_Tile_14_33

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (11 12)  (741 540)  (741 540)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_l_15
 (12 12)  (742 540)  (742 540)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_l_15


IO_Tile_15_33

 (14 1)  (798 529)  (798 529)  routing T_15_33.span4_horz_l_12 <X> T_15_33.span4_horz_r_0
 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (11 12)  (795 540)  (795 540)  routing T_15_33.span4_vert_19 <X> T_15_33.span4_horz_l_15
 (12 12)  (796 540)  (796 540)  routing T_15_33.span4_vert_19 <X> T_15_33.span4_horz_l_15


IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (11 12)  (849 540)  (849 540)  routing T_16_33.span4_vert_19 <X> T_16_33.span4_horz_l_15
 (12 12)  (850 540)  (850 540)  routing T_16_33.span4_vert_19 <X> T_16_33.span4_horz_l_15
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (11 2)  (907 531)  (907 531)  routing T_17_33.span4_vert_7 <X> T_17_33.span4_horz_l_13
 (12 2)  (908 531)  (908 531)  routing T_17_33.span4_vert_7 <X> T_17_33.span4_horz_l_13
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (14 7)  (910 534)  (910 534)  routing T_17_33.span4_horz_l_14 <X> T_17_33.span4_horz_r_2


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3



IO_Tile_19_33

 (14 1)  (1018 529)  (1018 529)  routing T_19_33.span4_horz_l_12 <X> T_19_33.span4_horz_r_0
 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (17 9)  (987 537)  (987 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.fabout
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g1_3
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (1056 539)  (1056 539)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g1_3


IO_Tile_21_33

 (14 7)  (1126 534)  (1126 534)  routing T_21_33.span4_horz_l_14 <X> T_21_33.span4_horz_r_2


IO_Tile_23_33

 (14 1)  (1234 529)  (1234 529)  routing T_23_33.span4_horz_l_12 <X> T_23_33.span4_horz_r_0


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_31 <X> T_24_33.span4_horz_r_1


IO_Tile_25_33

 (0 0)  (1329 528)  (1329 528)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_horz_l_14 <X> T_25_33.span4_horz_r_2
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (0 0)  (1371 528)  (1371 528)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 5)  (1364 533)  (1364 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (13 6)  (1383 535)  (1383 535)  routing T_26_33.span4_horz_r_2 <X> T_26_33.span4_vert_13
 (14 6)  (1384 535)  (1384 535)  routing T_26_33.span4_horz_r_2 <X> T_26_33.span4_vert_13
 (0 9)  (1371 537)  (1371 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1364 540)  (1364 540)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g1_4
 (5 13)  (1365 541)  (1365 541)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (13 0)  (1437 528)  (1437 528)  routing T_27_33.span4_horz_r_0 <X> T_27_33.span4_vert_1
 (14 0)  (1438 528)  (1438 528)  routing T_27_33.span4_horz_r_0 <X> T_27_33.span4_vert_1
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (0 1)  (1425 529)  (1425 529)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_0 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (13 7)  (1437 534)  (1437 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (4 8)  (1418 536)  (1418 536)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 9)  (1419 537)  (1419 537)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (7 9)  (1421 537)  (1421 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span4_vert_11 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (1422 539)  (1422 539)  routing T_27_33.span4_vert_11 <X> T_27_33.lc_trk_g1_3
 (8 11)  (1422 538)  (1422 538)  routing T_27_33.span4_vert_11 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_29_33

 (11 0)  (1543 528)  (1543 528)  routing T_29_33.span4_horz_r_0 <X> T_29_33.span4_horz_l_12
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (1 2)  (1535 531)  (1535 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 531)  (1530 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g0_4
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (6 5)  (1528 533)  (1528 533)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (4 9)  (1526 537)  (1526 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (2 11)  (1536 538)  (1536 538)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_14
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (16 9)  (1568 537)  (1568 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (6 10)  (1582 539)  (1582 539)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g1_3
 (7 10)  (1583 539)  (1583 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (1584 539)  (1584 539)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g1_3
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (8 11)  (1584 538)  (1584 538)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g1_3
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (4 14)  (1580 543)  (1580 543)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g1_6
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit
 (5 15)  (1581 542)  (1581 542)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g1_6
 (7 15)  (1583 542)  (1583 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (16 8)  (1622 536)  (1622 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (4 14)  (1634 543)  (1634 543)  routing T_31_33.span4_vert_46 <X> T_31_33.lc_trk_g1_6
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit
 (4 15)  (1634 542)  (1634 542)  routing T_31_33.span4_vert_46 <X> T_31_33.lc_trk_g1_6
 (5 15)  (1635 542)  (1635 542)  routing T_31_33.span4_vert_46 <X> T_31_33.lc_trk_g1_6
 (6 15)  (1636 542)  (1636 542)  routing T_31_33.span4_vert_46 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_46 lc_trk_g1_6


LogicTile_7_32

 (19 1)  (361 513)  (361 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_32

 (19 7)  (893 519)  (893 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_32

 (13 14)  (1631 526)  (1631 526)  routing T_31_32.sp4_v_b_11 <X> T_31_32.sp4_v_t_46


IO_Tile_33_32

 (11 0)  (1737 512)  (1737 512)  routing T_33_32.span4_vert_b_0 <X> T_33_32.span4_vert_t_12


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 4)  (183 500)  (183 500)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_h_r_0


LogicTile_15_31

 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0


LogicTile_16_31

 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_h_l_23 <X> T_16_31.sp12_h_r_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0
 (3 1)  (985 497)  (985 497)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0


LogicTile_20_31

 (11 14)  (1047 510)  (1047 510)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_v_t_46
 (13 14)  (1049 510)  (1049 510)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_v_t_46


LogicTile_21_31

 (2 4)  (1092 500)  (1092 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 8)  (1101 504)  (1101 504)  routing T_21_31.sp4_h_r_3 <X> T_21_31.sp4_v_b_8


LogicTile_22_31

 (19 15)  (1163 511)  (1163 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_31

 (8 11)  (1260 507)  (1260 507)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_t_42


LogicTile_26_31

 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_31

 (5 0)  (1515 496)  (1515 496)  routing T_29_31.sp4_v_b_0 <X> T_29_31.sp4_h_r_0
 (6 1)  (1516 497)  (1516 497)  routing T_29_31.sp4_v_b_0 <X> T_29_31.sp4_h_r_0
 (12 15)  (1522 511)  (1522 511)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_46


LogicTile_31_31

 (3 2)  (1621 498)  (1621 498)  routing T_31_31.sp12_v_t_23 <X> T_31_31.sp12_h_l_23


LogicTile_32_31

 (3 2)  (1675 498)  (1675 498)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23
 (3 3)  (1675 499)  (1675 499)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (5 12)  (1731 508)  (1731 508)  routing T_33_31.span4_horz_37 <X> T_33_31.lc_trk_g1_5
 (6 12)  (1732 508)  (1732 508)  routing T_33_31.span4_horz_37 <X> T_33_31.lc_trk_g1_5
 (7 12)  (1733 508)  (1733 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (1734 508)  (1734 508)  routing T_33_31.span4_horz_37 <X> T_33_31.lc_trk_g1_5
 (4 13)  (1730 509)  (1730 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 2)  (13 482)  (13 482)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g0_2
 (5 2)  (12 482)  (12 482)  routing T_0_30.span4_horz_19 <X> T_0_30.lc_trk_g0_3
 (6 2)  (11 482)  (11 482)  routing T_0_30.span4_horz_19 <X> T_0_30.lc_trk_g0_3
 (7 2)  (10 482)  (10 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (5 3)  (12 483)  (12 483)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (11 4)  (6 484)  (6 484)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (6 5)  (11 485)  (11 485)  routing T_0_30.span12_horz_12 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (13 490)  (13 490)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g1_2
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (5 11)  (12 491)  (12 491)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g1_2
 (7 11)  (10 491)  (10 491)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (7 491)  (7 491)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_3 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (5 10)  (131 490)  (131 490)  routing T_3_30.sp4_v_b_6 <X> T_3_30.sp4_h_l_43


LogicTile_4_30

 (11 2)  (191 482)  (191 482)  routing T_4_30.sp4_h_r_8 <X> T_4_30.sp4_v_t_39
 (13 2)  (193 482)  (193 482)  routing T_4_30.sp4_h_r_8 <X> T_4_30.sp4_v_t_39
 (12 3)  (192 483)  (192 483)  routing T_4_30.sp4_h_r_8 <X> T_4_30.sp4_v_t_39
 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_6_30

 (3 2)  (291 482)  (291 482)  routing T_6_30.sp12_h_r_0 <X> T_6_30.sp12_h_l_23
 (3 3)  (291 483)  (291 483)  routing T_6_30.sp12_h_r_0 <X> T_6_30.sp12_h_l_23


RAM_Tile_8_30

 (12 10)  (408 490)  (408 490)  routing T_8_30.sp4_v_b_8 <X> T_8_30.sp4_h_l_45


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0
 (4 2)  (496 482)  (496 482)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_37
 (6 2)  (498 482)  (498 482)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_37
 (5 3)  (497 483)  (497 483)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_37
 (3 5)  (495 485)  (495 485)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_h_r_0


LogicTile_14_30

 (4 10)  (712 490)  (712 490)  routing T_14_30.sp4_v_b_6 <X> T_14_30.sp4_v_t_43
 (4 11)  (712 491)  (712 491)  routing T_14_30.sp4_v_b_1 <X> T_14_30.sp4_h_l_43


LogicTile_15_30

 (4 10)  (766 490)  (766 490)  routing T_15_30.sp4_v_b_6 <X> T_15_30.sp4_v_t_43


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0
 (3 5)  (819 485)  (819 485)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_h_r_0
 (4 10)  (820 490)  (820 490)  routing T_16_30.sp4_v_b_6 <X> T_16_30.sp4_v_t_43


LogicTile_18_30

 (3 3)  (931 483)  (931 483)  routing T_18_30.sp12_v_b_0 <X> T_18_30.sp12_h_l_23


LogicTile_20_30

 (3 0)  (1039 480)  (1039 480)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (13 6)  (1049 486)  (1049 486)  routing T_20_30.sp4_v_b_5 <X> T_20_30.sp4_v_t_40
 (2 12)  (1038 492)  (1038 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_30

 (8 1)  (1098 481)  (1098 481)  routing T_21_30.sp4_h_r_1 <X> T_21_30.sp4_v_b_1


LogicTile_22_30

 (19 13)  (1163 493)  (1163 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_30

 (8 8)  (1206 488)  (1206 488)  routing T_23_30.sp4_h_l_46 <X> T_23_30.sp4_h_r_7
 (10 8)  (1208 488)  (1208 488)  routing T_23_30.sp4_h_l_46 <X> T_23_30.sp4_h_r_7


RAM_Tile_25_30

 (9 1)  (1315 481)  (1315 481)  routing T_25_30.sp4_v_t_40 <X> T_25_30.sp4_v_b_1
 (10 1)  (1316 481)  (1316 481)  routing T_25_30.sp4_v_t_40 <X> T_25_30.sp4_v_b_1


LogicTile_26_30

 (4 0)  (1352 480)  (1352 480)  routing T_26_30.sp4_v_t_37 <X> T_26_30.sp4_v_b_0
 (9 1)  (1357 481)  (1357 481)  routing T_26_30.sp4_v_t_40 <X> T_26_30.sp4_v_b_1
 (10 1)  (1358 481)  (1358 481)  routing T_26_30.sp4_v_t_40 <X> T_26_30.sp4_v_b_1
 (2 12)  (1350 492)  (1350 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_30

 (6 2)  (1408 482)  (1408 482)  routing T_27_30.sp4_h_l_42 <X> T_27_30.sp4_v_t_37


LogicTile_29_30

 (11 4)  (1521 484)  (1521 484)  routing T_29_30.sp4_h_l_46 <X> T_29_30.sp4_v_b_5
 (13 4)  (1523 484)  (1523 484)  routing T_29_30.sp4_h_l_46 <X> T_29_30.sp4_v_b_5
 (12 5)  (1522 485)  (1522 485)  routing T_29_30.sp4_h_l_46 <X> T_29_30.sp4_v_b_5


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (4 0)  (1730 480)  (1730 480)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (5 1)  (1731 481)  (1731 481)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (7 1)  (1733 481)  (1733 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (1730 482)  (1730 482)  routing T_33_30.span4_vert_b_10 <X> T_33_30.lc_trk_g0_2
 (5 3)  (1731 483)  (1731 483)  routing T_33_30.span4_vert_b_10 <X> T_33_30.lc_trk_g0_2
 (7 3)  (1733 483)  (1733 483)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g0_2 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit
 (4 15)  (1730 495)  (1730 495)  routing T_33_30.span4_vert_b_6 <X> T_33_30.lc_trk_g1_6
 (5 15)  (1731 495)  (1731 495)  routing T_33_30.span4_vert_b_6 <X> T_33_30.lc_trk_g1_6
 (7 15)  (1733 495)  (1733 495)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_4_29

 (4 2)  (184 466)  (184 466)  routing T_4_29.sp4_h_r_6 <X> T_4_29.sp4_v_t_37
 (6 2)  (186 466)  (186 466)  routing T_4_29.sp4_h_r_6 <X> T_4_29.sp4_v_t_37
 (5 3)  (185 467)  (185 467)  routing T_4_29.sp4_h_r_6 <X> T_4_29.sp4_v_t_37
 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0


LogicTile_5_29

 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0
 (2 6)  (236 470)  (236 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_6_29

 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0


LogicTile_7_29

 (3 4)  (345 468)  (345 468)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_h_r_0
 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_38
 (5 7)  (347 471)  (347 471)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_38


RAM_Tile_8_29

 (19 8)  (415 472)  (415 472)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_t_8


LogicTile_10_29

 (3 10)  (495 474)  (495 474)  routing T_10_29.sp12_h_r_1 <X> T_10_29.sp12_h_l_22
 (3 11)  (495 475)  (495 475)  routing T_10_29.sp12_h_r_1 <X> T_10_29.sp12_h_l_22


LogicTile_11_29

 (4 7)  (550 471)  (550 471)  routing T_11_29.sp4_v_b_10 <X> T_11_29.sp4_h_l_38


LogicTile_16_29

 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_h_r_0


LogicTile_17_29

 (3 5)  (877 469)  (877 469)  routing T_17_29.sp12_h_l_23 <X> T_17_29.sp12_h_r_0


LogicTile_18_29

 (8 1)  (936 465)  (936 465)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_v_b_1
 (11 4)  (939 468)  (939 468)  routing T_18_29.sp4_h_r_0 <X> T_18_29.sp4_v_b_5
 (3 5)  (931 469)  (931 469)  routing T_18_29.sp12_h_l_23 <X> T_18_29.sp12_h_r_0


LogicTile_19_29

 (3 1)  (985 465)  (985 465)  routing T_19_29.sp12_h_l_23 <X> T_19_29.sp12_v_b_0
 (19 13)  (1001 477)  (1001 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_29

 (2 0)  (1038 464)  (1038 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_29

 (4 3)  (1148 467)  (1148 467)  routing T_22_29.sp4_h_r_4 <X> T_22_29.sp4_h_l_37
 (6 3)  (1150 467)  (1150 467)  routing T_22_29.sp4_h_r_4 <X> T_22_29.sp4_h_l_37
 (3 11)  (1147 475)  (1147 475)  routing T_22_29.sp12_v_b_1 <X> T_22_29.sp12_h_l_22


LogicTile_23_29

 (5 1)  (1203 465)  (1203 465)  routing T_23_29.sp4_h_r_0 <X> T_23_29.sp4_v_b_0
 (8 9)  (1206 473)  (1206 473)  routing T_23_29.sp4_h_r_7 <X> T_23_29.sp4_v_b_7
 (11 12)  (1209 476)  (1209 476)  routing T_23_29.sp4_h_l_40 <X> T_23_29.sp4_v_b_11
 (13 12)  (1211 476)  (1211 476)  routing T_23_29.sp4_h_l_40 <X> T_23_29.sp4_v_b_11
 (12 13)  (1210 477)  (1210 477)  routing T_23_29.sp4_h_l_40 <X> T_23_29.sp4_v_b_11


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (8 6)  (1356 470)  (1356 470)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_41
 (9 6)  (1357 470)  (1357 470)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_41
 (2 12)  (1350 476)  (1350 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_29

 (5 2)  (1407 466)  (1407 466)  routing T_27_29.sp4_v_t_37 <X> T_27_29.sp4_h_l_37
 (6 3)  (1408 467)  (1408 467)  routing T_27_29.sp4_v_t_37 <X> T_27_29.sp4_h_l_37
 (8 10)  (1410 474)  (1410 474)  routing T_27_29.sp4_v_t_36 <X> T_27_29.sp4_h_l_42
 (9 10)  (1411 474)  (1411 474)  routing T_27_29.sp4_v_t_36 <X> T_27_29.sp4_h_l_42
 (10 10)  (1412 474)  (1412 474)  routing T_27_29.sp4_v_t_36 <X> T_27_29.sp4_h_l_42
 (2 12)  (1404 476)  (1404 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 14)  (1415 478)  (1415 478)  routing T_27_29.sp4_h_r_11 <X> T_27_29.sp4_v_t_46
 (12 15)  (1414 479)  (1414 479)  routing T_27_29.sp4_h_r_11 <X> T_27_29.sp4_v_t_46


LogicTile_28_29

 (2 12)  (1458 476)  (1458 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_29

 (10 7)  (1520 471)  (1520 471)  routing T_29_29.sp4_h_l_46 <X> T_29_29.sp4_v_t_41


LogicTile_30_29

 (12 15)  (1576 479)  (1576 479)  routing T_30_29.sp4_h_l_46 <X> T_30_29.sp4_v_t_46


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23


IO_Tile_33_29

 (4 4)  (1730 468)  (1730 468)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (5 5)  (1731 469)  (1731 469)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (7 5)  (1733 469)  (1733 469)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 470)  (1731 470)  routing T_33_29.span4_vert_b_7 <X> T_33_29.lc_trk_g0_7
 (7 6)  (1733 470)  (1733 470)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 471)  (1734 471)  routing T_33_29.span4_vert_b_7 <X> T_33_29.lc_trk_g0_7
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g0_4 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g0_7 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g0_7 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 451)  (13 451)  routing T_0_28.span4_vert_b_2 <X> T_0_28.lc_trk_g0_2
 (5 3)  (12 451)  (12 451)  routing T_0_28.span4_vert_b_2 <X> T_0_28.lc_trk_g0_2
 (7 3)  (10 451)  (10 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_2 lc_trk_g0_2
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (11 4)  (6 452)  (6 452)  routing T_0_28.lc_trk_g1_2 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (4 5)  (13 453)  (13 453)  routing T_0_28.span4_horz_28 <X> T_0_28.lc_trk_g0_4
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_horz_28 <X> T_0_28.lc_trk_g0_4
 (6 5)  (11 453)  (11 453)  routing T_0_28.span4_horz_28 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_28 lc_trk_g0_4
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g1_2 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (11 6)  (6 454)  (6 454)  routing T_0_28.span4_vert_b_2 <X> T_0_28.span4_vert_t_14
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (4 11)  (13 459)  (13 459)  routing T_0_28.span4_vert_b_2 <X> T_0_28.lc_trk_g1_2
 (5 11)  (12 459)  (12 459)  routing T_0_28.span4_vert_b_2 <X> T_0_28.lc_trk_g1_2
 (7 11)  (10 459)  (10 459)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_2 lc_trk_g1_2
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g0_2 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 461)  (13 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (10 6)  (82 454)  (82 454)  routing T_2_28.sp4_v_b_11 <X> T_2_28.sp4_h_l_41


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_18_28

 (3 5)  (931 453)  (931 453)  routing T_18_28.sp12_h_l_23 <X> T_18_28.sp12_h_r_0


LogicTile_20_28

 (3 5)  (1039 453)  (1039 453)  routing T_20_28.sp12_h_l_23 <X> T_20_28.sp12_h_r_0


LogicTile_28_28

 (2 8)  (1458 456)  (1458 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (1458 460)  (1458 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_31_28

 (5 0)  (1623 448)  (1623 448)  routing T_31_28.sp4_h_l_44 <X> T_31_28.sp4_h_r_0
 (4 1)  (1622 449)  (1622 449)  routing T_31_28.sp4_h_l_44 <X> T_31_28.sp4_h_r_0
 (12 15)  (1630 463)  (1630 463)  routing T_31_28.sp4_h_l_46 <X> T_31_28.sp4_v_t_46


IO_Tile_33_28

 (11 0)  (1737 448)  (1737 448)  routing T_33_28.span4_vert_b_0 <X> T_33_28.span4_vert_t_12
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (11 6)  (1737 454)  (1737 454)  routing T_33_28.span4_horz_13 <X> T_33_28.span4_vert_t_14
 (12 6)  (1738 454)  (1738 454)  routing T_33_28.span4_horz_13 <X> T_33_28.span4_vert_t_14


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 436)  (7 436)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 436)  (6 436)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (9 437)  (9 437)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g0_5
 (10 5)  (7 437)  (7 437)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 439)  (13 439)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g0_6
 (5 7)  (12 439)  (12 439)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g0_6
 (7 7)  (10 439)  (10 439)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_2_27

 (19 11)  (91 443)  (91 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 4)  (291 436)  (291 436)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0


LogicTile_10_27

 (3 5)  (495 437)  (495 437)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_h_r_0


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0


LogicTile_17_27

 (10 13)  (884 445)  (884 445)  routing T_17_27.sp4_h_r_5 <X> T_17_27.sp4_v_b_10
 (19 15)  (893 447)  (893 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_27

 (2 0)  (930 432)  (930 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_l_23 <X> T_18_27.sp12_v_b_0
 (2 8)  (930 440)  (930 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_27

 (3 0)  (985 432)  (985 432)  routing T_19_27.sp12_v_t_23 <X> T_19_27.sp12_v_b_0


LogicTile_20_27

 (3 5)  (1039 437)  (1039 437)  routing T_20_27.sp12_h_l_23 <X> T_20_27.sp12_h_r_0
 (5 7)  (1041 439)  (1041 439)  routing T_20_27.sp4_h_l_38 <X> T_20_27.sp4_v_t_38


LogicTile_21_27

 (11 12)  (1101 444)  (1101 444)  routing T_21_27.sp4_v_t_45 <X> T_21_27.sp4_v_b_11
 (6 13)  (1096 445)  (1096 445)  routing T_21_27.sp4_h_l_44 <X> T_21_27.sp4_h_r_9
 (12 13)  (1102 445)  (1102 445)  routing T_21_27.sp4_v_t_45 <X> T_21_27.sp4_v_b_11


RAM_Tile_25_27

 (6 13)  (1312 445)  (1312 445)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_h_r_9


LogicTile_26_27

 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_v_b_0 <X> T_26_27.sp12_h_l_23
 (2 4)  (1350 436)  (1350 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (5 0)  (1515 432)  (1515 432)  routing T_29_27.sp4_h_l_44 <X> T_29_27.sp4_h_r_0
 (4 1)  (1514 433)  (1514 433)  routing T_29_27.sp4_h_l_44 <X> T_29_27.sp4_h_r_0
 (6 2)  (1516 434)  (1516 434)  routing T_29_27.sp4_h_l_42 <X> T_29_27.sp4_v_t_37


IO_Tile_33_27

 (12 6)  (1738 438)  (1738 438)  routing T_33_27.span4_horz_37 <X> T_33_27.span4_vert_t_14


LogicTile_3_26

 (4 10)  (130 426)  (130 426)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_v_t_43
 (6 10)  (132 426)  (132 426)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_v_t_43
 (5 11)  (131 427)  (131 427)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_v_t_43


LogicTile_4_26

 (19 12)  (199 428)  (199 428)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_26

 (3 14)  (237 430)  (237 430)  routing T_5_26.sp12_h_r_1 <X> T_5_26.sp12_v_t_22
 (3 15)  (237 431)  (237 431)  routing T_5_26.sp12_h_r_1 <X> T_5_26.sp12_v_t_22


RAM_Tile_8_26

 (3 6)  (399 422)  (399 422)  routing T_8_26.sp12_h_r_0 <X> T_8_26.sp12_v_t_23
 (3 7)  (399 423)  (399 423)  routing T_8_26.sp12_h_r_0 <X> T_8_26.sp12_v_t_23


LogicTile_14_26

 (8 3)  (716 419)  (716 419)  routing T_14_26.sp4_h_r_1 <X> T_14_26.sp4_v_t_36
 (9 3)  (717 419)  (717 419)  routing T_14_26.sp4_h_r_1 <X> T_14_26.sp4_v_t_36
 (4 10)  (712 426)  (712 426)  routing T_14_26.sp4_h_r_0 <X> T_14_26.sp4_v_t_43
 (6 10)  (714 426)  (714 426)  routing T_14_26.sp4_h_r_0 <X> T_14_26.sp4_v_t_43
 (5 11)  (713 427)  (713 427)  routing T_14_26.sp4_h_r_0 <X> T_14_26.sp4_v_t_43


LogicTile_15_26

 (3 10)  (765 426)  (765 426)  routing T_15_26.sp12_h_r_1 <X> T_15_26.sp12_h_l_22
 (4 10)  (766 426)  (766 426)  routing T_15_26.sp4_h_r_0 <X> T_15_26.sp4_v_t_43
 (6 10)  (768 426)  (768 426)  routing T_15_26.sp4_h_r_0 <X> T_15_26.sp4_v_t_43
 (3 11)  (765 427)  (765 427)  routing T_15_26.sp12_h_r_1 <X> T_15_26.sp12_h_l_22
 (5 11)  (767 427)  (767 427)  routing T_15_26.sp4_h_r_0 <X> T_15_26.sp4_v_t_43


LogicTile_16_26

 (21 0)  (837 416)  (837 416)  routing T_16_26.sp4_h_r_11 <X> T_16_26.lc_trk_g0_3
 (22 0)  (838 416)  (838 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 416)  (839 416)  routing T_16_26.sp4_h_r_11 <X> T_16_26.lc_trk_g0_3
 (24 0)  (840 416)  (840 416)  routing T_16_26.sp4_h_r_11 <X> T_16_26.lc_trk_g0_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (40 0)  (856 416)  (856 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (42 0)  (858 416)  (858 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (38 1)  (854 417)  (854 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (40 1)  (856 417)  (856 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (42 1)  (858 417)  (858 417)  LC_0 Logic Functioning bit
 (43 1)  (859 417)  (859 417)  LC_0 Logic Functioning bit
 (46 1)  (862 417)  (862 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (21 4)  (837 420)  (837 420)  routing T_16_26.sp4_h_r_11 <X> T_16_26.lc_trk_g1_3
 (22 4)  (838 420)  (838 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 420)  (839 420)  routing T_16_26.sp4_h_r_11 <X> T_16_26.lc_trk_g1_3
 (24 4)  (840 420)  (840 420)  routing T_16_26.sp4_h_r_11 <X> T_16_26.lc_trk_g1_3
 (22 6)  (838 422)  (838 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 422)  (839 422)  routing T_16_26.sp4_h_r_7 <X> T_16_26.lc_trk_g1_7
 (24 6)  (840 422)  (840 422)  routing T_16_26.sp4_h_r_7 <X> T_16_26.lc_trk_g1_7
 (21 7)  (837 423)  (837 423)  routing T_16_26.sp4_h_r_7 <X> T_16_26.lc_trk_g1_7
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (46 8)  (862 424)  (862 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 425)  (844 425)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g0_3 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (4 10)  (820 426)  (820 426)  routing T_16_26.sp4_h_r_0 <X> T_16_26.sp4_v_t_43
 (6 10)  (822 426)  (822 426)  routing T_16_26.sp4_h_r_0 <X> T_16_26.sp4_v_t_43
 (17 10)  (833 426)  (833 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (843 426)  (843 426)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 426)  (847 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 426)  (849 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 426)  (850 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (47 10)  (863 426)  (863 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (821 427)  (821 427)  routing T_16_26.sp4_h_r_0 <X> T_16_26.sp4_v_t_43
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp4_r_v_b_36 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 427)  (834 427)  routing T_16_26.sp4_r_v_b_37 <X> T_16_26.lc_trk_g2_5
 (26 11)  (842 427)  (842 427)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 427)  (843 427)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 427)  (844 427)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 427)  (846 427)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 427)  (847 427)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 427)  (852 427)  LC_5 Logic Functioning bit
 (37 11)  (853 427)  (853 427)  LC_5 Logic Functioning bit
 (38 11)  (854 427)  (854 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (40 11)  (856 427)  (856 427)  LC_5 Logic Functioning bit
 (42 11)  (858 427)  (858 427)  LC_5 Logic Functioning bit
 (21 12)  (837 428)  (837 428)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g3_3
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 428)  (840 428)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g3_3
 (21 13)  (837 429)  (837 429)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g3_3
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (843 430)  (843 430)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 430)  (846 430)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (48 14)  (864 430)  (864 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g0_3 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 431)  (846 431)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (38 15)  (854 431)  (854 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (16 0)  (890 416)  (890 416)  routing T_17_26.sp4_v_b_1 <X> T_17_26.lc_trk_g0_1
 (17 0)  (891 416)  (891 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (892 416)  (892 416)  routing T_17_26.sp4_v_b_1 <X> T_17_26.lc_trk_g0_1
 (31 0)  (905 416)  (905 416)  routing T_17_26.lc_trk_g0_5 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (39 0)  (913 416)  (913 416)  LC_0 Logic Functioning bit
 (47 0)  (921 416)  (921 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (925 416)  (925 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (926 416)  (926 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (910 417)  (910 417)  LC_0 Logic Functioning bit
 (37 1)  (911 417)  (911 417)  LC_0 Logic Functioning bit
 (38 1)  (912 417)  (912 417)  LC_0 Logic Functioning bit
 (39 1)  (913 417)  (913 417)  LC_0 Logic Functioning bit
 (17 2)  (891 418)  (891 418)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 4)  (900 420)  (900 420)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 420)  (905 420)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 420)  (908 420)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (41 4)  (915 420)  (915 420)  LC_2 Logic Functioning bit
 (43 4)  (917 420)  (917 420)  LC_2 Logic Functioning bit
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 421)  (910 421)  LC_2 Logic Functioning bit
 (38 5)  (912 421)  (912 421)  LC_2 Logic Functioning bit
 (40 5)  (914 421)  (914 421)  LC_2 Logic Functioning bit
 (42 5)  (916 421)  (916 421)  LC_2 Logic Functioning bit
 (47 5)  (921 421)  (921 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (895 422)  (895 422)  routing T_17_26.sp12_h_l_4 <X> T_17_26.lc_trk_g1_7
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 422)  (898 422)  routing T_17_26.sp12_h_l_4 <X> T_17_26.lc_trk_g1_7
 (25 6)  (899 422)  (899 422)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (21 7)  (895 423)  (895 423)  routing T_17_26.sp12_h_l_4 <X> T_17_26.lc_trk_g1_7
 (22 7)  (896 423)  (896 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 423)  (897 423)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (24 7)  (898 423)  (898 423)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (25 7)  (899 423)  (899 423)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (0 8)  (874 424)  (874 424)  routing T_17_26.glb_netwk_7 <X> T_17_26.glb2local_1
 (1 8)  (875 424)  (875 424)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (26 8)  (900 424)  (900 424)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 424)  (901 424)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 424)  (904 424)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 424)  (907 424)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 424)  (908 424)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 424)  (910 424)  LC_4 Logic Functioning bit
 (37 8)  (911 424)  (911 424)  LC_4 Logic Functioning bit
 (38 8)  (912 424)  (912 424)  LC_4 Logic Functioning bit
 (39 8)  (913 424)  (913 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (43 8)  (917 424)  (917 424)  LC_4 Logic Functioning bit
 (46 8)  (920 424)  (920 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (0 9)  (874 425)  (874 425)  routing T_17_26.glb_netwk_7 <X> T_17_26.glb2local_1
 (1 9)  (875 425)  (875 425)  routing T_17_26.glb_netwk_7 <X> T_17_26.glb2local_1
 (26 9)  (900 425)  (900 425)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 425)  (901 425)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 425)  (903 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 425)  (904 425)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 425)  (911 425)  LC_4 Logic Functioning bit
 (39 9)  (913 425)  (913 425)  LC_4 Logic Functioning bit
 (14 11)  (888 427)  (888 427)  routing T_17_26.sp4_r_v_b_36 <X> T_17_26.lc_trk_g2_4
 (17 11)  (891 427)  (891 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 13)  (888 429)  (888 429)  routing T_17_26.sp4_r_v_b_40 <X> T_17_26.lc_trk_g3_0
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (3 14)  (877 430)  (877 430)  routing T_17_26.sp12_h_r_1 <X> T_17_26.sp12_v_t_22
 (3 15)  (877 431)  (877 431)  routing T_17_26.sp12_h_r_1 <X> T_17_26.sp12_v_t_22


LogicTile_19_26

 (5 5)  (987 421)  (987 421)  routing T_19_26.sp4_h_r_3 <X> T_19_26.sp4_v_b_3


LogicTile_20_26

 (10 1)  (1046 417)  (1046 417)  routing T_20_26.sp4_h_r_8 <X> T_20_26.sp4_v_b_1
 (3 2)  (1039 418)  (1039 418)  routing T_20_26.sp12_h_r_0 <X> T_20_26.sp12_h_l_23
 (3 3)  (1039 419)  (1039 419)  routing T_20_26.sp12_h_r_0 <X> T_20_26.sp12_h_l_23
 (11 6)  (1047 422)  (1047 422)  routing T_20_26.sp4_h_l_37 <X> T_20_26.sp4_v_t_40
 (10 10)  (1046 426)  (1046 426)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_l_42
 (12 14)  (1048 430)  (1048 430)  routing T_20_26.sp4_h_r_8 <X> T_20_26.sp4_h_l_46
 (13 15)  (1049 431)  (1049 431)  routing T_20_26.sp4_h_r_8 <X> T_20_26.sp4_h_l_46
 (19 15)  (1055 431)  (1055 431)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_26

 (9 1)  (1099 417)  (1099 417)  routing T_21_26.sp4_v_t_36 <X> T_21_26.sp4_v_b_1


LogicTile_22_26

 (15 0)  (1159 416)  (1159 416)  routing T_22_26.sp4_h_r_1 <X> T_22_26.lc_trk_g0_1
 (16 0)  (1160 416)  (1160 416)  routing T_22_26.sp4_h_r_1 <X> T_22_26.lc_trk_g0_1
 (17 0)  (1161 416)  (1161 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (1170 416)  (1170 416)  routing T_22_26.lc_trk_g0_4 <X> T_22_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 416)  (1173 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 416)  (1176 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 416)  (1177 416)  routing T_22_26.lc_trk_g3_0 <X> T_22_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 416)  (1178 416)  routing T_22_26.lc_trk_g3_0 <X> T_22_26.wire_logic_cluster/lc_0/in_3
 (48 0)  (1192 416)  (1192 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (1195 416)  (1195 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1196 416)  (1196 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (1162 417)  (1162 417)  routing T_22_26.sp4_h_r_1 <X> T_22_26.lc_trk_g0_1
 (29 1)  (1173 417)  (1173 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 417)  (1180 417)  LC_0 Logic Functioning bit
 (37 1)  (1181 417)  (1181 417)  LC_0 Logic Functioning bit
 (38 1)  (1182 417)  (1182 417)  LC_0 Logic Functioning bit
 (39 1)  (1183 417)  (1183 417)  LC_0 Logic Functioning bit
 (47 1)  (1191 417)  (1191 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 2)  (1158 418)  (1158 418)  routing T_22_26.sp4_h_l_1 <X> T_22_26.lc_trk_g0_4
 (26 2)  (1170 418)  (1170 418)  routing T_22_26.lc_trk_g2_5 <X> T_22_26.wire_logic_cluster/lc_1/in_0
 (32 2)  (1176 418)  (1176 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 418)  (1177 418)  routing T_22_26.lc_trk_g2_0 <X> T_22_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 418)  (1180 418)  LC_1 Logic Functioning bit
 (37 2)  (1181 418)  (1181 418)  LC_1 Logic Functioning bit
 (38 2)  (1182 418)  (1182 418)  LC_1 Logic Functioning bit
 (41 2)  (1185 418)  (1185 418)  LC_1 Logic Functioning bit
 (47 2)  (1191 418)  (1191 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1194 418)  (1194 418)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1159 419)  (1159 419)  routing T_22_26.sp4_h_l_1 <X> T_22_26.lc_trk_g0_4
 (16 3)  (1160 419)  (1160 419)  routing T_22_26.sp4_h_l_1 <X> T_22_26.lc_trk_g0_4
 (17 3)  (1161 419)  (1161 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1166 419)  (1166 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1167 419)  (1167 419)  routing T_22_26.sp4_h_r_6 <X> T_22_26.lc_trk_g0_6
 (24 3)  (1168 419)  (1168 419)  routing T_22_26.sp4_h_r_6 <X> T_22_26.lc_trk_g0_6
 (25 3)  (1169 419)  (1169 419)  routing T_22_26.sp4_h_r_6 <X> T_22_26.lc_trk_g0_6
 (28 3)  (1172 419)  (1172 419)  routing T_22_26.lc_trk_g2_5 <X> T_22_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 419)  (1173 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 419)  (1180 419)  LC_1 Logic Functioning bit
 (37 3)  (1181 419)  (1181 419)  LC_1 Logic Functioning bit
 (39 3)  (1183 419)  (1183 419)  LC_1 Logic Functioning bit
 (40 3)  (1184 419)  (1184 419)  LC_1 Logic Functioning bit
 (14 4)  (1158 420)  (1158 420)  routing T_22_26.wire_logic_cluster/lc_0/out <X> T_22_26.lc_trk_g1_0
 (17 5)  (1161 421)  (1161 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 6)  (1173 422)  (1173 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 422)  (1174 422)  routing T_22_26.lc_trk_g0_6 <X> T_22_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 422)  (1175 422)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 422)  (1176 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 422)  (1177 422)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 422)  (1178 422)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 422)  (1180 422)  LC_3 Logic Functioning bit
 (38 6)  (1182 422)  (1182 422)  LC_3 Logic Functioning bit
 (51 6)  (1195 422)  (1195 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (1171 423)  (1171 423)  routing T_22_26.lc_trk_g1_0 <X> T_22_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 423)  (1173 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 423)  (1174 423)  routing T_22_26.lc_trk_g0_6 <X> T_22_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 423)  (1175 423)  routing T_22_26.lc_trk_g3_7 <X> T_22_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 423)  (1180 423)  LC_3 Logic Functioning bit
 (37 7)  (1181 423)  (1181 423)  LC_3 Logic Functioning bit
 (38 7)  (1182 423)  (1182 423)  LC_3 Logic Functioning bit
 (39 7)  (1183 423)  (1183 423)  LC_3 Logic Functioning bit
 (41 7)  (1185 423)  (1185 423)  LC_3 Logic Functioning bit
 (43 7)  (1187 423)  (1187 423)  LC_3 Logic Functioning bit
 (16 9)  (1160 425)  (1160 425)  routing T_22_26.sp12_v_b_8 <X> T_22_26.lc_trk_g2_0
 (17 9)  (1161 425)  (1161 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (17 10)  (1161 426)  (1161 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1162 427)  (1162 427)  routing T_22_26.sp4_r_v_b_37 <X> T_22_26.lc_trk_g2_5
 (22 12)  (1166 428)  (1166 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1167 428)  (1167 428)  routing T_22_26.sp12_v_b_19 <X> T_22_26.lc_trk_g3_3
 (27 12)  (1171 428)  (1171 428)  routing T_22_26.lc_trk_g1_0 <X> T_22_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 428)  (1173 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 428)  (1176 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 428)  (1177 428)  routing T_22_26.lc_trk_g3_2 <X> T_22_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 428)  (1178 428)  routing T_22_26.lc_trk_g3_2 <X> T_22_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 428)  (1180 428)  LC_6 Logic Functioning bit
 (37 12)  (1181 428)  (1181 428)  LC_6 Logic Functioning bit
 (38 12)  (1182 428)  (1182 428)  LC_6 Logic Functioning bit
 (39 12)  (1183 428)  (1183 428)  LC_6 Logic Functioning bit
 (41 12)  (1185 428)  (1185 428)  LC_6 Logic Functioning bit
 (43 12)  (1187 428)  (1187 428)  LC_6 Logic Functioning bit
 (47 12)  (1191 428)  (1191 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (1161 429)  (1161 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1165 429)  (1165 429)  routing T_22_26.sp12_v_b_19 <X> T_22_26.lc_trk_g3_3
 (22 13)  (1166 429)  (1166 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 429)  (1169 429)  routing T_22_26.sp4_r_v_b_42 <X> T_22_26.lc_trk_g3_2
 (26 13)  (1170 429)  (1170 429)  routing T_22_26.lc_trk_g3_3 <X> T_22_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 429)  (1171 429)  routing T_22_26.lc_trk_g3_3 <X> T_22_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 429)  (1172 429)  routing T_22_26.lc_trk_g3_3 <X> T_22_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 429)  (1173 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 429)  (1175 429)  routing T_22_26.lc_trk_g3_2 <X> T_22_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 429)  (1181 429)  LC_6 Logic Functioning bit
 (39 13)  (1183 429)  (1183 429)  LC_6 Logic Functioning bit
 (22 14)  (1166 430)  (1166 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1167 430)  (1167 430)  routing T_22_26.sp12_v_t_12 <X> T_22_26.lc_trk_g3_7


RAM_Tile_25_26

 (3 1)  (1309 417)  (1309 417)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_v_b_0
 (8 2)  (1314 418)  (1314 418)  routing T_25_26.sp4_v_t_36 <X> T_25_26.sp4_h_l_36
 (9 2)  (1315 418)  (1315 418)  routing T_25_26.sp4_v_t_36 <X> T_25_26.sp4_h_l_36


LogicTile_26_26

 (8 2)  (1356 418)  (1356 418)  routing T_26_26.sp4_v_t_36 <X> T_26_26.sp4_h_l_36
 (9 2)  (1357 418)  (1357 418)  routing T_26_26.sp4_v_t_36 <X> T_26_26.sp4_h_l_36
 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23
 (5 10)  (1353 426)  (1353 426)  routing T_26_26.sp4_v_t_37 <X> T_26_26.sp4_h_l_43
 (4 11)  (1352 427)  (1352 427)  routing T_26_26.sp4_v_t_37 <X> T_26_26.sp4_h_l_43
 (6 11)  (1354 427)  (1354 427)  routing T_26_26.sp4_v_t_37 <X> T_26_26.sp4_h_l_43


LogicTile_29_26

 (9 1)  (1519 417)  (1519 417)  routing T_29_26.sp4_v_t_40 <X> T_29_26.sp4_v_b_1
 (10 1)  (1520 417)  (1520 417)  routing T_29_26.sp4_v_t_40 <X> T_29_26.sp4_v_b_1


LogicTile_30_26

 (3 3)  (1567 419)  (1567 419)  routing T_30_26.sp12_v_b_0 <X> T_30_26.sp12_h_l_23


LogicTile_31_26

 (5 8)  (1623 424)  (1623 424)  routing T_31_26.sp4_v_b_0 <X> T_31_26.sp4_h_r_6
 (4 9)  (1622 425)  (1622 425)  routing T_31_26.sp4_v_b_0 <X> T_31_26.sp4_h_r_6
 (6 9)  (1624 425)  (1624 425)  routing T_31_26.sp4_v_b_0 <X> T_31_26.sp4_h_r_6


IO_Tile_33_26

 (11 12)  (1737 428)  (1737 428)  routing T_33_26.span4_horz_19 <X> T_33_26.span4_vert_t_15
 (12 12)  (1738 428)  (1738 428)  routing T_33_26.span4_horz_19 <X> T_33_26.span4_vert_t_15


IO_Tile_0_25

 (12 0)  (5 400)  (5 400)  routing T_0_25.span4_horz_25 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (10 4)  (7 404)  (7 404)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 404)  (6 404)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (10 5)  (7 405)  (7 405)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 406)  (13 406)  routing T_0_25.span4_vert_b_14 <X> T_0_25.lc_trk_g0_6
 (5 7)  (12 407)  (12 407)  routing T_0_25.span4_vert_b_14 <X> T_0_25.lc_trk_g0_6
 (7 7)  (10 407)  (10 407)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (4 14)  (13 414)  (13 414)  routing T_0_25.span4_vert_b_14 <X> T_0_25.lc_trk_g1_6
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit
 (5 15)  (12 415)  (12 415)  routing T_0_25.span4_vert_b_14 <X> T_0_25.lc_trk_g1_6
 (7 15)  (10 415)  (10 415)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_1_25



LogicTile_2_25

 (8 2)  (80 402)  (80 402)  routing T_2_25.sp4_h_r_1 <X> T_2_25.sp4_h_l_36
 (3 14)  (75 414)  (75 414)  routing T_2_25.sp12_h_r_1 <X> T_2_25.sp12_v_t_22
 (3 15)  (75 415)  (75 415)  routing T_2_25.sp12_h_r_1 <X> T_2_25.sp12_v_t_22


LogicTile_3_25

 (19 13)  (145 413)  (145 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25



LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (3 5)  (495 405)  (495 405)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_h_r_0


LogicTile_11_25

 (8 15)  (554 415)  (554 415)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_47
 (10 15)  (556 415)  (556 415)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_47


LogicTile_12_25

 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_h_r_0


LogicTile_13_25



LogicTile_14_25

 (3 10)  (711 410)  (711 410)  routing T_14_25.sp12_h_r_1 <X> T_14_25.sp12_h_l_22
 (3 11)  (711 411)  (711 411)  routing T_14_25.sp12_h_r_1 <X> T_14_25.sp12_h_l_22


LogicTile_15_25

 (3 2)  (765 402)  (765 402)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (3 3)  (765 403)  (765 403)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23


LogicTile_16_25



LogicTile_17_25

 (6 2)  (880 402)  (880 402)  routing T_17_25.sp4_v_b_9 <X> T_17_25.sp4_v_t_37
 (5 3)  (879 403)  (879 403)  routing T_17_25.sp4_v_b_9 <X> T_17_25.sp4_v_t_37
 (8 3)  (882 403)  (882 403)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_36
 (9 3)  (883 403)  (883 403)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_36
 (7 14)  (881 414)  (881 414)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_25

 (19 13)  (947 413)  (947 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_25

 (26 0)  (1008 400)  (1008 400)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 400)  (1009 400)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 400)  (1012 400)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 400)  (1013 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 400)  (1015 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 400)  (1016 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 400)  (1018 400)  LC_0 Logic Functioning bit
 (37 0)  (1019 400)  (1019 400)  LC_0 Logic Functioning bit
 (38 0)  (1020 400)  (1020 400)  LC_0 Logic Functioning bit
 (39 0)  (1021 400)  (1021 400)  LC_0 Logic Functioning bit
 (41 0)  (1023 400)  (1023 400)  LC_0 Logic Functioning bit
 (43 0)  (1025 400)  (1025 400)  LC_0 Logic Functioning bit
 (47 0)  (1029 400)  (1029 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (1010 401)  (1010 401)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 401)  (1011 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 401)  (1012 401)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 401)  (1018 401)  LC_0 Logic Functioning bit
 (38 1)  (1020 401)  (1020 401)  LC_0 Logic Functioning bit
 (26 2)  (1008 402)  (1008 402)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 402)  (1010 402)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 402)  (1011 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 402)  (1012 402)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 402)  (1014 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 402)  (1015 402)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 402)  (1016 402)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 402)  (1018 402)  LC_1 Logic Functioning bit
 (37 2)  (1019 402)  (1019 402)  LC_1 Logic Functioning bit
 (38 2)  (1020 402)  (1020 402)  LC_1 Logic Functioning bit
 (39 2)  (1021 402)  (1021 402)  LC_1 Logic Functioning bit
 (41 2)  (1023 402)  (1023 402)  LC_1 Logic Functioning bit
 (43 2)  (1025 402)  (1025 402)  LC_1 Logic Functioning bit
 (47 2)  (1029 402)  (1029 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1009 403)  (1009 403)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 403)  (1011 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 403)  (1019 403)  LC_1 Logic Functioning bit
 (39 3)  (1021 403)  (1021 403)  LC_1 Logic Functioning bit
 (25 6)  (1007 406)  (1007 406)  routing T_19_25.sp4_v_t_3 <X> T_19_25.lc_trk_g1_6
 (17 7)  (999 407)  (999 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (1004 407)  (1004 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 407)  (1005 407)  routing T_19_25.sp4_v_t_3 <X> T_19_25.lc_trk_g1_6
 (25 7)  (1007 407)  (1007 407)  routing T_19_25.sp4_v_t_3 <X> T_19_25.lc_trk_g1_6
 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (16 15)  (998 415)  (998 415)  routing T_19_25.sp12_v_b_12 <X> T_19_25.lc_trk_g3_4
 (17 15)  (999 415)  (999 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_20_25

 (19 2)  (1055 402)  (1055 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 4)  (1055 404)  (1055 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 8)  (1038 408)  (1038 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_21_25

 (11 8)  (1101 408)  (1101 408)  routing T_21_25.sp4_h_r_3 <X> T_21_25.sp4_v_b_8


LogicTile_22_25

 (3 1)  (1147 401)  (1147 401)  routing T_22_25.sp12_h_l_23 <X> T_22_25.sp12_v_b_0
 (19 15)  (1163 415)  (1163 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_25

 (11 0)  (1209 400)  (1209 400)  routing T_23_25.sp4_v_t_46 <X> T_23_25.sp4_v_b_2
 (12 1)  (1210 401)  (1210 401)  routing T_23_25.sp4_v_t_46 <X> T_23_25.sp4_v_b_2
 (4 4)  (1202 404)  (1202 404)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_v_b_3
 (6 4)  (1204 404)  (1204 404)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_v_b_3
 (5 5)  (1203 405)  (1203 405)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_v_b_3


LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25

 (3 3)  (1675 403)  (1675 403)  routing T_32_25.sp12_v_b_0 <X> T_32_25.sp12_h_l_23


IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_31 <X> T_0_24.span4_vert_t_13
 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_vert_b_2 <X> T_0_24.span4_vert_t_14


LogicTile_1_24



LogicTile_2_24

 (9 10)  (81 394)  (81 394)  routing T_2_24.sp4_h_r_4 <X> T_2_24.sp4_h_l_42
 (10 10)  (82 394)  (82 394)  routing T_2_24.sp4_h_r_4 <X> T_2_24.sp4_h_l_42


LogicTile_3_24

 (1 3)  (127 387)  (127 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_h_l_36


LogicTile_5_24

 (19 13)  (253 397)  (253 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (3 10)  (495 394)  (495 394)  routing T_10_24.sp12_h_r_1 <X> T_10_24.sp12_h_l_22
 (3 11)  (495 395)  (495 395)  routing T_10_24.sp12_h_r_1 <X> T_10_24.sp12_h_l_22


LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24

 (3 2)  (877 386)  (877 386)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (3 3)  (877 387)  (877 387)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24

 (19 4)  (1055 388)  (1055 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_21_24

 (27 0)  (1117 384)  (1117 384)  routing T_21_24.lc_trk_g1_0 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 384)  (1121 384)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 384)  (1123 384)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 384)  (1124 384)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 384)  (1126 384)  LC_0 Logic Functioning bit
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (38 0)  (1128 384)  (1128 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (41 0)  (1131 384)  (1131 384)  LC_0 Logic Functioning bit
 (43 0)  (1133 384)  (1133 384)  LC_0 Logic Functioning bit
 (47 0)  (1137 384)  (1137 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1116 385)  (1116 385)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 385)  (1117 385)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 385)  (1119 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 385)  (1121 385)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (39 1)  (1129 385)  (1129 385)  LC_0 Logic Functioning bit
 (21 4)  (1111 388)  (1111 388)  routing T_21_24.sp4_h_r_19 <X> T_21_24.lc_trk_g1_3
 (22 4)  (1112 388)  (1112 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 388)  (1113 388)  routing T_21_24.sp4_h_r_19 <X> T_21_24.lc_trk_g1_3
 (24 4)  (1114 388)  (1114 388)  routing T_21_24.sp4_h_r_19 <X> T_21_24.lc_trk_g1_3
 (14 5)  (1104 389)  (1104 389)  routing T_21_24.sp4_r_v_b_24 <X> T_21_24.lc_trk_g1_0
 (17 5)  (1107 389)  (1107 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1111 389)  (1111 389)  routing T_21_24.sp4_h_r_19 <X> T_21_24.lc_trk_g1_3
 (15 6)  (1105 390)  (1105 390)  routing T_21_24.sp4_v_b_21 <X> T_21_24.lc_trk_g1_5
 (16 6)  (1106 390)  (1106 390)  routing T_21_24.sp4_v_b_21 <X> T_21_24.lc_trk_g1_5
 (17 6)  (1107 390)  (1107 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 12)  (1106 396)  (1106 396)  routing T_21_24.sp4_v_t_12 <X> T_21_24.lc_trk_g3_1
 (17 12)  (1107 396)  (1107 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 396)  (1108 396)  routing T_21_24.sp4_v_t_12 <X> T_21_24.lc_trk_g3_1
 (27 14)  (1117 398)  (1117 398)  routing T_21_24.lc_trk_g3_1 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 398)  (1118 398)  routing T_21_24.lc_trk_g3_1 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 398)  (1119 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 398)  (1121 398)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 398)  (1122 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 398)  (1124 398)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 398)  (1126 398)  LC_7 Logic Functioning bit
 (38 14)  (1128 398)  (1128 398)  LC_7 Logic Functioning bit
 (48 14)  (1138 398)  (1138 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (1112 399)  (1112 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 399)  (1113 399)  routing T_21_24.sp4_v_b_46 <X> T_21_24.lc_trk_g3_6
 (24 15)  (1114 399)  (1114 399)  routing T_21_24.sp4_v_b_46 <X> T_21_24.lc_trk_g3_6
 (27 15)  (1117 399)  (1117 399)  routing T_21_24.lc_trk_g1_0 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 399)  (1119 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 399)  (1126 399)  LC_7 Logic Functioning bit
 (37 15)  (1127 399)  (1127 399)  LC_7 Logic Functioning bit
 (38 15)  (1128 399)  (1128 399)  LC_7 Logic Functioning bit
 (39 15)  (1129 399)  (1129 399)  LC_7 Logic Functioning bit
 (41 15)  (1131 399)  (1131 399)  LC_7 Logic Functioning bit
 (43 15)  (1133 399)  (1133 399)  LC_7 Logic Functioning bit


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (5 10)  (1257 394)  (1257 394)  routing T_24_24.sp4_v_b_6 <X> T_24_24.sp4_h_l_43


RAM_Tile_25_24



LogicTile_26_24

 (19 4)  (1367 388)  (1367 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (11 0)  (1737 384)  (1737 384)  routing T_33_24.span4_vert_b_0 <X> T_33_24.span4_vert_t_12


IO_Tile_0_23

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_23

 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23


LogicTile_15_23

 (6 13)  (768 381)  (768 381)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_h_r_9


LogicTile_17_23

 (8 11)  (882 379)  (882 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (9 11)  (883 379)  (883 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (10 11)  (884 379)  (884 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42


LogicTile_18_23

 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_23

 (5 0)  (987 368)  (987 368)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_h_r_0
 (4 1)  (986 369)  (986 369)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_h_r_0


LogicTile_20_23

 (19 2)  (1055 370)  (1055 370)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_23

 (22 4)  (1166 372)  (1166 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (1172 372)  (1172 372)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 372)  (1173 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 372)  (1174 372)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 372)  (1178 372)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (38 4)  (1182 372)  (1182 372)  LC_2 Logic Functioning bit
 (47 4)  (1191 372)  (1191 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (1165 373)  (1165 373)  routing T_22_23.sp4_r_v_b_27 <X> T_22_23.lc_trk_g1_3
 (22 5)  (1166 373)  (1166 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1169 373)  (1169 373)  routing T_22_23.sp4_r_v_b_26 <X> T_22_23.lc_trk_g1_2
 (26 5)  (1170 373)  (1170 373)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 373)  (1171 373)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 373)  (1173 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 373)  (1175 373)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 373)  (1180 373)  LC_2 Logic Functioning bit
 (37 5)  (1181 373)  (1181 373)  LC_2 Logic Functioning bit
 (38 5)  (1182 373)  (1182 373)  LC_2 Logic Functioning bit
 (39 5)  (1183 373)  (1183 373)  LC_2 Logic Functioning bit
 (40 5)  (1184 373)  (1184 373)  LC_2 Logic Functioning bit
 (42 5)  (1186 373)  (1186 373)  LC_2 Logic Functioning bit
 (3 6)  (1147 374)  (1147 374)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_t_23
 (3 7)  (1147 375)  (1147 375)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_t_23
 (16 10)  (1160 378)  (1160 378)  routing T_22_23.sp4_v_b_37 <X> T_22_23.lc_trk_g2_5
 (17 10)  (1161 378)  (1161 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1162 378)  (1162 378)  routing T_22_23.sp4_v_b_37 <X> T_22_23.lc_trk_g2_5
 (18 11)  (1162 379)  (1162 379)  routing T_22_23.sp4_v_b_37 <X> T_22_23.lc_trk_g2_5
 (26 12)  (1170 380)  (1170 380)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 380)  (1172 380)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 380)  (1173 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 380)  (1174 380)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 380)  (1175 380)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 380)  (1176 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 380)  (1177 380)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 380)  (1178 380)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 380)  (1180 380)  LC_6 Logic Functioning bit
 (37 12)  (1181 380)  (1181 380)  LC_6 Logic Functioning bit
 (38 12)  (1182 380)  (1182 380)  LC_6 Logic Functioning bit
 (39 12)  (1183 380)  (1183 380)  LC_6 Logic Functioning bit
 (41 12)  (1185 380)  (1185 380)  LC_6 Logic Functioning bit
 (43 12)  (1187 380)  (1187 380)  LC_6 Logic Functioning bit
 (27 13)  (1171 381)  (1171 381)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 381)  (1172 381)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 381)  (1173 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1181 381)  (1181 381)  LC_6 Logic Functioning bit
 (39 13)  (1183 381)  (1183 381)  LC_6 Logic Functioning bit
 (46 13)  (1190 381)  (1190 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1158 382)  (1158 382)  routing T_22_23.sp12_v_t_3 <X> T_22_23.lc_trk_g3_4
 (15 14)  (1159 382)  (1159 382)  routing T_22_23.sp4_h_l_24 <X> T_22_23.lc_trk_g3_5
 (16 14)  (1160 382)  (1160 382)  routing T_22_23.sp4_h_l_24 <X> T_22_23.lc_trk_g3_5
 (17 14)  (1161 382)  (1161 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1162 382)  (1162 382)  routing T_22_23.sp4_h_l_24 <X> T_22_23.lc_trk_g3_5
 (14 15)  (1158 383)  (1158 383)  routing T_22_23.sp12_v_t_3 <X> T_22_23.lc_trk_g3_4
 (15 15)  (1159 383)  (1159 383)  routing T_22_23.sp12_v_t_3 <X> T_22_23.lc_trk_g3_4
 (17 15)  (1161 383)  (1161 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_23_23

 (13 6)  (1211 374)  (1211 374)  routing T_23_23.sp4_v_b_5 <X> T_23_23.sp4_v_t_40


LogicTile_24_23

 (19 6)  (1271 374)  (1271 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_23

 (4 13)  (1310 381)  (1310 381)  routing T_25_23.sp4_h_l_36 <X> T_25_23.sp4_h_r_9
 (6 13)  (1312 381)  (1312 381)  routing T_25_23.sp4_h_l_36 <X> T_25_23.sp4_h_r_9


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


LogicTile_28_23

 (3 5)  (1459 373)  (1459 373)  routing T_28_23.sp12_h_l_23 <X> T_28_23.sp12_h_r_0


LogicTile_29_23

 (5 0)  (1515 368)  (1515 368)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0
 (4 1)  (1514 369)  (1514 369)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_v_t_23 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 375)  (1739 375)  routing T_33_23.span4_horz_37 <X> T_33_23.span4_vert_b_2
 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (6 9)  (1732 377)  (1732 377)  routing T_33_23.span12_horz_8 <X> T_33_23.lc_trk_g1_0
 (7 9)  (1733 377)  (1733 377)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_0 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (4 2)  (13 354)  (13 354)  routing T_0_22.span4_vert_b_10 <X> T_0_22.lc_trk_g0_2
 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (12 355)  (12 355)  routing T_0_22.span4_vert_b_10 <X> T_0_22.lc_trk_g0_2
 (7 3)  (10 355)  (10 355)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (11 4)  (6 356)  (6 356)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 362)  (13 362)  routing T_0_22.span4_vert_b_10 <X> T_0_22.lc_trk_g1_2
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (5 11)  (12 363)  (12 363)  routing T_0_22.span4_vert_b_10 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (7 363)  (7 363)  routing T_0_22.lc_trk_g0_2 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_10_22

 (3 5)  (495 357)  (495 357)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_h_r_0


LogicTile_16_22

 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_22

 (3 0)  (877 352)  (877 352)  routing T_17_22.sp12_v_t_23 <X> T_17_22.sp12_v_b_0
 (8 3)  (882 355)  (882 355)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_36
 (9 3)  (883 355)  (883 355)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_36


LogicTile_18_22

 (3 1)  (931 353)  (931 353)  routing T_18_22.sp12_h_l_23 <X> T_18_22.sp12_v_b_0
 (11 12)  (939 364)  (939 364)  routing T_18_22.sp4_h_r_6 <X> T_18_22.sp4_v_b_11
 (19 13)  (947 365)  (947 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_22

 (4 12)  (986 364)  (986 364)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9
 (5 13)  (987 365)  (987 365)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9


LogicTile_20_22

 (9 1)  (1045 353)  (1045 353)  routing T_20_22.sp4_v_t_36 <X> T_20_22.sp4_v_b_1


LogicTile_22_22

 (3 0)  (1147 352)  (1147 352)  routing T_22_22.sp12_v_t_23 <X> T_22_22.sp12_v_b_0
 (3 5)  (1147 357)  (1147 357)  routing T_22_22.sp12_h_l_23 <X> T_22_22.sp12_h_r_0
 (5 10)  (1149 362)  (1149 362)  routing T_22_22.sp4_v_t_37 <X> T_22_22.sp4_h_l_43
 (4 11)  (1148 363)  (1148 363)  routing T_22_22.sp4_v_t_37 <X> T_22_22.sp4_h_l_43
 (6 11)  (1150 363)  (1150 363)  routing T_22_22.sp4_v_t_37 <X> T_22_22.sp4_h_l_43


LogicTile_28_22

 (2 4)  (1458 356)  (1458 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_22

 (4 9)  (1514 361)  (1514 361)  routing T_29_22.sp4_v_t_36 <X> T_29_22.sp4_h_r_6


LogicTile_30_22

 (3 3)  (1567 355)  (1567 355)  routing T_30_22.sp12_v_b_0 <X> T_30_22.sp12_h_l_23


LogicTile_31_22

 (6 2)  (1624 354)  (1624 354)  routing T_31_22.sp4_h_l_42 <X> T_31_22.sp4_v_t_37


IO_Tile_33_22

 (13 13)  (1739 365)  (1739 365)  routing T_33_22.span4_horz_43 <X> T_33_22.span4_vert_b_3


IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (8 2)  (188 338)  (188 338)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_h_l_36
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_21

 (19 13)  (253 349)  (253 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_21

 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0


LogicTile_11_21

 (8 1)  (554 337)  (554 337)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_1
 (8 11)  (554 347)  (554 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (9 11)  (555 347)  (555 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (10 11)  (556 347)  (556 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42


LogicTile_12_21

 (19 13)  (619 349)  (619 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23


LogicTile_16_21

 (2 12)  (818 348)  (818 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_21

 (3 2)  (877 338)  (877 338)  routing T_17_21.sp12_h_r_0 <X> T_17_21.sp12_h_l_23
 (3 3)  (877 339)  (877 339)  routing T_17_21.sp12_h_r_0 <X> T_17_21.sp12_h_l_23
 (4 14)  (878 350)  (878 350)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_v_t_44
 (6 14)  (880 350)  (880 350)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_v_t_44


LogicTile_19_21

 (21 2)  (1003 338)  (1003 338)  routing T_19_21.sp4_h_l_10 <X> T_19_21.lc_trk_g0_7
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 338)  (1005 338)  routing T_19_21.sp4_h_l_10 <X> T_19_21.lc_trk_g0_7
 (24 2)  (1006 338)  (1006 338)  routing T_19_21.sp4_h_l_10 <X> T_19_21.lc_trk_g0_7
 (21 3)  (1003 339)  (1003 339)  routing T_19_21.sp4_h_l_10 <X> T_19_21.lc_trk_g0_7
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 340)  (1010 340)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 340)  (1013 340)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (41 4)  (1023 340)  (1023 340)  LC_2 Logic Functioning bit
 (43 4)  (1025 340)  (1025 340)  LC_2 Logic Functioning bit
 (47 4)  (1029 340)  (1029 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_v_b_18 <X> T_19_21.lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.sp4_v_b_18 <X> T_19_21.lc_trk_g1_2
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (15 7)  (997 343)  (997 343)  routing T_19_21.sp4_v_t_9 <X> T_19_21.lc_trk_g1_4
 (16 7)  (998 343)  (998 343)  routing T_19_21.sp4_v_t_9 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (47 8)  (1029 344)  (1029 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (1010 345)  (1010 345)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1003 347)  (1003 347)  routing T_19_21.sp4_r_v_b_39 <X> T_19_21.lc_trk_g2_7
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 348)  (1012 348)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (41 12)  (1023 348)  (1023 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (47 12)  (1029 348)  (1029 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (993 349)  (993 349)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_11
 (14 13)  (996 349)  (996 349)  routing T_19_21.sp12_v_b_16 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp12_v_b_16 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 349)  (1012 349)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (15 15)  (997 351)  (997 351)  routing T_19_21.sp4_v_t_33 <X> T_19_21.lc_trk_g3_4
 (16 15)  (998 351)  (998 351)  routing T_19_21.sp4_v_t_33 <X> T_19_21.lc_trk_g3_4
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_22_21

 (3 6)  (1147 342)  (1147 342)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_t_23
 (3 7)  (1147 343)  (1147 343)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_t_23
 (8 14)  (1152 350)  (1152 350)  routing T_22_21.sp4_h_r_10 <X> T_22_21.sp4_h_l_47


LogicTile_23_21

 (13 12)  (1211 348)  (1211 348)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_v_b_11
 (12 13)  (1210 349)  (1210 349)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_v_b_11


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23


RAM_Tile_25_21

 (3 5)  (1309 341)  (1309 341)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_h_r_0


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (8 14)  (1356 350)  (1356 350)  routing T_26_21.sp4_v_t_41 <X> T_26_21.sp4_h_l_47
 (9 14)  (1357 350)  (1357 350)  routing T_26_21.sp4_v_t_41 <X> T_26_21.sp4_h_l_47
 (10 14)  (1358 350)  (1358 350)  routing T_26_21.sp4_v_t_41 <X> T_26_21.sp4_h_l_47


LogicTile_28_21

 (3 6)  (1459 342)  (1459 342)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23
 (3 7)  (1459 343)  (1459 343)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23


LogicTile_31_21

 (3 1)  (1621 337)  (1621 337)  routing T_31_21.sp12_h_l_23 <X> T_31_21.sp12_v_b_0
 (2 4)  (1620 340)  (1620 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 2)  (1726 338)  (1726 338)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (13 3)  (1739 339)  (1739 339)  routing T_33_21.span4_horz_31 <X> T_33_21.span4_vert_b_1
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 346)  (1730 346)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (5 11)  (1731 347)  (1731 347)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (4 2)  (13 322)  (13 322)  routing T_0_20.span12_horz_2 <X> T_0_20.lc_trk_g0_2
 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 323)  (13 323)  routing T_0_20.span12_horz_2 <X> T_0_20.lc_trk_g0_2
 (5 3)  (12 323)  (12 323)  routing T_0_20.span12_horz_2 <X> T_0_20.lc_trk_g0_2
 (7 3)  (10 323)  (10 323)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_2 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (10 5)  (7 325)  (7 325)  routing T_0_20.lc_trk_g1_2 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (11 6)  (6 326)  (6 326)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_t_14
 (12 6)  (5 326)  (5 326)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_t_14
 (13 7)  (4 327)  (4 327)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_b_2
 (14 7)  (3 327)  (3 327)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_b_2
 (4 8)  (13 328)  (13 328)  routing T_0_20.span4_horz_0 <X> T_0_20.lc_trk_g1_0
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 329)  (11 329)  routing T_0_20.span4_horz_0 <X> T_0_20.lc_trk_g1_0
 (7 9)  (10 329)  (10 329)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 330)  (13 330)  routing T_0_20.span12_horz_2 <X> T_0_20.lc_trk_g1_2
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_0 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (4 11)  (13 331)  (13 331)  routing T_0_20.span12_horz_2 <X> T_0_20.lc_trk_g1_2
 (5 11)  (12 331)  (12 331)  routing T_0_20.span12_horz_2 <X> T_0_20.lc_trk_g1_2
 (7 11)  (10 331)  (10 331)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (10 11)  (7 331)  (7 331)  routing T_0_20.lc_trk_g0_2 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_3_20

 (4 3)  (130 323)  (130 323)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_h_l_37
 (6 3)  (132 323)  (132 323)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_h_l_37


LogicTile_4_20

 (1 3)  (181 323)  (181 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (184 323)  (184 323)  routing T_4_20.sp4_v_b_7 <X> T_4_20.sp4_h_l_37


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (3 14)  (345 334)  (345 334)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_t_22
 (3 15)  (345 335)  (345 335)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_t_22


RAM_Tile_8_20

 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0


LogicTile_10_20

 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 334)  (532 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (47 14)  (539 334)  (539 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (540 334)  (540 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_20

 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_b_0
 (3 5)  (931 325)  (931 325)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_h_r_0


LogicTile_19_20

 (5 15)  (987 335)  (987 335)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_t_44


LogicTile_26_20

 (2 8)  (1350 328)  (1350 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_20

 (4 12)  (1514 332)  (1514 332)  routing T_29_20.sp4_h_l_44 <X> T_29_20.sp4_v_b_9
 (5 13)  (1515 333)  (1515 333)  routing T_29_20.sp4_h_l_44 <X> T_29_20.sp4_v_b_9


IO_Tile_0_19

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_b_0 <X> T_4_19.sp12_h_r_0
 (3 5)  (183 309)  (183 309)  routing T_4_19.sp12_v_b_0 <X> T_4_19.sp12_h_r_0


LogicTile_15_19

 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_h_l_23 <X> T_15_19.sp12_h_r_0


LogicTile_16_19

 (3 5)  (819 309)  (819 309)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_h_r_0
 (19 10)  (835 314)  (835 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_19_19

 (2 0)  (984 304)  (984 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_19

 (2 0)  (1038 304)  (1038 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (13 4)  (1157 308)  (1157 308)  routing T_22_19.sp4_h_l_40 <X> T_22_19.sp4_v_b_5
 (12 5)  (1156 309)  (1156 309)  routing T_22_19.sp4_h_l_40 <X> T_22_19.sp4_v_b_5


LogicTile_23_19

 (12 7)  (1210 311)  (1210 311)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_t_40


IO_Tile_33_19

 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 310)  (1731 310)  routing T_33_19.span4_vert_b_15 <X> T_33_19.lc_trk_g0_7
 (7 6)  (1733 310)  (1733 310)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 310)  (1734 310)  routing T_33_19.span4_vert_b_15 <X> T_33_19.lc_trk_g0_7
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_7 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g0_7 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (6 0)  (11 288)  (11 288)  routing T_0_18.span12_horz_17 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (8 1)  (9 289)  (9 289)  routing T_0_18.span12_horz_17 <X> T_0_18.lc_trk_g0_1
 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (13 290)  (13 290)  routing T_0_18.span4_vert_b_10 <X> T_0_18.lc_trk_g0_2
 (5 3)  (12 291)  (12 291)  routing T_0_18.span4_vert_b_10 <X> T_0_18.lc_trk_g0_2
 (7 3)  (10 291)  (10 291)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (11 4)  (6 292)  (6 292)  routing T_0_18.lc_trk_g1_2 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (10 5)  (7 293)  (7 293)  routing T_0_18.lc_trk_g1_2 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 298)  (13 298)  routing T_0_18.span4_vert_b_10 <X> T_0_18.lc_trk_g1_2
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (5 11)  (12 299)  (12 299)  routing T_0_18.span4_vert_b_10 <X> T_0_18.lc_trk_g1_2
 (7 11)  (10 299)  (10 299)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (7 299)  (7 299)  routing T_0_18.lc_trk_g0_2 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 10)  (183 298)  (183 298)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_h_l_22
 (3 11)  (183 299)  (183 299)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_h_l_22


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_10_18

 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_l_23
 (3 4)  (495 292)  (495 292)  routing T_10_18.sp12_v_t_23 <X> T_10_18.sp12_h_r_0


LogicTile_12_18

 (3 5)  (603 293)  (603 293)  routing T_12_18.sp12_h_l_23 <X> T_12_18.sp12_h_r_0


LogicTile_14_18

 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_18

 (6 0)  (822 288)  (822 288)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_b_0
 (2 4)  (818 292)  (818 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 11)  (819 299)  (819 299)  routing T_16_18.sp12_v_b_1 <X> T_16_18.sp12_h_l_22


LogicTile_17_18

 (11 5)  (885 293)  (885 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_h_r_5
 (13 5)  (887 293)  (887 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_h_r_5


LogicTile_18_18

 (11 0)  (939 288)  (939 288)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_v_b_2
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_l_23 <X> T_18_18.sp12_v_b_0
 (12 1)  (940 289)  (940 289)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_v_b_2
 (3 6)  (931 294)  (931 294)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_t_23
 (3 7)  (931 295)  (931 295)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_t_23
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_19_18

 (8 11)  (990 299)  (990 299)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_v_t_42


LogicTile_20_18

 (8 10)  (1044 298)  (1044 298)  routing T_20_18.sp4_v_t_36 <X> T_20_18.sp4_h_l_42
 (9 10)  (1045 298)  (1045 298)  routing T_20_18.sp4_v_t_36 <X> T_20_18.sp4_h_l_42
 (10 10)  (1046 298)  (1046 298)  routing T_20_18.sp4_v_t_36 <X> T_20_18.sp4_h_l_42


LogicTile_21_18

 (8 0)  (1098 288)  (1098 288)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_h_r_1
 (10 0)  (1100 288)  (1100 288)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_h_r_1


LogicTile_22_18

 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 288)  (1177 288)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (43 0)  (1187 288)  (1187 288)  LC_0 Logic Functioning bit
 (47 0)  (1191 288)  (1191 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 289)  (1175 289)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 292)  (1178 292)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (38 4)  (1182 292)  (1182 292)  LC_2 Logic Functioning bit
 (46 4)  (1190 292)  (1190 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (1159 293)  (1159 293)  routing T_22_18.sp4_v_t_5 <X> T_22_18.lc_trk_g1_0
 (16 5)  (1160 293)  (1160 293)  routing T_22_18.sp4_v_t_5 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 293)  (1174 293)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 293)  (1180 293)  LC_2 Logic Functioning bit
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (38 5)  (1182 293)  (1182 293)  LC_2 Logic Functioning bit
 (39 5)  (1183 293)  (1183 293)  LC_2 Logic Functioning bit
 (41 5)  (1185 293)  (1185 293)  LC_2 Logic Functioning bit
 (43 5)  (1187 293)  (1187 293)  LC_2 Logic Functioning bit
 (3 6)  (1147 294)  (1147 294)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_v_t_23
 (14 7)  (1158 295)  (1158 295)  routing T_22_18.sp12_h_r_20 <X> T_22_18.lc_trk_g1_4
 (16 7)  (1160 295)  (1160 295)  routing T_22_18.sp12_h_r_20 <X> T_22_18.lc_trk_g1_4
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.sp12_v_t_0 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1168 296)  (1168 296)  routing T_22_18.sp12_v_t_0 <X> T_22_18.lc_trk_g2_3
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 296)  (1175 296)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 296)  (1178 296)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (48 8)  (1192 296)  (1192 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (1158 297)  (1158 297)  routing T_22_18.sp12_v_b_16 <X> T_22_18.lc_trk_g2_0
 (16 9)  (1160 297)  (1160 297)  routing T_22_18.sp12_v_b_16 <X> T_22_18.lc_trk_g2_0
 (17 9)  (1161 297)  (1161 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (1165 297)  (1165 297)  routing T_22_18.sp12_v_t_0 <X> T_22_18.lc_trk_g2_3
 (28 9)  (1172 297)  (1172 297)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 297)  (1174 297)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (38 9)  (1182 297)  (1182 297)  LC_4 Logic Functioning bit
 (22 10)  (1166 298)  (1166 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1167 298)  (1167 298)  routing T_22_18.sp12_v_b_23 <X> T_22_18.lc_trk_g2_7
 (21 11)  (1165 299)  (1165 299)  routing T_22_18.sp12_v_b_23 <X> T_22_18.lc_trk_g2_7
 (14 15)  (1158 303)  (1158 303)  routing T_22_18.sp12_v_b_20 <X> T_22_18.lc_trk_g3_4
 (16 15)  (1160 303)  (1160 303)  routing T_22_18.sp12_v_b_20 <X> T_22_18.lc_trk_g3_4
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (1166 303)  (1166 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 303)  (1169 303)  routing T_22_18.sp4_r_v_b_46 <X> T_22_18.lc_trk_g3_6


LogicTile_24_18

 (3 6)  (1255 294)  (1255 294)  routing T_24_18.sp12_v_b_0 <X> T_24_18.sp12_v_t_23


RAM_Tile_25_18

 (11 5)  (1317 293)  (1317 293)  routing T_25_18.sp4_h_l_44 <X> T_25_18.sp4_h_r_5
 (13 5)  (1319 293)  (1319 293)  routing T_25_18.sp4_h_l_44 <X> T_25_18.sp4_h_r_5
 (4 13)  (1310 301)  (1310 301)  routing T_25_18.sp4_h_l_36 <X> T_25_18.sp4_h_r_9
 (6 13)  (1312 301)  (1312 301)  routing T_25_18.sp4_h_l_36 <X> T_25_18.sp4_h_r_9


LogicTile_26_18

 (3 1)  (1351 289)  (1351 289)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_b_0


LogicTile_29_18

 (5 0)  (1515 288)  (1515 288)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0
 (4 1)  (1514 289)  (1514 289)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0
 (13 4)  (1523 292)  (1523 292)  routing T_29_18.sp4_h_l_40 <X> T_29_18.sp4_v_b_5
 (12 5)  (1522 293)  (1522 293)  routing T_29_18.sp4_h_l_40 <X> T_29_18.sp4_v_b_5


LogicTile_31_18

 (19 2)  (1637 290)  (1637 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_18

 (14 1)  (1740 289)  (1740 289)  routing T_33_18.span4_vert_t_12 <X> T_33_18.span4_vert_b_0
 (13 7)  (1739 295)  (1739 295)  routing T_33_18.span4_horz_37 <X> T_33_18.span4_vert_b_2


IO_Tile_0_17

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (4 6)  (13 278)  (13 278)  routing T_0_17.span4_vert_b_14 <X> T_0_17.lc_trk_g0_6
 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (5 7)  (12 279)  (12 279)  routing T_0_17.span4_vert_b_14 <X> T_0_17.lc_trk_g0_6
 (7 7)  (10 279)  (10 279)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g0_6 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g0_6 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_10_17

 (3 5)  (495 277)  (495 277)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_h_r_0


LogicTile_17_17

 (8 3)  (882 275)  (882 275)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_36
 (9 3)  (883 275)  (883 275)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_36


LogicTile_18_17

 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_17

 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_v_t_23


LogicTile_22_17

 (3 7)  (1147 279)  (1147 279)  routing T_22_17.sp12_h_l_23 <X> T_22_17.sp12_v_t_23


LogicTile_30_17

 (3 3)  (1567 275)  (1567 275)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (14 3)  (1740 275)  (1740 275)  routing T_33_17.span4_vert_t_13 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 12)  (1731 284)  (1731 284)  routing T_33_17.span4_vert_b_5 <X> T_33_17.lc_trk_g1_5
 (7 12)  (1733 284)  (1733 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 285)  (1734 285)  routing T_33_17.span4_vert_b_5 <X> T_33_17.lc_trk_g1_5


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (4 2)  (13 258)  (13 258)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g0_2
 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 259)  (13 259)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g0_2
 (6 3)  (11 259)  (11 259)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g0_2
 (7 3)  (10 259)  (10 259)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (5 4)  (12 260)  (12 260)  routing T_0_16.span4_horz_37 <X> T_0_16.lc_trk_g0_5
 (6 4)  (11 260)  (11 260)  routing T_0_16.span4_horz_37 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span4_horz_37 <X> T_0_16.lc_trk_g0_5
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g0_2 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (11 7)  (6 263)  (6 263)  routing T_0_16.span4_vert_t_14 <X> T_0_16.span4_horz_37
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (4 14)  (13 270)  (13 270)  routing T_0_16.span4_vert_b_14 <X> T_0_16.lc_trk_g1_6
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit
 (5 15)  (12 271)  (12 271)  routing T_0_16.span4_vert_b_14 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_1_16

 (4 8)  (22 264)  (22 264)  routing T_1_16.sp4_h_l_37 <X> T_1_16.sp4_v_b_6
 (6 8)  (24 264)  (24 264)  routing T_1_16.sp4_h_l_37 <X> T_1_16.sp4_v_b_6
 (5 9)  (23 265)  (23 265)  routing T_1_16.sp4_h_l_37 <X> T_1_16.sp4_v_b_6


LogicTile_4_16

 (8 11)  (188 267)  (188 267)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_42
 (9 11)  (189 267)  (189 267)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_42
 (8 14)  (188 270)  (188 270)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_h_l_47
 (10 14)  (190 270)  (190 270)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_h_l_47


LogicTile_5_16

 (2 4)  (236 260)  (236 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


RAM_Tile_8_16

 (11 3)  (407 259)  (407 259)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_h_l_39
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_11_16

 (3 2)  (549 258)  (549 258)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_h_l_23
 (3 3)  (549 259)  (549 259)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_h_l_23


LogicTile_12_16

 (12 2)  (612 258)  (612 258)  routing T_12_16.sp4_v_b_2 <X> T_12_16.sp4_h_l_39
 (3 4)  (603 260)  (603 260)  routing T_12_16.sp12_v_t_23 <X> T_12_16.sp12_h_r_0


LogicTile_14_16

 (2 8)  (710 264)  (710 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_16

 (9 13)  (825 269)  (825 269)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_v_b_10


LogicTile_17_16

 (21 0)  (895 256)  (895 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (52 0)  (926 256)  (926 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp12_h_l_16 <X> T_17_16.lc_trk_g1_3
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (47 4)  (921 260)  (921 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp12_h_l_16 <X> T_17_16.lc_trk_g1_3
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp4_r_v_b_26 <X> T_17_16.lc_trk_g1_2
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (4 12)  (878 268)  (878 268)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_9
 (5 13)  (879 269)  (879 269)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_9
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_20_16

 (3 6)  (1039 262)  (1039 262)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_v_t_23
 (2 8)  (1038 264)  (1038 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_16

 (3 6)  (1147 262)  (1147 262)  routing T_22_16.sp12_v_b_0 <X> T_22_16.sp12_v_t_23


LogicTile_23_16

 (4 4)  (1202 260)  (1202 260)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_3
 (6 4)  (1204 260)  (1204 260)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_3
 (5 5)  (1203 261)  (1203 261)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_3


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_29_16

 (13 1)  (1523 257)  (1523 257)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_r_2


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (1730 264)  (1730 264)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 9)  (1731 265)  (1731 265)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (4 14)  (1730 270)  (1730 270)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g1_6
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_horz_39 <X> T_33_16.lc_trk_g1_7
 (6 14)  (1732 270)  (1732 270)  routing T_33_16.span4_horz_39 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 270)  (1734 270)  routing T_33_16.span4_horz_39 <X> T_33_16.lc_trk_g1_7
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_15

 (11 6)  (6 246)  (6 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14
 (12 6)  (5 246)  (5 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14
 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (4 3)  (130 243)  (130 243)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_37
 (6 3)  (132 243)  (132 243)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_37
 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (9 6)  (351 246)  (351 246)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_h_l_41
 (10 6)  (352 246)  (352 246)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_h_l_41


RAM_Tile_8_15

 (19 13)  (415 253)  (415 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_15

 (19 2)  (619 242)  (619 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_14_15

 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (2 12)  (710 252)  (710 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_15

 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 240)  (839 240)  routing T_16_15.sp12_h_l_16 <X> T_16_15.lc_trk_g0_3
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp12_h_l_16 <X> T_16_15.lc_trk_g0_3
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (14 4)  (830 244)  (830 244)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (14 5)  (830 245)  (830 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (48 5)  (864 245)  (864 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (51 6)  (867 246)  (867 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (837 247)  (837 247)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g1_7
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (48 8)  (864 248)  (864 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (868 248)  (868 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (0 12)  (816 252)  (816 252)  routing T_16_15.glb_netwk_2 <X> T_16_15.glb2local_3
 (1 12)  (817 252)  (817 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (2 12)  (818 252)  (818 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (16 14)  (832 254)  (832 254)  routing T_16_15.sp4_v_b_37 <X> T_16_15.lc_trk_g3_5
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 254)  (834 254)  routing T_16_15.sp4_v_b_37 <X> T_16_15.lc_trk_g3_5
 (18 15)  (834 255)  (834 255)  routing T_16_15.sp4_v_b_37 <X> T_16_15.lc_trk_g3_5


LogicTile_17_15

 (10 7)  (884 247)  (884 247)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_t_41


LogicTile_18_15

 (12 8)  (940 248)  (940 248)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_r_8


LogicTile_19_15

 (3 2)  (985 242)  (985 242)  routing T_19_15.sp12_v_t_23 <X> T_19_15.sp12_h_l_23
 (11 4)  (993 244)  (993 244)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_b_5
 (13 4)  (995 244)  (995 244)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_b_5
 (12 5)  (994 245)  (994 245)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_b_5


LogicTile_20_15

 (3 5)  (1039 245)  (1039 245)  routing T_20_15.sp12_h_l_23 <X> T_20_15.sp12_h_r_0


LogicTile_22_15

 (11 0)  (1155 240)  (1155 240)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (13 0)  (1157 240)  (1157 240)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (12 1)  (1156 241)  (1156 241)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 6)  (1351 246)  (1351 246)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23
 (3 7)  (1351 247)  (1351 247)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (2 8)  (1458 248)  (1458 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_31_15

 (5 0)  (1623 240)  (1623 240)  routing T_31_15.sp4_h_l_44 <X> T_31_15.sp4_h_r_0
 (12 0)  (1630 240)  (1630 240)  routing T_31_15.sp4_v_t_39 <X> T_31_15.sp4_h_r_2
 (4 1)  (1622 241)  (1622 241)  routing T_31_15.sp4_h_l_44 <X> T_31_15.sp4_h_r_0


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (4 6)  (1730 246)  (1730 246)  routing T_33_15.span4_vert_b_14 <X> T_33_15.lc_trk_g0_6
 (6 6)  (1732 246)  (1732 246)  routing T_33_15.span4_horz_15 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (1734 246)  (1734 246)  routing T_33_15.span4_horz_15 <X> T_33_15.lc_trk_g0_7
 (11 6)  (1737 246)  (1737 246)  routing T_33_15.span4_horz_13 <X> T_33_15.span4_vert_t_14
 (12 6)  (1738 246)  (1738 246)  routing T_33_15.span4_horz_13 <X> T_33_15.span4_vert_t_14
 (5 7)  (1731 247)  (1731 247)  routing T_33_15.span4_vert_b_14 <X> T_33_15.lc_trk_g0_6
 (7 7)  (1733 247)  (1733 247)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span4_horz_15 <X> T_33_15.lc_trk_g0_7
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_17_14

 (3 0)  (877 224)  (877 224)  routing T_17_14.sp12_v_t_23 <X> T_17_14.sp12_v_b_0


LogicTile_18_14

 (11 4)  (939 228)  (939 228)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_v_b_5
 (12 5)  (940 229)  (940 229)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_v_b_5


LogicTile_20_14

 (3 6)  (1039 230)  (1039 230)  routing T_20_14.sp12_v_b_0 <X> T_20_14.sp12_v_t_23


RAM_Tile_25_14

 (3 4)  (1309 228)  (1309 228)  routing T_25_14.sp12_v_t_23 <X> T_25_14.sp12_h_r_0


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


LogicTile_29_14

 (9 1)  (1519 225)  (1519 225)  routing T_29_14.sp4_v_t_40 <X> T_29_14.sp4_v_b_1
 (10 1)  (1520 225)  (1520 225)  routing T_29_14.sp4_v_t_40 <X> T_29_14.sp4_v_b_1


LogicTile_30_14

 (3 6)  (1567 230)  (1567 230)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_v_t_23


LogicTile_31_14

 (2 4)  (1620 228)  (1620 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_14

 (14 0)  (1740 224)  (1740 224)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_horz_1
 (14 1)  (1740 225)  (1740 225)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_vert_b_0
 (12 2)  (1738 226)  (1738 226)  routing T_33_14.span4_horz_31 <X> T_33_14.span4_vert_t_13
 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_13 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 228)  (1734 228)  routing T_33_14.span4_vert_b_13 <X> T_33_14.lc_trk_g0_5
 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 232)  (1732 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (7 8)  (1733 232)  (1733 232)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 232)  (1734 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_1 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_15_13

 (2 12)  (764 220)  (764 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_13

 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (9 11)  (883 219)  (883 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (10 11)  (884 219)  (884 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42


LogicTile_18_13

 (13 12)  (941 220)  (941 220)  routing T_18_13.sp4_h_l_46 <X> T_18_13.sp4_v_b_11
 (12 13)  (940 221)  (940 221)  routing T_18_13.sp4_h_l_46 <X> T_18_13.sp4_v_b_11
 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (9 15)  (937 223)  (937 223)  routing T_18_13.sp4_v_b_2 <X> T_18_13.sp4_v_t_47
 (10 15)  (938 223)  (938 223)  routing T_18_13.sp4_v_b_2 <X> T_18_13.sp4_v_t_47


LogicTile_22_13

 (28 2)  (1172 210)  (1172 210)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 210)  (1173 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 210)  (1175 210)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 210)  (1177 210)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 210)  (1178 210)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 210)  (1180 210)  LC_1 Logic Functioning bit
 (37 2)  (1181 210)  (1181 210)  LC_1 Logic Functioning bit
 (38 2)  (1182 210)  (1182 210)  LC_1 Logic Functioning bit
 (39 2)  (1183 210)  (1183 210)  LC_1 Logic Functioning bit
 (41 2)  (1185 210)  (1185 210)  LC_1 Logic Functioning bit
 (43 2)  (1187 210)  (1187 210)  LC_1 Logic Functioning bit
 (46 2)  (1190 210)  (1190 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (1170 211)  (1170 211)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 211)  (1172 211)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 211)  (1173 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 211)  (1174 211)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 211)  (1175 211)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 211)  (1180 211)  LC_1 Logic Functioning bit
 (38 3)  (1182 211)  (1182 211)  LC_1 Logic Functioning bit
 (22 8)  (1166 216)  (1166 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1167 216)  (1167 216)  routing T_22_13.sp12_v_b_19 <X> T_22_13.lc_trk_g2_3
 (25 8)  (1169 216)  (1169 216)  routing T_22_13.sp4_v_b_26 <X> T_22_13.lc_trk_g2_2
 (26 8)  (1170 216)  (1170 216)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 216)  (1172 216)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 216)  (1173 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 216)  (1175 216)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 216)  (1176 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 216)  (1177 216)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 216)  (1180 216)  LC_4 Logic Functioning bit
 (37 8)  (1181 216)  (1181 216)  LC_4 Logic Functioning bit
 (38 8)  (1182 216)  (1182 216)  LC_4 Logic Functioning bit
 (39 8)  (1183 216)  (1183 216)  LC_4 Logic Functioning bit
 (41 8)  (1185 216)  (1185 216)  LC_4 Logic Functioning bit
 (43 8)  (1187 216)  (1187 216)  LC_4 Logic Functioning bit
 (52 8)  (1196 216)  (1196 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (1165 217)  (1165 217)  routing T_22_13.sp12_v_b_19 <X> T_22_13.lc_trk_g2_3
 (22 9)  (1166 217)  (1166 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1167 217)  (1167 217)  routing T_22_13.sp4_v_b_26 <X> T_22_13.lc_trk_g2_2
 (26 9)  (1170 217)  (1170 217)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 217)  (1172 217)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 217)  (1173 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 217)  (1174 217)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 217)  (1175 217)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 217)  (1181 217)  LC_4 Logic Functioning bit
 (39 9)  (1183 217)  (1183 217)  LC_4 Logic Functioning bit
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1165 219)  (1165 219)  routing T_22_13.sp4_r_v_b_39 <X> T_22_13.lc_trk_g2_7
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 219)  (1169 219)  routing T_22_13.sp4_r_v_b_38 <X> T_22_13.lc_trk_g2_6
 (22 14)  (1166 222)  (1166 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 222)  (1167 222)  routing T_22_13.sp12_v_b_23 <X> T_22_13.lc_trk_g3_7
 (21 15)  (1165 223)  (1165 223)  routing T_22_13.sp12_v_b_23 <X> T_22_13.lc_trk_g3_7


RAM_Tile_25_13

 (9 12)  (1315 220)  (1315 220)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_h_r_10
 (10 12)  (1316 220)  (1316 220)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_h_r_10


LogicTile_29_13

 (8 5)  (1518 213)  (1518 213)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_v_b_4
 (9 5)  (1519 213)  (1519 213)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_v_b_4
 (10 5)  (1520 213)  (1520 213)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_v_b_4


LogicTile_30_13

 (3 3)  (1567 211)  (1567 211)  routing T_30_13.sp12_v_b_0 <X> T_30_13.sp12_h_l_23


LogicTile_32_13

 (3 6)  (1675 214)  (1675 214)  routing T_32_13.sp12_v_b_0 <X> T_32_13.sp12_v_t_23


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span4_horz_37 <X> T_0_12.lc_trk_g0_5
 (6 4)  (11 196)  (11 196)  routing T_0_12.span4_horz_37 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (9 196)  (9 196)  routing T_0_12.span4_horz_37 <X> T_0_12.lc_trk_g0_5
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (13 7)  (4 199)  (4 199)  routing T_0_12.span4_horz_37 <X> T_0_12.span4_vert_b_2
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 202)  (6 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_horz_37 <X> T_0_12.lc_trk_g1_5
 (6 12)  (11 204)  (11 204)  routing T_0_12.span4_horz_37 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span4_horz_37 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_1_12

 (5 2)  (23 194)  (23 194)  routing T_1_12.sp4_v_t_43 <X> T_1_12.sp4_h_l_37
 (4 3)  (22 195)  (22 195)  routing T_1_12.sp4_v_t_43 <X> T_1_12.sp4_h_l_37
 (6 3)  (24 195)  (24 195)  routing T_1_12.sp4_v_t_43 <X> T_1_12.sp4_h_l_37


LogicTile_10_12

 (3 5)  (495 197)  (495 197)  routing T_10_12.sp12_h_l_23 <X> T_10_12.sp12_h_r_0


LogicTile_12_12

 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0


LogicTile_16_12

 (11 4)  (827 196)  (827 196)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_v_b_5
 (13 4)  (829 196)  (829 196)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_v_b_5
 (9 12)  (825 204)  (825 204)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_r_10


LogicTile_17_12

 (3 4)  (877 196)  (877 196)  routing T_17_12.sp12_v_t_23 <X> T_17_12.sp12_h_r_0
 (4 12)  (878 204)  (878 204)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_v_b_9


LogicTile_18_12

 (19 2)  (947 194)  (947 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (52 6)  (980 198)  (980 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (950 199)  (950 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 199)  (951 199)  routing T_18_12.sp4_v_b_22 <X> T_18_12.lc_trk_g1_6
 (24 7)  (952 199)  (952 199)  routing T_18_12.sp4_v_b_22 <X> T_18_12.lc_trk_g1_6
 (26 7)  (954 199)  (954 199)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 199)  (965 199)  LC_3 Logic Functioning bit
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (47 10)  (975 202)  (975 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (16 14)  (944 206)  (944 206)  routing T_18_12.sp4_v_t_16 <X> T_18_12.lc_trk_g3_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 206)  (946 206)  routing T_18_12.sp4_v_t_16 <X> T_18_12.lc_trk_g3_5
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp12_v_b_23 <X> T_18_12.lc_trk_g3_7
 (14 15)  (942 207)  (942 207)  routing T_18_12.sp4_r_v_b_44 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp12_v_b_23 <X> T_18_12.lc_trk_g3_7


LogicTile_20_12

 (2 8)  (1038 200)  (1038 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_12

 (3 7)  (1147 199)  (1147 199)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_v_t_23


LogicTile_23_12

 (11 2)  (1209 194)  (1209 194)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_v_t_39


LogicTile_26_12

 (2 10)  (1350 202)  (1350 202)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0
 (13 8)  (1523 200)  (1523 200)  routing T_29_12.sp4_h_l_45 <X> T_29_12.sp4_v_b_8
 (12 9)  (1522 201)  (1522 201)  routing T_29_12.sp4_h_l_45 <X> T_29_12.sp4_v_b_8


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 180)  (6 180)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 183)  (13 183)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g0_6
 (5 7)  (12 183)  (12 183)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g0_6
 (7 7)  (10 183)  (10 183)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 186)  (7 186)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (10 11)  (7 187)  (7 187)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (4 15)  (13 191)  (13 191)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g1_6
 (5 15)  (12 191)  (12 191)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g1_6
 (7 15)  (10 191)  (10 191)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_16_11

 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_11

 (3 7)  (931 183)  (931 183)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_v_t_23
 (19 8)  (947 184)  (947 184)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (947 186)  (947 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 12)  (931 188)  (931 188)  routing T_18_11.sp12_v_t_22 <X> T_18_11.sp12_h_r_1


LogicTile_19_11

 (11 8)  (993 184)  (993 184)  routing T_19_11.sp4_v_t_40 <X> T_19_11.sp4_v_b_8
 (12 9)  (994 185)  (994 185)  routing T_19_11.sp4_v_t_40 <X> T_19_11.sp4_v_b_8
 (5 15)  (987 191)  (987 191)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_t_44


LogicTile_30_11

 (3 9)  (1567 185)  (1567 185)  routing T_30_11.sp12_h_l_22 <X> T_30_11.sp12_v_b_1


IO_Tile_0_10

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_17_10

 (3 0)  (877 160)  (877 160)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_v_b_0


LogicTile_18_10

 (3 4)  (931 164)  (931 164)  routing T_18_10.sp12_v_b_0 <X> T_18_10.sp12_h_r_0
 (13 4)  (941 164)  (941 164)  routing T_18_10.sp4_v_t_40 <X> T_18_10.sp4_v_b_5
 (3 5)  (931 165)  (931 165)  routing T_18_10.sp12_v_b_0 <X> T_18_10.sp12_h_r_0


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_29_10

 (9 0)  (1519 160)  (1519 160)  routing T_29_10.sp4_v_t_36 <X> T_29_10.sp4_h_r_1


LogicTile_30_10

 (3 1)  (1567 161)  (1567 161)  routing T_30_10.sp12_h_l_23 <X> T_30_10.sp12_v_b_0
 (3 6)  (1567 166)  (1567 166)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23
 (3 7)  (1567 167)  (1567 167)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23


IO_Tile_33_10

 (14 0)  (1740 160)  (1740 160)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_horz_1
 (14 1)  (1740 161)  (1740 161)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_vert_b_0
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 168)  (1732 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (7 8)  (1733 168)  (1733 168)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 168)  (1734 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_1 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 172)  (1730 172)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (5 13)  (1731 173)  (1731 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (3 0)  (603 144)  (603 144)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_b_0
 (3 1)  (603 145)  (603 145)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_b_0


LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (0 0)  (816 144)  (816 144)  Negative Clock bit

 (26 0)  (842 144)  (842 144)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (40 0)  (856 144)  (856 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (42 0)  (858 144)  (858 144)  LC_0 Logic Functioning bit
 (43 0)  (859 144)  (859 144)  LC_0 Logic Functioning bit
 (45 0)  (861 144)  (861 144)  LC_0 Logic Functioning bit
 (47 0)  (863 144)  (863 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 145)  (842 145)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 145)  (843 145)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 145)  (844 145)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (40 1)  (856 145)  (856 145)  LC_0 Logic Functioning bit
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (43 1)  (859 145)  (859 145)  LC_0 Logic Functioning bit
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_2 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (15 13)  (831 157)  (831 157)  routing T_16_9.sp4_v_t_29 <X> T_16_9.lc_trk_g3_0
 (16 13)  (832 157)  (832 157)  routing T_16_9.sp4_v_t_29 <X> T_16_9.lc_trk_g3_0
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 158)  (839 158)  routing T_16_9.sp12_v_t_12 <X> T_16_9.lc_trk_g3_7


LogicTile_17_9

 (25 0)  (899 144)  (899 144)  routing T_17_9.sp4_v_b_2 <X> T_17_9.lc_trk_g0_2
 (22 1)  (896 145)  (896 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 145)  (897 145)  routing T_17_9.sp4_v_b_2 <X> T_17_9.lc_trk_g0_2
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 146)  (905 146)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 146)  (907 146)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 146)  (908 146)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (52 2)  (926 146)  (926 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (901 147)  (901 147)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 147)  (902 147)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 147)  (904 147)  routing T_17_9.lc_trk_g0_2 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (37 3)  (911 147)  (911 147)  LC_1 Logic Functioning bit
 (38 3)  (912 147)  (912 147)  LC_1 Logic Functioning bit
 (39 3)  (913 147)  (913 147)  LC_1 Logic Functioning bit
 (41 3)  (915 147)  (915 147)  LC_1 Logic Functioning bit
 (43 3)  (917 147)  (917 147)  LC_1 Logic Functioning bit
 (15 4)  (889 148)  (889 148)  routing T_17_9.sp4_v_b_17 <X> T_17_9.lc_trk_g1_1
 (16 4)  (890 148)  (890 148)  routing T_17_9.sp4_v_b_17 <X> T_17_9.lc_trk_g1_1
 (17 4)  (891 148)  (891 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (900 148)  (900 148)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 148)  (904 148)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 148)  (907 148)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 148)  (908 148)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (38 4)  (912 148)  (912 148)  LC_2 Logic Functioning bit
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (43 4)  (917 148)  (917 148)  LC_2 Logic Functioning bit
 (26 5)  (900 149)  (900 149)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 149)  (901 149)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 149)  (902 149)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 149)  (903 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 149)  (911 149)  LC_2 Logic Functioning bit
 (39 5)  (913 149)  (913 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (43 5)  (917 149)  (917 149)  LC_2 Logic Functioning bit
 (46 5)  (920 149)  (920 149)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 7)  (889 151)  (889 151)  routing T_17_9.sp4_v_t_9 <X> T_17_9.lc_trk_g1_4
 (16 7)  (890 151)  (890 151)  routing T_17_9.sp4_v_t_9 <X> T_17_9.lc_trk_g1_4
 (17 7)  (891 151)  (891 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (28 10)  (902 154)  (902 154)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 154)  (903 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 154)  (904 154)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 154)  (908 154)  routing T_17_9.lc_trk_g1_1 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (37 10)  (911 154)  (911 154)  LC_5 Logic Functioning bit
 (38 10)  (912 154)  (912 154)  LC_5 Logic Functioning bit
 (39 10)  (913 154)  (913 154)  LC_5 Logic Functioning bit
 (41 10)  (915 154)  (915 154)  LC_5 Logic Functioning bit
 (43 10)  (917 154)  (917 154)  LC_5 Logic Functioning bit
 (52 10)  (926 154)  (926 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (889 155)  (889 155)  routing T_17_9.sp4_v_t_33 <X> T_17_9.lc_trk_g2_4
 (16 11)  (890 155)  (890 155)  routing T_17_9.sp4_v_t_33 <X> T_17_9.lc_trk_g2_4
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (901 155)  (901 155)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 155)  (902 155)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 155)  (903 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 155)  (910 155)  LC_5 Logic Functioning bit
 (38 11)  (912 155)  (912 155)  LC_5 Logic Functioning bit
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (17 14)  (891 158)  (891 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (892 159)  (892 159)  routing T_17_9.sp4_r_v_b_45 <X> T_17_9.lc_trk_g3_5
 (21 15)  (895 159)  (895 159)  routing T_17_9.sp4_r_v_b_47 <X> T_17_9.lc_trk_g3_7


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9

 (9 8)  (1099 152)  (1099 152)  routing T_21_9.sp4_h_l_41 <X> T_21_9.sp4_h_r_7
 (10 8)  (1100 152)  (1100 152)  routing T_21_9.sp4_h_l_41 <X> T_21_9.sp4_h_r_7


LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (8 8)  (1314 152)  (1314 152)  routing T_25_9.sp4_h_l_42 <X> T_25_9.sp4_h_r_7


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (19 2)  (1529 146)  (1529 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 5)  (1519 149)  (1519 149)  routing T_29_9.sp4_v_t_41 <X> T_29_9.sp4_v_b_4
 (8 9)  (1518 153)  (1518 153)  routing T_29_9.sp4_h_l_42 <X> T_29_9.sp4_v_b_7
 (9 9)  (1519 153)  (1519 153)  routing T_29_9.sp4_h_l_42 <X> T_29_9.sp4_v_b_7


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (14 7)  (3 135)  (3 135)  routing T_0_8.span4_vert_t_14 <X> T_0_8.span4_vert_b_2
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (8 2)  (188 130)  (188 130)  routing T_4_8.sp4_h_r_1 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (10 2)  (406 130)  (406 130)  routing T_8_8.sp4_v_b_8 <X> T_8_8.sp4_h_l_36


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (26 2)  (954 130)  (954 130)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 130)  (955 130)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 130)  (956 130)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 130)  (957 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 130)  (958 130)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 130)  (959 130)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 130)  (960 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 130)  (961 130)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 130)  (962 130)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 130)  (964 130)  LC_1 Logic Functioning bit
 (38 2)  (966 130)  (966 130)  LC_1 Logic Functioning bit
 (52 2)  (980 130)  (980 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (956 131)  (956 131)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 131)  (957 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 131)  (958 131)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 131)  (964 131)  LC_1 Logic Functioning bit
 (37 3)  (965 131)  (965 131)  LC_1 Logic Functioning bit
 (38 3)  (966 131)  (966 131)  LC_1 Logic Functioning bit
 (39 3)  (967 131)  (967 131)  LC_1 Logic Functioning bit
 (41 3)  (969 131)  (969 131)  LC_1 Logic Functioning bit
 (43 3)  (971 131)  (971 131)  LC_1 Logic Functioning bit
 (26 4)  (954 132)  (954 132)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 132)  (956 132)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 132)  (957 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 132)  (958 132)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 132)  (960 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 132)  (961 132)  routing T_18_8.lc_trk_g3_0 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 132)  (962 132)  routing T_18_8.lc_trk_g3_0 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 132)  (964 132)  LC_2 Logic Functioning bit
 (37 4)  (965 132)  (965 132)  LC_2 Logic Functioning bit
 (38 4)  (966 132)  (966 132)  LC_2 Logic Functioning bit
 (39 4)  (967 132)  (967 132)  LC_2 Logic Functioning bit
 (41 4)  (969 132)  (969 132)  LC_2 Logic Functioning bit
 (43 4)  (971 132)  (971 132)  LC_2 Logic Functioning bit
 (51 4)  (979 132)  (979 132)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (956 133)  (956 133)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 133)  (957 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 133)  (965 133)  LC_2 Logic Functioning bit
 (39 5)  (967 133)  (967 133)  LC_2 Logic Functioning bit
 (16 10)  (944 138)  (944 138)  routing T_18_8.sp4_v_t_16 <X> T_18_8.lc_trk_g2_5
 (17 10)  (945 138)  (945 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (946 138)  (946 138)  routing T_18_8.sp4_v_t_16 <X> T_18_8.lc_trk_g2_5
 (14 11)  (942 139)  (942 139)  routing T_18_8.sp12_v_b_20 <X> T_18_8.lc_trk_g2_4
 (16 11)  (944 139)  (944 139)  routing T_18_8.sp12_v_b_20 <X> T_18_8.lc_trk_g2_4
 (17 11)  (945 139)  (945 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (14 13)  (942 141)  (942 141)  routing T_18_8.sp12_v_b_16 <X> T_18_8.lc_trk_g3_0
 (16 13)  (944 141)  (944 141)  routing T_18_8.sp12_v_b_16 <X> T_18_8.lc_trk_g3_0
 (17 13)  (945 141)  (945 141)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (17 14)  (945 142)  (945 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (950 142)  (950 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (18 15)  (946 143)  (946 143)  routing T_18_8.sp4_r_v_b_45 <X> T_18_8.lc_trk_g3_5


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (13 8)  (1523 136)  (1523 136)  routing T_29_8.sp4_v_t_45 <X> T_29_8.sp4_v_b_8


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_v_t_23


RAM_Tile_8_7

 (19 8)  (415 120)  (415 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_t_8


LogicTile_16_7

 (3 0)  (819 112)  (819 112)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_v_b_0


LogicTile_30_7

 (19 5)  (1583 117)  (1583 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (4 2)  (13 98)  (13 98)  routing T_0_6.span4_vert_b_10 <X> T_0_6.lc_trk_g0_2
 (5 3)  (12 99)  (12 99)  routing T_0_6.span4_vert_b_10 <X> T_0_6.lc_trk_g0_2
 (7 3)  (10 99)  (10 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (10 5)  (7 101)  (7 101)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 105)  (13 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (6 9)  (11 105)  (11 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 106)  (13 106)  routing T_0_6.span4_vert_b_10 <X> T_0_6.lc_trk_g1_2
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (5 11)  (12 107)  (12 107)  routing T_0_6.span4_vert_b_10 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (7 107)  (7 107)  routing T_0_6.lc_trk_g0_2 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (6 12)  (11 108)  (11 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (13 11)  (139 107)  (139 107)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_45


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0
 (12 10)  (192 106)  (192 106)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_45


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_10_6

 (3 6)  (495 102)  (495 102)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23


LogicTile_12_6

 (3 6)  (603 102)  (603 102)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23
 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (710 108)  (710 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_6

 (10 7)  (884 103)  (884 103)  routing T_17_6.sp4_h_l_46 <X> T_17_6.sp4_v_t_41
 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1
 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_22_6

 (3 2)  (1147 98)  (1147 98)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 3)  (1147 99)  (1147 99)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 6)  (1147 102)  (1147 102)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23
 (3 7)  (1147 103)  (1147 103)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23


LogicTile_24_6

 (3 2)  (1255 98)  (1255 98)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 3)  (1255 99)  (1255 99)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 6)  (1255 102)  (1255 102)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_v_t_23
 (3 7)  (1255 103)  (1255 103)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_v_t_23


LogicTile_26_6

 (3 4)  (1351 100)  (1351 100)  routing T_26_6.sp12_v_t_23 <X> T_26_6.sp12_h_r_0


LogicTile_28_6

 (2 14)  (1458 110)  (1458 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_6

 (10 8)  (1520 104)  (1520 104)  routing T_29_6.sp4_v_t_39 <X> T_29_6.sp4_h_r_7


LogicTile_31_6

 (4 9)  (1622 105)  (1622 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6
 (6 9)  (1624 105)  (1624 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6


IO_Tile_33_6

 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (14 0)  (1740 96)  (1740 96)  routing T_33_6.span4_vert_t_12 <X> T_33_6.span4_horz_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (13 1)  (1739 97)  (1739 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (14 1)  (1740 97)  (1740 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (4 3)  (1730 99)  (1730 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 101)  (1743 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span12_horz_12 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g1_6 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 84)  (6 84)  routing T_0_5.lc_trk_g1_6 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g1_6 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 86)  (13 86)  routing T_0_5.span4_vert_b_14 <X> T_0_5.lc_trk_g0_6
 (5 7)  (12 87)  (12 87)  routing T_0_5.span4_vert_b_14 <X> T_0_5.lc_trk_g0_6
 (7 7)  (10 87)  (10 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (4 14)  (13 94)  (13 94)  routing T_0_5.span4_vert_b_14 <X> T_0_5.lc_trk_g1_6
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit
 (5 15)  (12 95)  (12 95)  routing T_0_5.span4_vert_b_14 <X> T_0_5.lc_trk_g1_6
 (7 15)  (10 95)  (10 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


LogicTile_12_5

 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_h_r_0


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_5

 (2 0)  (818 80)  (818 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_17_5

 (11 2)  (885 82)  (885 82)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_39


LogicTile_18_5

 (3 12)  (931 92)  (931 92)  routing T_18_5.sp12_v_t_22 <X> T_18_5.sp12_h_r_1


LogicTile_19_5

 (10 15)  (992 95)  (992 95)  routing T_19_5.sp4_h_l_40 <X> T_19_5.sp4_v_t_47


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (3 4)  (1147 84)  (1147 84)  routing T_22_5.sp12_v_t_23 <X> T_22_5.sp12_h_r_0


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_27_5

 (2 10)  (1404 90)  (1404 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_v_t_42 <X> T_29_5.sp4_h_r_0
 (9 4)  (1519 84)  (1519 84)  routing T_29_5.sp4_v_t_41 <X> T_29_5.sp4_h_r_4


LogicTile_30_5

 (11 0)  (1575 80)  (1575 80)  routing T_30_5.sp4_h_l_45 <X> T_30_5.sp4_v_b_2
 (13 0)  (1577 80)  (1577 80)  routing T_30_5.sp4_h_l_45 <X> T_30_5.sp4_v_b_2
 (12 1)  (1576 81)  (1576 81)  routing T_30_5.sp4_h_l_45 <X> T_30_5.sp4_v_b_2
 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (2 12)  (1674 92)  (1674 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (6 0)  (1732 80)  (1732 80)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (8 1)  (1734 81)  (1734 81)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (5 7)  (1731 87)  (1731 87)  routing T_33_5.span4_horz_22 <X> T_33_5.lc_trk_g0_6
 (6 7)  (1732 87)  (1732 87)  routing T_33_5.span4_horz_22 <X> T_33_5.lc_trk_g0_6
 (7 7)  (1733 87)  (1733 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_22 lc_trk_g0_6
 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (14 6)  (3 70)  (3 70)  routing T_0_4.span4_vert_t_14 <X> T_0_4.span4_horz_13
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 76)  (11 76)  routing T_0_4.span4_horz_13 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_13 lc_trk_g1_5
 (8 12)  (9 76)  (9 76)  routing T_0_4.span4_horz_13 <X> T_0_4.lc_trk_g1_5
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (8 13)  (9 77)  (9 77)  routing T_0_4.span4_horz_13 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (3 6)  (399 70)  (399 70)  routing T_8_4.sp12_h_r_0 <X> T_8_4.sp12_v_t_23
 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_r_0 <X> T_8_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_16_4

 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_20_4

 (3 2)  (1039 66)  (1039 66)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_h_l_23
 (3 3)  (1039 67)  (1039 67)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_h_l_23
 (3 6)  (1039 70)  (1039 70)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23


LogicTile_22_4

 (3 6)  (1147 70)  (1147 70)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_v_t_23
 (3 7)  (1147 71)  (1147 71)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_29_4

 (10 0)  (1520 64)  (1520 64)  routing T_29_4.sp4_v_t_45 <X> T_29_4.sp4_h_r_1


LogicTile_30_4

 (12 4)  (1576 68)  (1576 68)  routing T_30_4.sp4_v_t_40 <X> T_30_4.sp4_h_r_5


LogicTile_32_4

 (3 2)  (1675 66)  (1675 66)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23
 (3 3)  (1675 67)  (1675 67)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (1743 65)  (1743 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (16 8)  (1742 72)  (1742 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 76)  (1730 76)  routing T_33_4.span4_horz_36 <X> T_33_4.lc_trk_g1_4
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_horz_29 <X> T_33_4.lc_trk_g1_5
 (6 12)  (1732 76)  (1732 76)  routing T_33_4.span4_horz_29 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_29 lc_trk_g1_5
 (5 13)  (1731 77)  (1731 77)  routing T_33_4.span4_horz_36 <X> T_33_4.lc_trk_g1_4
 (6 13)  (1732 77)  (1732 77)  routing T_33_4.span4_horz_36 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_horz_29 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_18_3

 (3 6)  (931 54)  (931 54)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23
 (3 7)  (931 55)  (931 55)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_30_3

 (3 2)  (1567 50)  (1567 50)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23
 (3 3)  (1567 51)  (1567 51)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23
 (19 6)  (1583 54)  (1583 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_3

 (4 4)  (1730 52)  (1730 52)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (5 5)  (1731 53)  (1731 53)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (7 5)  (1733 53)  (1733 53)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (16 9)  (1742 57)  (1742 57)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g0_4 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


LogicTile_3_2

 (4 6)  (130 38)  (130 38)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38
 (5 7)  (131 39)  (131 39)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_17_2

 (3 4)  (877 36)  (877 36)  routing T_17_2.sp12_v_t_23 <X> T_17_2.sp12_h_r_0
 (3 12)  (877 44)  (877 44)  routing T_17_2.sp12_v_t_22 <X> T_17_2.sp12_h_r_1


LogicTile_20_2

 (3 6)  (1039 38)  (1039 38)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23


LogicTile_21_2

 (2 0)  (1092 32)  (1092 32)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_2

 (11 12)  (1263 44)  (1263 44)  routing T_24_2.sp4_h_l_40 <X> T_24_2.sp4_v_b_11
 (13 12)  (1265 44)  (1265 44)  routing T_24_2.sp4_h_l_40 <X> T_24_2.sp4_v_b_11
 (12 13)  (1264 45)  (1264 45)  routing T_24_2.sp4_h_l_40 <X> T_24_2.sp4_v_b_11


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (3 13)  (1513 45)  (1513 45)  routing T_29_2.sp12_h_l_22 <X> T_29_2.sp12_h_r_1


LogicTile_30_2

 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23


IO_Tile_33_2

 (6 0)  (1732 32)  (1732 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 32)  (1734 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (14 0)  (1740 32)  (1740 32)  routing T_33_2.span4_vert_t_12 <X> T_33_2.span4_horz_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (14 1)  (1740 33)  (1740 33)  routing T_33_2.span4_vert_t_12 <X> T_33_2.span4_vert_b_0
 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 40)  (1734 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span12_horz_6 <X> T_33_2.lc_trk_g1_6
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit
 (4 15)  (1730 47)  (1730 47)  routing T_33_2.span12_horz_6 <X> T_33_2.lc_trk_g1_6
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span12_horz_6 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


IO_Tile_0_1

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


LogicTile_30_1

 (12 0)  (1576 16)  (1576 16)  routing T_30_1.sp4_v_t_39 <X> T_30_1.sp4_h_r_2
 (3 6)  (1567 22)  (1567 22)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23
 (3 7)  (1567 23)  (1567 23)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23


LogicTile_32_1

 (3 6)  (1675 22)  (1675 22)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23
 (3 7)  (1675 23)  (1675 23)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (1730 19)  (1730 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (4 5)  (1730 21)  (1730 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 29)  (1730 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_4_0

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (205 5)  (205 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (4 8)  (304 7)  (304 7)  routing T_6_0.span4_horz_r_8 <X> T_6_0.lc_trk_g1_0
 (5 9)  (305 6)  (305 6)  routing T_6_0.span4_horz_r_8 <X> T_6_0.lc_trk_g1_0
 (7 9)  (307 6)  (307 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_0 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (4 14)  (358 0)  (358 0)  routing T_7_0.span4_horz_r_14 <X> T_7_0.lc_trk_g1_6
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit
 (5 15)  (359 1)  (359 1)  routing T_7_0.span4_horz_r_14 <X> T_7_0.lc_trk_g1_6
 (7 15)  (361 1)  (361 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_12_0

 (4 9)  (616 6)  (616 6)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g1_0
 (6 9)  (618 6)  (618 6)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (12 10)  (850 4)  (850 4)  routing T_16_0.lc_trk_g1_4 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g1_4 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (834 2)  (834 2)  routing T_16_0.span12_vert_12 <X> T_16_0.lc_trk_g1_4
 (7 13)  (835 2)  (835 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (6 10)  (892 4)  (892 4)  routing T_17_0.span12_vert_19 <X> T_17_0.lc_trk_g1_3
 (7 10)  (893 4)  (893 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (8 11)  (894 5)  (894 5)  routing T_17_0.span12_vert_19 <X> T_17_0.lc_trk_g1_3


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_6 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_6 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 7)  (1269 9)  (1269 9)  routing T_24_0.span4_vert_22 <X> T_24_0.lc_trk_g0_6
 (6 7)  (1270 9)  (1270 9)  routing T_24_0.span4_vert_22 <X> T_24_0.lc_trk_g0_6
 (7 7)  (1271 9)  (1271 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6


IO_Tile_30_0

 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_43 <X> T_30_0.span4_horz_r_3

