Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar 19 13:41:35 2021
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cw305_ecc_p256_pmul_top_timing_summary_routed.rpt -pb cw305_ecc_p256_pmul_top_timing_summary_routed.pb -rpx cw305_ecc_p256_pmul_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cw305_ecc_p256_pmul_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                34685        0.051        0.000                      0                34669        3.870        0.000                       0                 17159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
pll_clk1                                                                                    {0.000 10.000}     20.000          50.000          
tio_clkin                                                                                   {0.000 10.000}     20.000          50.000          
usb_clk                                                                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.572        0.000                      0                  933        0.092        0.000                      0                  933       15.370        0.000                       0                   487  
pll_clk1                                                                                                                                                                                                                                     18.408        0.000                       0                     1  
tio_clkin                                                                                         4.228        0.000                      0                15167        0.051        0.000                      0                15167        9.146        0.000                       0                  7124  
usb_clk                                                                                           0.843        0.000                      0                16627        0.060        0.000                      0                16627        3.870        0.000                       0                  9547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
usb_clk                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.937        0.000                      0                    8                                                                        
usb_clk                                                                                     tio_clkin                                                                                         1.813        0.000                      0                 1716        0.089        0.000                      0                 1716  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  usb_clk                                                                                          31.955        0.000                      0                    8                                                                        
tio_clkin                                                                                   usb_clk                                                                                           6.695        0.000                      0                  514        0.158        0.000                      0                  514  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.889        0.000                      0                  100        0.331        0.000                      0                  100  
**async_default**                                                                           usb_clk                                                                                     tio_clkin                                                                                         4.188        0.000                      0                  289        0.998        0.000                      0                  289  
**async_default**                                                                           usb_clk                                                                                     usb_clk                                                                                           7.553        0.000                      0                   97        0.314        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.443ns (26.610%)  route 3.980ns (73.390%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 35.781 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.825     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y118        LUT4 (Prop_lut4_I1_O)        0.242     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.672     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.105     6.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.943     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.105     7.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.540     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X36Y119        LUT6 (Prop_lut6_I0_O)        0.105     8.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.248    35.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.356    36.137    
                         clock uncertainty           -0.035    36.102    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.030    36.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.132    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.443ns (27.087%)  route 3.884ns (72.913%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 35.786 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.825     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y118        LUT4 (Prop_lut4_I1_O)        0.242     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.672     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.105     6.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.523     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I1_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.864     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.105     8.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X33Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.253    35.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.315    36.101    
                         clock uncertainty           -0.035    36.066    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)        0.033    36.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.099    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 27.634    

Slack (MET) :             27.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.443ns (27.224%)  route 3.857ns (72.776%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 35.785 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.825     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y118        LUT4 (Prop_lut4_I1_O)        0.242     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.672     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.105     6.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.523     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I1_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.837     8.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y116        LUT3 (Prop_lut3_I1_O)        0.105     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X33Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.252    35.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.315    36.100    
                         clock uncertainty           -0.035    36.065    
    SLICE_X33Y116        FDRE (Setup_fdre_C_D)        0.030    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.095    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 27.657    

Slack (MET) :             27.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.443ns (27.958%)  route 3.718ns (72.042%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 35.785 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.825     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y118        LUT4 (Prop_lut4_I1_O)        0.242     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.672     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.105     6.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.523     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I1_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.698     8.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y115        LUT3 (Prop_lut3_I1_O)        0.105     8.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.252    35.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.315    36.100    
                         clock uncertainty           -0.035    36.065    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)        0.030    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.095    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 27.796    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.443ns (28.154%)  route 3.682ns (71.846%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 35.786 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.825     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y118        LUT4 (Prop_lut4_I1_O)        0.242     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.672     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.105     6.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.523     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I1_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.662     8.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.105     8.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X33Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.253    35.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.315    36.101    
                         clock uncertainty           -0.035    36.066    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)        0.032    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.695ns (15.349%)  route 3.833ns (84.651%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.920     5.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X32Y114        LUT5 (Prop_lut5_I1_O)        0.242     5.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.307     6.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.105     7.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.606     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.423    35.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         35.595    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.695ns (15.349%)  route 3.833ns (84.651%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.920     5.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X32Y114        LUT5 (Prop_lut5_I1_O)        0.242     5.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.307     6.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.105     7.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.606     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.423    35.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         35.595    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.695ns (15.349%)  route 3.833ns (84.651%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.920     5.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X32Y114        LUT5 (Prop_lut5_I1_O)        0.242     5.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.307     6.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.105     7.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.606     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.423    35.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         35.595    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.695ns (15.349%)  route 3.833ns (84.651%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.920     5.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X32Y114        LUT5 (Prop_lut5_I1_O)        0.242     5.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.307     6.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.105     7.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.606     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.423    35.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         35.595    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             28.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.443ns (29.453%)  route 3.456ns (70.547%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 35.786 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.825     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y118        LUT4 (Prop_lut4_I1_O)        0.242     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.672     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.105     6.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.523     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I1_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.436     7.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.105     8.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X33Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.253    35.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.315    36.101    
                         clock uncertainty           -0.035    36.066    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)        0.030    36.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 28.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.498%)  route 0.070ns (35.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.128     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.070     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.390     1.411    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.295%)  route 0.071ns (35.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDCE (Prop_fdce_C_Q)         0.128     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.071     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.390     1.411    
    SLICE_X42Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X42Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.388     1.412    
    SLICE_X42Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.461%)  route 0.071ns (35.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.128     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X42Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.390     1.411    
    SLICE_X42Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.404     1.401    
    SLICE_X33Y86         FDPE (Hold_fdpe_C_D)         0.075     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.404     1.401    
    SLICE_X31Y85         FDCE (Hold_fdce_C_D)         0.075     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.118     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X42Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.390     1.411    
    SLICE_X42Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X32Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X32Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X32Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.401    
    SLICE_X32Y85         FDCE (Hold_fdce_C_D)         0.076     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.401    
    SLICE_X31Y85         FDCE (Hold_fdce_C_D)         0.071     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.564     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.141     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X36Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X36Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.400    
    SLICE_X36Y85         FDCE (Hold_fdce_C_D)         0.071     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_clk1 }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I0



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        4.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 6.034ns (39.318%)  route 9.312ns (60.682%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 24.347 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 f  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 f  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.314     9.356    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X70Y31         LUT2 (Prop_lut2_I1_O)        0.127     9.483 r  U_curve_mul_256/op_rom_add/s_int[3]_i_23/O
                         net (fo=33, routed)          0.823    10.306    U_curve_mul_256/op_rom_add/s_int[3]_i_23_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.286    10.592 r  U_curve_mul_256/op_rom_add/s_int1_i_206/O
                         net (fo=1, routed)           0.746    11.338    U_curve_mul_256/op_rom_add/s_int1_i_206_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.105    11.443 r  U_curve_mul_256/op_rom_add/s_int1_i_81/O
                         net (fo=1, routed)           0.871    12.314    U_curve_mul_256/op_rom_add/s_int1_i_81_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  U_curve_mul_256/op_rom_add/s_int1_i_39/O
                         net (fo=4, routed)           0.735    13.154    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[30]
    SLICE_X56Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.259 r  U_curve_mul_256/op_rom_add/s_int1_i_3__14/O
                         net (fo=16, routed)          3.092    16.350    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/b[14]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[14]_P[32])
                                                      3.076    19.426 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1/P[32]
                         net (fo=1, routed)           0.759    20.185    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1_n_73
    SLICE_X13Y81         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.270    24.347    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y81         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[32]/C
                         clock pessimism              0.165    24.512    
                         clock uncertainty           -0.035    24.476    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)       -0.063    24.413    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[32]
  -------------------------------------------------------------------
                         required time                         24.413    
                         arrival time                         -20.185    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.331ns  (logic 6.034ns (39.358%)  route 9.297ns (60.642%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 24.349 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 f  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 f  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.314     9.356    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X70Y31         LUT2 (Prop_lut2_I1_O)        0.127     9.483 r  U_curve_mul_256/op_rom_add/s_int[3]_i_23/O
                         net (fo=33, routed)          0.823    10.306    U_curve_mul_256/op_rom_add/s_int[3]_i_23_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.286    10.592 r  U_curve_mul_256/op_rom_add/s_int1_i_206/O
                         net (fo=1, routed)           0.746    11.338    U_curve_mul_256/op_rom_add/s_int1_i_206_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.105    11.443 r  U_curve_mul_256/op_rom_add/s_int1_i_81/O
                         net (fo=1, routed)           0.871    12.314    U_curve_mul_256/op_rom_add/s_int1_i_81_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  U_curve_mul_256/op_rom_add/s_int1_i_39/O
                         net (fo=4, routed)           0.735    13.154    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[30]
    SLICE_X56Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.259 r  U_curve_mul_256/op_rom_add/s_int1_i_3__14/O
                         net (fo=16, routed)          3.092    16.350    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/b[14]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[14]_P[37])
                                                      3.076    19.426 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1/P[37]
                         net (fo=1, routed)           0.744    20.170    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1_n_68
    SLICE_X13Y83         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.272    24.349    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y83         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[37]/C
                         clock pessimism              0.165    24.514    
                         clock uncertainty           -0.035    24.478    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.073    24.405    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[37]
  -------------------------------------------------------------------
                         required time                         24.405    
                         arrival time                         -20.170    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.370ns  (logic 5.911ns (38.458%)  route 9.459ns (61.542%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 24.350 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 r  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 r  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.497     9.539    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X74Y31         LUT2 (Prop_lut2_I0_O)        0.127     9.666 r  U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7/O
                         net (fo=33, routed)          1.376    11.042    U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.268    11.310 r  U_curve_mul_256/op_rom_add/s_int1_i_97/O
                         net (fo=1, routed)           0.778    12.089    U_curve_mul_256/op_rom_add/s_int1_i_97_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.194 r  U_curve_mul_256/op_rom_add/s_int1_i_43/O
                         net (fo=4, routed)           0.927    13.120    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[28]
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.225 r  U_curve_mul_256/op_rom_add/s_int1_i_5__14/O
                         net (fo=16, routed)          3.250    16.476    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/b[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.076    19.552 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1/P[0]
                         net (fo=1, routed)           0.657    20.209    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1_n_105
    SLICE_X12Y85         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.273    24.350    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X12Y85         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[0]/C
                         clock pessimism              0.165    24.515    
                         clock uncertainty           -0.035    24.479    
    SLICE_X12Y85         FDRE (Setup_fdre_C_D)       -0.033    24.446    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[0]
  -------------------------------------------------------------------
                         required time                         24.446    
                         arrival time                         -20.209    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 5.911ns (38.415%)  route 9.476ns (61.585%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 24.352 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 r  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 r  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.497     9.539    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X74Y31         LUT2 (Prop_lut2_I0_O)        0.127     9.666 r  U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7/O
                         net (fo=33, routed)          1.376    11.042    U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.268    11.310 r  U_curve_mul_256/op_rom_add/s_int1_i_97/O
                         net (fo=1, routed)           0.778    12.089    U_curve_mul_256/op_rom_add/s_int1_i_97_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.194 r  U_curve_mul_256/op_rom_add/s_int1_i_43/O
                         net (fo=4, routed)           0.927    13.120    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[28]
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.225 r  U_curve_mul_256/op_rom_add/s_int1_i_5__14/O
                         net (fo=16, routed)          3.250    16.476    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/b[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.076    19.552 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1/P[8]
                         net (fo=1, routed)           0.674    20.226    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1_n_97
    SLICE_X12Y87         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.275    24.352    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X12Y87         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[8]/C
                         clock pessimism              0.165    24.517    
                         clock uncertainty           -0.035    24.481    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)       -0.002    24.479    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[8]
  -------------------------------------------------------------------
                         required time                         24.479    
                         arrival time                         -20.226    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.345ns  (logic 6.034ns (39.323%)  route 9.311ns (60.677%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 24.348 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 f  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 f  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.314     9.356    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X70Y31         LUT2 (Prop_lut2_I1_O)        0.127     9.483 r  U_curve_mul_256/op_rom_add/s_int[3]_i_23/O
                         net (fo=33, routed)          0.823    10.306    U_curve_mul_256/op_rom_add/s_int[3]_i_23_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.286    10.592 r  U_curve_mul_256/op_rom_add/s_int1_i_206/O
                         net (fo=1, routed)           0.746    11.338    U_curve_mul_256/op_rom_add/s_int1_i_206_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.105    11.443 r  U_curve_mul_256/op_rom_add/s_int1_i_81/O
                         net (fo=1, routed)           0.871    12.314    U_curve_mul_256/op_rom_add/s_int1_i_81_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  U_curve_mul_256/op_rom_add/s_int1_i_39/O
                         net (fo=4, routed)           0.735    13.154    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[30]
    SLICE_X56Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.259 r  U_curve_mul_256/op_rom_add/s_int1_i_3__14/O
                         net (fo=16, routed)          3.092    16.350    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/b[14]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[14]_P[10])
                                                      3.076    19.426 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1/P[10]
                         net (fo=1, routed)           0.757    20.183    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1_n_95
    SLICE_X13Y82         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.271    24.348    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y82         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[10]/C
                         clock pessimism              0.165    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)       -0.027    24.450    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[10]
  -------------------------------------------------------------------
                         required time                         24.450    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/s_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 6.034ns (39.427%)  route 9.270ns (60.573%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 f  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 f  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.314     9.356    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X70Y31         LUT2 (Prop_lut2_I1_O)        0.127     9.483 r  U_curve_mul_256/op_rom_add/s_int[3]_i_23/O
                         net (fo=33, routed)          1.019    10.502    U_curve_mul_256/op_rom_add/s_int[3]_i_23_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.286    10.788 r  U_curve_mul_256/op_rom_add/s_int1_i_234/O
                         net (fo=1, routed)           0.652    11.440    U_curve_mul_256/op_rom_add/s_int1_i_234_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.105    11.545 r  U_curve_mul_256/op_rom_add/s_int1_i_109/O
                         net (fo=1, routed)           0.763    12.308    U_curve_mul_256/op_rom_add/s_int1_i_109_n_0
    SLICE_X71Y32         LUT6 (Prop_lut6_I2_O)        0.105    12.413 r  U_curve_mul_256/op_rom_add/s_int1_i_46/O
                         net (fo=4, routed)           0.888    13.301    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[10]
    SLICE_X54Y37         LUT3 (Prop_lut3_I0_O)        0.105    13.406 r  U_curve_mul_256/op_rom_add/s_int1_i_7__14/O
                         net (fo=16, routed)          2.882    16.288    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/b[10]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_B[10]_P[9])
                                                      3.076    19.364 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/s_int1/P[9]
                         net (fo=1, routed)           0.779    20.143    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/s_int1_n_96
    SLICE_X13Y77         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/s_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.266    24.343    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y77         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/s_int_reg[9]/C
                         clock pessimism              0.165    24.508    
                         clock uncertainty           -0.035    24.472    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)       -0.024    24.448    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[13].mac16_inst/mac16_inst/s_int_reg[9]
  -------------------------------------------------------------------
                         required time                         24.448    
                         arrival time                         -20.143    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.274ns  (logic 6.034ns (39.505%)  route 9.240ns (60.495%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 24.347 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 f  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 f  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.314     9.356    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X70Y31         LUT2 (Prop_lut2_I1_O)        0.127     9.483 r  U_curve_mul_256/op_rom_add/s_int[3]_i_23/O
                         net (fo=33, routed)          0.823    10.306    U_curve_mul_256/op_rom_add/s_int[3]_i_23_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.286    10.592 r  U_curve_mul_256/op_rom_add/s_int1_i_206/O
                         net (fo=1, routed)           0.746    11.338    U_curve_mul_256/op_rom_add/s_int1_i_206_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.105    11.443 r  U_curve_mul_256/op_rom_add/s_int1_i_81/O
                         net (fo=1, routed)           0.871    12.314    U_curve_mul_256/op_rom_add/s_int1_i_81_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  U_curve_mul_256/op_rom_add/s_int1_i_39/O
                         net (fo=4, routed)           0.735    13.154    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[30]
    SLICE_X56Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.259 r  U_curve_mul_256/op_rom_add/s_int1_i_3__14/O
                         net (fo=16, routed)          3.092    16.350    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/b[14]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[14]_P[42])
                                                      3.076    19.426 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1/P[42]
                         net (fo=1, routed)           0.686    20.113    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int1_n_63
    SLICE_X13Y81         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.270    24.347    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y81         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[42]/C
                         clock pessimism              0.165    24.512    
                         clock uncertainty           -0.035    24.476    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)       -0.044    24.432    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[9].mac16_inst/mac16_inst/s_int_reg[42]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.262ns  (logic 5.911ns (38.730%)  route 9.351ns (61.270%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 24.352 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 r  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 r  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.497     9.539    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X74Y31         LUT2 (Prop_lut2_I0_O)        0.127     9.666 r  U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7/O
                         net (fo=33, routed)          1.376    11.042    U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.268    11.310 r  U_curve_mul_256/op_rom_add/s_int1_i_97/O
                         net (fo=1, routed)           0.778    12.089    U_curve_mul_256/op_rom_add/s_int1_i_97_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.194 r  U_curve_mul_256/op_rom_add/s_int1_i_43/O
                         net (fo=4, routed)           0.927    13.120    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[28]
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.225 r  U_curve_mul_256/op_rom_add/s_int1_i_5__14/O
                         net (fo=16, routed)          3.250    16.476    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/b[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[33])
                                                      3.076    19.552 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1/P[33]
                         net (fo=1, routed)           0.549    20.101    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1_n_72
    SLICE_X13Y88         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.275    24.352    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y88         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[33]/C
                         clock pessimism              0.165    24.517    
                         clock uncertainty           -0.035    24.481    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.059    24.422    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[33]
  -------------------------------------------------------------------
                         required time                         24.422    
                         arrival time                         -20.101    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 5.911ns (38.723%)  route 9.354ns (61.277%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 24.352 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 r  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 r  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.497     9.539    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X74Y31         LUT2 (Prop_lut2_I0_O)        0.127     9.666 r  U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7/O
                         net (fo=33, routed)          1.376    11.042    U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.268    11.310 r  U_curve_mul_256/op_rom_add/s_int1_i_97/O
                         net (fo=1, routed)           0.778    12.089    U_curve_mul_256/op_rom_add/s_int1_i_97_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.194 r  U_curve_mul_256/op_rom_add/s_int1_i_43/O
                         net (fo=4, routed)           0.927    13.120    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[28]
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.225 r  U_curve_mul_256/op_rom_add/s_int1_i_5__14/O
                         net (fo=16, routed)          3.250    16.476    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/b[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[34])
                                                      3.076    19.552 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1/P[34]
                         net (fo=1, routed)           0.552    20.104    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1_n_71
    SLICE_X13Y88         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.275    24.352    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y88         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[34]/C
                         clock pessimism              0.165    24.517    
                         clock uncertainty           -0.035    24.481    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.042    24.439    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[34]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                         -20.104    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tio_clkin rise@20.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        15.254ns  (logic 5.911ns (38.749%)  route 9.343ns (61.251%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 24.352 - 20.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.603     4.839    U_curve_mul_256/op_rom_add/O_cryptoclk
    RAMB18_X2Y18         RAMB18E1                                     r  U_curve_mul_256/op_rom_add/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.964 r  U_curve_mul_256/op_rom_add/data_reg/DOADO[6]
                         net (fo=1, routed)           0.974     7.937    U_curve_mul_256/op_rom_add/op_rom_add_data[6]
    SLICE_X75Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.042 r  U_curve_mul_256/op_rom_add/s_int[3]_i_14__0/O
                         net (fo=132, routed)         1.497     9.539    U_curve_mul_256/op_rom_add/data_reg_1[3]
    SLICE_X74Y31         LUT2 (Prop_lut2_I0_O)        0.127     9.666 r  U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7/O
                         net (fo=33, routed)          1.376    11.042    U_curve_mul_256/op_rom_add/flag_pz_is_zero_i_7_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.268    11.310 r  U_curve_mul_256/op_rom_add/s_int1_i_97/O
                         net (fo=1, routed)           0.778    12.089    U_curve_mul_256/op_rom_add/s_int1_i_97_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.194 r  U_curve_mul_256/op_rom_add/s_int1_i_43/O
                         net (fo=4, routed)           0.927    13.120    U_curve_mul_256/op_rom_add/worker/uop_src_b_value[28]
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.105    13.225 r  U_curve_mul_256/op_rom_add/s_int1_i_5__14/O
                         net (fo=16, routed)          3.250    16.476    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/b[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[32])
                                                      3.076    19.552 r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1/P[32]
                         net (fo=1, routed)           0.541    20.093    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int1_n_73
    SLICE_X13Y88         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.275    24.352    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/O_cryptoclk
    SLICE_X13Y88         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[32]/C
                         clock pessimism              0.165    24.517    
                         clock uncertainty           -0.035    24.481    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.047    24.434    U_curve_mul_256/worker/modular_multiplier_inst/gen_mac_array[7].mac16_inst/mac16_inst/s_int_reg[32]
  -------------------------------------------------------------------
                         required time                         24.434    
                         arrival time                         -20.093    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[63]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.626     1.575    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/O_cryptoclk
    SLICE_X47Y14         FDRE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[255]/Q
                         net (fo=1, routed)           0.108     1.824    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg_n_0_[255]
    SLICE_X46Y13         SRL16E                                       r  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[63]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.900     2.094    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/O_cryptoclk
    SLICE_X46Y13         SRL16E                                       r  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[63]_srl6/CLK
                         clock pessimism             -0.504     1.590    
    SLICE_X46Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.773    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[63]_srl6
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.247ns (55.978%)  route 0.194ns (44.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.623     1.572    U_curve_mul_256/worker/modular_subtractor_inst/O_cryptoclk
    SLICE_X54Y33         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.148     1.720 r  U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[13]__0/Q
                         net (fo=1, routed)           0.194     1.914    U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[13]__0_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I0_O)        0.099     2.013 r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.013    U_curve_mul_256/worker/modular_subtractor_inst/d_dout_mux[13]
    SLICE_X50Y33         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.896     2.090    U_curve_mul_256/worker/modular_subtractor_inst/O_cryptoclk
    SLICE_X50Y33         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[13]/C
                         clock pessimism             -0.254     1.836    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.120     1.956    U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_curve_mul_256/U_lfsr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/U_lfsr/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.161%)  route 0.177ns (45.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.629     1.578    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X54Y49         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  U_curve_mul_256/U_lfsr/state_reg[3]/Q
                         net (fo=4, routed)           0.177     1.919    U_curve_mul_256/U_lfsr/Q[3]
    SLICE_X54Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.964 r  U_curve_mul_256/U_lfsr/shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.964    U_curve_mul_256/U_lfsr/shift[3]_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.833     2.027    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X54Y50         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[3]/C
                         clock pessimism             -0.251     1.776    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.121     1.897    U_curve_mul_256/U_lfsr/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.252ns (57.029%)  route 0.190ns (42.971%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.621     1.570    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/O_cryptoclk
    SLICE_X53Y31         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[2]/Q
                         net (fo=3, routed)           0.190     1.901    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/Q[2]
    SLICE_X48Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.946 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/d_int0_carry_i_2__3/O
                         net (fo=1, routed)           0.000     1.946    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/S[2]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.012 r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0_carry/O[2]
                         net (fo=1, routed)           0.000     2.012    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0[2]
    SLICE_X48Y31         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.896     2.090    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/O_cryptoclk
    SLICE_X48Y31         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[2]/C
                         clock pessimism             -0.254     1.836    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.105     1.941    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.601%)  route 0.192ns (43.399%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.624     1.573    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/O_cryptoclk
    SLICE_X53Y36         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[21]/Q
                         net (fo=3, routed)           0.192     1.906    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/Q[21]
    SLICE_X48Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/d_int0_carry__4_i_3__3/O
                         net (fo=1, routed)           0.000     1.951    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[23]_0[1]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.016 r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.016    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0[21]
    SLICE_X48Y36         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.900     2.094    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/O_cryptoclk
    SLICE_X48Y36         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[21]/C
                         clock pessimism             -0.254     1.840    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.105     1.945    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.592%)  route 0.193ns (43.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.624     1.573    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/O_cryptoclk
    SLICE_X53Y34         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[13]/Q
                         net (fo=3, routed)           0.193     1.907    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/Q[13]
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/d_int0_carry__2_i_3__3/O
                         net (fo=1, routed)           0.000     1.952    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[15]_0[1]
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.017 r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.017    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0[13]
    SLICE_X48Y34         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.899     2.093    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/O_cryptoclk
    SLICE_X48Y34         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[13]/C
                         clock pessimism             -0.254     1.839    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.105     1.944    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U_curve_mul_256/invertor/helper_invert_precalc/v_half_carry_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/invertor/buf_v_half/bram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.883%)  route 0.166ns (54.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.649     1.598    U_curve_mul_256/invertor/helper_invert_precalc/O_cryptoclk
    SLICE_X77Y15         FDRE                                         r  U_curve_mul_256/invertor/helper_invert_precalc/v_half_carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  U_curve_mul_256/invertor/helper_invert_precalc/v_half_carry_reg/Q
                         net (fo=1, routed)           0.166     1.905    U_curve_mul_256/invertor/buf_v_half/DIBDI[0]
    RAMB18_X2Y5          RAMB18E1                                     r  U_curve_mul_256/invertor/buf_v_half/bram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.964     2.159    U_curve_mul_256/invertor/buf_v_half/O_cryptoclk
    RAMB18_X2Y5          RAMB18E1                                     r  U_curve_mul_256/invertor/buf_v_half/bram_reg/CLKBWRCLK
                         clock pessimism             -0.483     1.676    
    RAMB18_X2Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.831    U_curve_mul_256/invertor/buf_v_half/bram_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.213%)  route 0.224ns (51.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.619     1.568    U_curve_mul_256/worker/modular_subtractor_inst/O_cryptoclk
    SLICE_X54Y29         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.732 r  U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[2]__0/Q
                         net (fo=1, routed)           0.224     1.956    U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[2]__0_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.045     2.001 r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    U_curve_mul_256/worker/modular_subtractor_inst/d_dout_mux[2]
    SLICE_X51Y31         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.894     2.088    U_curve_mul_256/worker/modular_subtractor_inst/O_cryptoclk
    SLICE_X51Y31         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[2]/C
                         clock pessimism             -0.254     1.834    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.092     1.926    U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.268ns (59.579%)  route 0.182ns (40.421%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.623     1.572    U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/O_cryptoclk
    SLICE_X53Y33         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  U_curve_mul_256/worker/modular_adder_inst/adder32/adder32_inst/s_int_reg[10]/Q
                         net (fo=3, routed)           0.182     1.895    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/D[10]
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.022 r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.022    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int0[11]
    SLICE_X48Y33         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.898     2.092    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/O_cryptoclk
    SLICE_X48Y33         FDRE                                         r  U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[11]/C
                         clock pessimism             -0.254     1.838    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.105     1.943    U_curve_mul_256/worker/modular_adder_inst/subtractor32/subtractor32_inst/d_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_curve_mul_256/worker/modular_subtractor_inst/d_ab_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.253%)  route 0.243ns (53.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.620     1.569    U_curve_mul_256/worker/modular_subtractor_inst/O_cryptoclk
    SLICE_X54Y30         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_ab_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  U_curve_mul_256/worker/modular_subtractor_inst/d_ab_reg[3]__0/Q
                         net (fo=1, routed)           0.243     1.976    U_curve_mul_256/worker/modular_subtractor_inst/d_ab_reg[3]__0_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I1_O)        0.045     2.021 r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.021    U_curve_mul_256/worker/modular_subtractor_inst/d_dout_mux[3]
    SLICE_X51Y31         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.894     2.088    U_curve_mul_256/worker/modular_subtractor_inst/O_cryptoclk
    SLICE_X51Y31         FDRE                                         r  U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[3]/C
                         clock pessimism             -0.254     1.834    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.107     1.941    U_curve_mul_256/worker/modular_subtractor_inst/d_dout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y10  U_curve_mul_256/bram_rz1/bram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y10  U_curve_mul_256/bram_rz1/bram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y5   U_curve_mul_256/bram_tx/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y8   U_curve_mul_256/bram_ty/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y6   U_curve_mul_256/bram_tz/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y2   U_curve_mul_256/invertor/buf_r/bram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X0Y2   U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/bram_diff_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X0Y2   U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/bram_diff_inst/bram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y3   U_curve_mul_256/invertor/buf_r_dbl/bram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y3   U_curve_mul_256/invertor/buf_r_dbl/bram_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[32]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[33]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[34]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[35]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[36]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[37]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[38]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[39]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y22  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[40]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y22  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[41]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[32]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[32]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[33]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[33]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[34]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[34]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[35]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[35]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[36]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y19  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[36]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 0.379ns (4.203%)  route 8.638ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.379     4.569    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y93         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.379     4.948 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=65, routed)          8.638    13.585    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X75Y98         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.340    14.371    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X75Y98         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.165    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X75Y98         FDRE (Setup_fdre_C_D)       -0.073    14.428    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.484ns (5.364%)  route 8.540ns (94.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.382     4.572    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y95         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=65, routed)          8.540    13.491    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_di_o[10]
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.105    13.596 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__6/O
                         net (fo=1, routed)           0.000    13.596    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]
    SLICE_X65Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.266    14.297    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X65Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.165    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)        0.030    14.457    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.587ns (6.527%)  route 8.407ns (93.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.379     4.569    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y93         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.348     4.917 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=65, routed)          8.407    13.324    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_di_o[7]
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.239    13.563 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[7]_i_1__5/O
                         net (fo=1, routed)           0.000    13.563    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[7]
    SLICE_X64Y96         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.266    14.297    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X64Y96         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.165    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.030    14.457    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.379ns (4.240%)  route 8.559ns (95.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.379     4.569    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y93         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.379     4.948 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=65, routed)          8.559    13.506    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X77Y98         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.340    14.371    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X77Y98         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.165    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X77Y98         FDRE (Setup_fdre_C_D)       -0.047    14.454    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 0.484ns (5.436%)  route 8.420ns (94.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.382     4.572    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y95         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=65, routed)          8.420    13.370    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_di_o[10]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.105    13.475 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[10]_i_1__5/O
                         net (fo=1, routed)           0.000    13.475    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[10]
    SLICE_X65Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.266    14.297    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X65Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.165    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)        0.030    14.457    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 0.587ns (6.606%)  route 8.298ns (93.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.379     4.569    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y93         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.348     4.917 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=65, routed)          8.298    13.215    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_di_o[7]
    SLICE_X67Y97         LUT6 (Prop_lut6_I1_O)        0.239    13.454 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[7]_i_1__6/O
                         net (fo=1, routed)           0.000    13.454    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[7]
    SLICE_X67Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.266    14.297    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X67Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.165    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X67Y97         FDRE (Setup_fdre_C_D)        0.032    14.459    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 0.379ns (4.298%)  route 8.439ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.379     4.569    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y93         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.379     4.948 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=65, routed)          8.439    13.387    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X77Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.340    14.371    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X77Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.165    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X77Y97         FDRE (Setup_fdre_C_D)       -0.047    14.454    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 0.590ns (6.684%)  route 8.237ns (93.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.380     4.570    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y94         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.348     4.918 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=65, routed)          8.237    13.155    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_o[2]
    SLICE_X70Y97         LUT6 (Prop_lut6_I1_O)        0.242    13.397 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[2]_i_1__7/O
                         net (fo=1, routed)           0.000    13.397    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[2]
    SLICE_X70Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.269    14.300    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X70Y97         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.165    14.466    
                         clock uncertainty           -0.035    14.430    
    SLICE_X70Y97         FDRE (Setup_fdre_C_D)        0.072    14.502    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 0.590ns (6.702%)  route 8.213ns (93.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.380     4.570    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y94         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.348     4.918 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=65, routed)          8.213    13.131    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_di_o[2]
    SLICE_X66Y96         LUT6 (Prop_lut6_I1_O)        0.242    13.373 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[2]_i_1__6/O
                         net (fo=1, routed)           0.000    13.373    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[2]
    SLICE_X66Y96         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.266    14.297    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X66Y96         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.165    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X66Y96         FDRE (Setup_fdre_C_D)        0.076    14.503    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 0.484ns (5.535%)  route 8.260ns (94.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.382     4.572    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y95         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=65, routed)          8.260    13.210    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_di_o[8]
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.105    13.315 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[8]_i_1__5/O
                         net (fo=1, routed)           0.000    13.315    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[8]
    SLICE_X64Y96         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.266    14.297    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X64Y96         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.165    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.032    14.459    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.597     1.496    U_reg_pmul/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X80Y101        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.164     1.660 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.104     1.764    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[6]
    RAMB36_X3Y20         RAMB36E1                                     r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.906     2.051    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y20         RAMB36E1                                     r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.550    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.705    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.524%)  route 0.120ns (48.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.565     1.464    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X35Y100        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.592 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.120     1.712    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.842     1.986    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X36Y99         FDRE (Hold_fdre_C_CE)       -0.093     1.648    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.524%)  route 0.120ns (48.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.565     1.464    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X35Y100        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.592 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.120     1.712    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.842     1.986    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X36Y99         FDRE (Hold_fdre_C_CE)       -0.093     1.648    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.524%)  route 0.120ns (48.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.565     1.464    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X35Y100        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.592 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.120     1.712    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.842     1.986    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[14]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X36Y99         FDRE (Hold_fdre_C_CE)       -0.093     1.648    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.524%)  route 0.120ns (48.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.565     1.464    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X35Y100        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.592 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.120     1.712    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.842     1.986    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X36Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[15]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X36Y99         FDRE (Hold_fdre_C_CE)       -0.093     1.648    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/parallel_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.515%)  route 0.251ns (57.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.597     1.496    U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X77Y95         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[36]/Q
                         net (fo=1, routed)           0.251     1.888    U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data[36]
    SLICE_X75Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0[4]
    SLICE_X75Y101        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.865     2.009    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X75Y101        FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
                         clock pessimism             -0.245     1.764    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.091     1.855    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.600%)  route 0.175ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.603     1.502    U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X81Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=5, routed)           0.175     1.818    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X3Y19         RAMB36E1                                     r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.912     2.057    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out[0]
    RAMB36_X3Y19         RAMB36E1                                     r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.555    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.738    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.567     1.466    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X69Y91         FDRE                                         r  U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.127     1.734    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/DIA
    SLICE_X66Y92         RAMD64E                                      r  U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.839     1.983    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/WCLK
    SLICE_X66Y92         RAMD64E                                      r  U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X66Y92         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.651    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/D
                            (rising edge-triggered cell SRLC32E clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.969%)  route 0.279ns (60.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.572     1.471    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_o
    SLICE_X32Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg/Q
                         net (fo=1, routed)           0.117     1.728    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg_n_0
    SLICE_X35Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/u_srlD_i_1__28/O
                         net (fo=2, routed)           0.163     1.936    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X38Y100        SRLC32E                                      r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.835     1.979    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X38Y100        SRLC32E                                      r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism             -0.245     1.734    
    SLICE_X38Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.851    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.969%)  route 0.279ns (60.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.572     1.471    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_o
    SLICE_X32Y99         FDRE                                         r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg/Q
                         net (fo=1, routed)           0.117     1.728    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/data_out_sel_reg_n_0
    SLICE_X35Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/u_srlD_i_1__28/O
                         net (fo=2, routed)           0.163     1.936    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X38Y100        SRL16E                                       r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.835     1.979    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X38Y100        SRL16E                                       r  U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.245     1.734    
    SLICE_X38Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.851    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y34    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y18    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y20    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y20    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y20    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y20    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y19    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y19    U_reg_pmul/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  U_clocks/clkbuf/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y97    U_reg_pmul/U_reg_ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y106   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y106   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y106   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y106   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y108   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y108   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y108   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y108   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y107   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y107   U_reg_pmul/U_reg_ila/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X66Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X66Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X66Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X66Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X70Y91    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X62Y86    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X62Y86    U_reg_pmul/U_reg_aes/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.851ns  (logic 0.348ns (40.887%)  route 0.503ns (59.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.503     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y86         FDCE (Setup_fdce_C_D)       -0.212     9.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.927%)  route 0.463ns (57.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.463     0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y85         FDCE (Setup_fdce_C_D)       -0.210     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.750ns  (logic 0.348ns (46.371%)  route 0.402ns (53.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.402     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y85         FDCE (Setup_fdce_C_D)       -0.210     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.872%)  route 0.466ns (55.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.466     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y84         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  9.080    

Slack (MET) :             9.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.279%)  route 0.458ns (54.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y85         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  9.088    

Slack (MET) :             9.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.775%)  route 0.382ns (50.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.382     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y85         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  9.164    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.723ns  (logic 0.379ns (52.439%)  route 0.344ns (47.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.344     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y85         FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.621%)  route 0.341ns (47.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y85         FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  9.207    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        1.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        8.107ns  (logic 1.162ns (14.333%)  route 6.945ns (85.667%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.929    22.567    U_reg_pmul/I_ry_word[25]
    SLICE_X26Y45         LUT5 (Prop_lut5_I1_O)        0.105    22.672 r  U_reg_pmul/reg_ry[185]_i_1/O
                         net (fo=1, routed)           0.000    22.672    U_reg_pmul/reg_ry_reg0[185]
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[185]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.030    24.485    U_reg_pmul/reg_ry_reg[185]
  -------------------------------------------------------------------
                         required time                         24.485    
                         arrival time                         -22.672    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        8.106ns  (logic 1.162ns (14.336%)  route 6.944ns (85.664%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.927    22.565    U_reg_pmul/I_ry_word[25]
    SLICE_X26Y45         LUT5 (Prop_lut5_I2_O)        0.105    22.670 r  U_reg_pmul/reg_ry[249]_i_1/O
                         net (fo=1, routed)           0.000    22.670    U_reg_pmul/reg_ry_reg0[249]
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[249]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.032    24.487    U_reg_pmul/reg_ry_reg[249]
  -------------------------------------------------------------------
                         required time                         24.487    
                         arrival time                         -22.670    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        8.070ns  (logic 1.162ns (14.399%)  route 6.908ns (85.601%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.891    22.529    U_reg_pmul/I_ry_word[25]
    SLICE_X26Y43         LUT5 (Prop_lut5_I3_O)        0.105    22.634 r  U_reg_pmul/reg_ry[217]_i_1/O
                         net (fo=1, routed)           0.000    22.634    U_reg_pmul/reg_ry_reg0[217]
    SLICE_X26Y43         FDRE                                         r  U_reg_pmul/reg_ry_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X26Y43         FDRE                                         r  U_reg_pmul/reg_ry_reg[217]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.032    24.487    U_reg_pmul/reg_ry_reg[217]
  -------------------------------------------------------------------
                         required time                         24.487    
                         arrival time                         -22.634    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        8.049ns  (logic 1.162ns (14.436%)  route 6.887ns (85.564%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.871    22.509    U_reg_pmul/I_ry_word[25]
    SLICE_X26Y45         LUT5 (Prop_lut5_I3_O)        0.105    22.614 r  U_reg_pmul/reg_ry[25]_i_1/O
                         net (fo=1, routed)           0.000    22.614    U_reg_pmul/reg_ry_reg0[25]
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[25]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.032    24.487    U_reg_pmul/reg_ry_reg[25]
  -------------------------------------------------------------------
                         required time                         24.487    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        8.045ns  (logic 1.162ns (14.444%)  route 6.883ns (85.556%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.866    22.504    U_reg_pmul/I_ry_word[25]
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.105    22.609 r  U_reg_pmul/reg_ry[89]_i_1/O
                         net (fo=1, routed)           0.000    22.609    U_reg_pmul/reg_ry_reg0[89]
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[89]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.033    24.488    U_reg_pmul/reg_ry_reg[89]
  -------------------------------------------------------------------
                         required time                         24.488    
                         arrival time                         -22.609    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        8.000ns  (logic 1.204ns (15.050%)  route 6.796ns (84.950%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 24.486 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.947    17.945    U_curve_mul_256/U_noise_memories/memory_instance[7].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X9Y117         LUT6 (Prop_lut6_I4_O)        0.105    18.050 r  U_curve_mul_256/U_noise_memories/memory_instance[7].bram_ry_lfsr/U_reg_pmul_i_1346/O
                         net (fo=1, routed)           0.000    18.050    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_279_0
    SLICE_X9Y117         MUXF7 (Prop_muxf7_I1_O)      0.206    18.256 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_798/O
                         net (fo=1, routed)           1.348    19.604    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_798_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.250    19.854 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_279/O
                         net (fo=1, routed)           2.011    21.865    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[243]_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.105    21.970 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_47/O
                         net (fo=8, routed)           0.490    22.460    U_reg_pmul/I_ry_word[19]
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.105    22.565 r  U_reg_pmul/reg_ry[83]_i_1/O
                         net (fo=1, routed)           0.000    22.565    U_reg_pmul/reg_ry_reg0[83]
    SLICE_X31Y46         FDRE                                         r  U_reg_pmul/reg_ry_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.409    24.486    U_reg_pmul/crypto_clk
    SLICE_X31Y46         FDRE                                         r  U_reg_pmul/reg_ry_reg[83]/C
                         clock pessimism              0.000    24.486    
                         clock uncertainty           -0.035    24.451    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.030    24.481    U_reg_pmul/reg_ry_reg[83]
  -------------------------------------------------------------------
                         required time                         24.481    
                         arrival time                         -22.565    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        7.997ns  (logic 1.162ns (14.531%)  route 6.835ns (85.469%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.818    22.456    U_reg_pmul/I_ry_word[25]
    SLICE_X26Y47         LUT5 (Prop_lut5_I2_O)        0.105    22.561 r  U_reg_pmul/reg_ry[57]_i_1/O
                         net (fo=1, routed)           0.000    22.561    U_reg_pmul/reg_ry_reg0[57]
    SLICE_X26Y47         FDRE                                         r  U_reg_pmul/reg_ry_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X26Y47         FDRE                                         r  U_reg_pmul/reg_ry_reg[57]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.032    24.487    U_reg_pmul/reg_ry_reg[57]
  -------------------------------------------------------------------
                         required time                         24.487    
                         arrival time                         -22.561    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        7.948ns  (logic 1.162ns (14.621%)  route 6.786ns (85.379%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 24.487 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.769    22.407    U_reg_pmul/I_ry_word[25]
    SLICE_X28Y44         LUT5 (Prop_lut5_I3_O)        0.105    22.512 r  U_reg_pmul/reg_ry[121]_i_1/O
                         net (fo=1, routed)           0.000    22.512    U_reg_pmul/reg_ry_reg0[121]
    SLICE_X28Y44         FDRE                                         r  U_reg_pmul/reg_ry_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.410    24.487    U_reg_pmul/crypto_clk
    SLICE_X28Y44         FDRE                                         r  U_reg_pmul/reg_ry_reg[121]/C
                         clock pessimism              0.000    24.487    
                         clock uncertainty           -0.035    24.452    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)        0.030    24.482    U_reg_pmul/reg_ry_reg[121]
  -------------------------------------------------------------------
                         required time                         24.482    
                         arrival time                         -22.512    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        7.939ns  (logic 1.162ns (14.636%)  route 6.777ns (85.364%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 24.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.988    17.986    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.105    18.091 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309/O
                         net (fo=1, routed)           0.000    18.091    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_1309_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I0_O)      0.173    18.264 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744/O
                         net (fo=1, routed)           1.322    19.585    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_744_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.241    19.826 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_261/O
                         net (fo=1, routed)           1.707    21.533    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[249]_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.105    21.638 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_41/O
                         net (fo=8, routed)           0.760    22.399    U_reg_pmul/I_ry_word[25]
    SLICE_X27Y46         LUT5 (Prop_lut5_I2_O)        0.105    22.504 r  U_reg_pmul/reg_ry[153]_i_1/O
                         net (fo=1, routed)           0.000    22.504    U_reg_pmul/reg_ry_reg0[153]
    SLICE_X27Y46         FDRE                                         r  U_reg_pmul/reg_ry_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.413    24.490    U_reg_pmul/crypto_clk
    SLICE_X27Y46         FDRE                                         r  U_reg_pmul/reg_ry_reg[153]/C
                         clock pessimism              0.000    24.490    
                         clock uncertainty           -0.035    24.455    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.030    24.485    U_reg_pmul/reg_ry_reg[153]
  -------------------------------------------------------------------
                         required time                         24.485    
                         arrival time                         -22.504    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_ry_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        7.929ns  (logic 1.204ns (15.184%)  route 6.725ns (84.816%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 24.486 - 20.000 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 14.565 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717    13.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.375    14.565    U_reg_pmul/usb_clk
    SLICE_X62Y63         FDRE                                         r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.433    14.998 r  U_reg_pmul/O_lfsr_rd_bank_reg[0]/Q
                         net (fo=768, routed)         2.947    17.945    U_curve_mul_256/U_noise_memories/memory_instance[7].bram_ry_lfsr/O_lfsr_rd_bank[0]
    SLICE_X9Y117         LUT6 (Prop_lut6_I4_O)        0.105    18.050 r  U_curve_mul_256/U_noise_memories/memory_instance[7].bram_ry_lfsr/U_reg_pmul_i_1346/O
                         net (fo=1, routed)           0.000    18.050    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_279_0
    SLICE_X9Y117         MUXF7 (Prop_muxf7_I1_O)      0.206    18.256 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_798/O
                         net (fo=1, routed)           1.348    19.604    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_798_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.250    19.854 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_ry_lfsr/U_reg_pmul_i_279/O
                         net (fo=1, routed)           2.011    21.865    U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/reg_ry_reg[243]_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.105    21.970 r  U_curve_mul_256/U_noise_memories/memory_instance[3].bram_rz_lfsr/U_reg_pmul_i_47/O
                         net (fo=8, routed)           0.419    22.389    U_reg_pmul/I_ry_word[19]
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.105    22.494 r  U_reg_pmul/reg_ry[115]_i_1/O
                         net (fo=1, routed)           0.000    22.494    U_reg_pmul/reg_ry_reg0[115]
    SLICE_X32Y47         FDRE                                         r  U_reg_pmul/reg_ry_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.409    24.486    U_reg_pmul/crypto_clk
    SLICE_X32Y47         FDRE                                         r  U_reg_pmul/reg_ry_reg[115]/C
                         clock pessimism              0.000    24.486    
                         clock uncertainty           -0.035    24.451    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.030    24.481    U_reg_pmul/reg_ry_reg[115]
  -------------------------------------------------------------------
                         required time                         24.481    
                         arrival time                         -22.494    
  -------------------------------------------------------------------
                         slack                                  1.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.039%)  route 0.621ns (76.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.566     1.465    U_reg_pmul/usb_clk
    SLICE_X57Y52         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_reg_pmul/O_lfsr_state_reg[0]/Q
                         net (fo=2, routed)           0.621     2.227    U_curve_mul_256/U_lfsr/O_lfsr_state[0]
    SLICE_X54Y51         LUT5 (Prop_lut5_I4_O)        0.045     2.272 r  U_curve_mul_256/U_lfsr/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     2.272    U_curve_mul_256/U_lfsr/shift[0]_i_1_n_0
    SLICE_X54Y51         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.833     2.027    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X54Y51         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[0]/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.121     2.184    U_curve_mul_256/U_lfsr/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.461%)  route 0.645ns (75.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.566     1.465    U_reg_pmul/usb_clk
    SLICE_X60Y55         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U_reg_pmul/O_lfsr_state_reg[14]/Q
                         net (fo=2, routed)           0.645     2.274    U_curve_mul_256/U_lfsr/O_lfsr_state[14]
    SLICE_X60Y56         LUT4 (Prop_lut4_I3_O)        0.045     2.319 r  U_curve_mul_256/U_lfsr/state[14]_i_1/O
                         net (fo=1, routed)           0.000     2.319    U_curve_mul_256/U_lfsr/p_1_in[14]
    SLICE_X60Y56         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.835     2.029    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X60Y56         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[14]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.065    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.120     2.185    U_curve_mul_256/U_lfsr/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/shift_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.446%)  route 0.643ns (77.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.566     1.465    U_reg_pmul/usb_clk
    SLICE_X61Y55         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_reg_pmul/O_lfsr_state_reg[25]/Q
                         net (fo=2, routed)           0.643     2.248    U_curve_mul_256/U_lfsr/O_lfsr_state[25]
    SLICE_X61Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.293 r  U_curve_mul_256/U_lfsr/shift[25]_i_1/O
                         net (fo=1, routed)           0.000     2.293    U_curve_mul_256/U_lfsr/shift[25]_i_1_n_0
    SLICE_X61Y54         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.835     2.029    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X61Y54         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[25]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.065    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.091     2.156    U_curve_mul_256/U_lfsr/shift_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.246%)  route 0.619ns (74.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    U_reg_pmul/usb_clk
    SLICE_X62Y54         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  U_reg_pmul/O_lfsr_state_reg[24]/Q
                         net (fo=2, routed)           0.619     2.250    U_curve_mul_256/U_lfsr/O_lfsr_state[24]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.295 r  U_curve_mul_256/U_lfsr/state[24]_i_1/O
                         net (fo=1, routed)           0.000     2.295    U_curve_mul_256/U_lfsr/p_1_in[24]
    SLICE_X59Y54         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.835     2.029    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X59Y54         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[24]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.065    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092     2.157    U_curve_mul_256/U_lfsr/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.670%)  route 0.672ns (78.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.566     1.465    U_reg_pmul/usb_clk
    SLICE_X57Y52         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_reg_pmul/O_lfsr_state_reg[5]/Q
                         net (fo=2, routed)           0.672     2.278    U_curve_mul_256/U_lfsr/O_lfsr_state[5]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.323 r  U_curve_mul_256/U_lfsr/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.323    U_curve_mul_256/U_lfsr/shift[5]_i_1_n_0
    SLICE_X54Y51         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.833     2.027    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X54Y51         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[5]/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.121     2.184    U_curve_mul_256/U_lfsr/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.650%)  route 0.673ns (78.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.566     1.465    U_reg_pmul/usb_clk
    SLICE_X57Y52         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_reg_pmul/O_lfsr_state_reg[6]/Q
                         net (fo=2, routed)           0.673     2.279    U_curve_mul_256/U_lfsr/O_lfsr_state[6]
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.324 r  U_curve_mul_256/U_lfsr/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     2.324    U_curve_mul_256/U_lfsr/shift[6]_i_1_n_0
    SLICE_X56Y53         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.833     2.027    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X56Y53         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[6]/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.121     2.184    U_curve_mul_256/U_lfsr/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.310%)  route 0.651ns (75.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.569     1.468    U_reg_pmul/usb_clk
    SLICE_X62Y52         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U_reg_pmul/O_lfsr_state_reg[9]/Q
                         net (fo=2, routed)           0.651     2.282    U_curve_mul_256/U_lfsr/O_lfsr_state[9]
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.045     2.327 r  U_curve_mul_256/U_lfsr/state[9]_i_1/O
                         net (fo=1, routed)           0.000     2.327    U_curve_mul_256/U_lfsr/p_1_in[9]
    SLICE_X58Y52         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.836     2.030    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X58Y52         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[9]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.066    
    SLICE_X58Y52         FDRE (Hold_fdre_C_D)         0.121     2.187    U_curve_mul_256/U_lfsr/state_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_k_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pmul/reg_k_crypt_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.164ns (19.780%)  route 0.665ns (80.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.602     1.501    U_reg_pmul/usb_clk
    SLICE_X80Y54         FDRE                                         r  U_reg_pmul/reg_k_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U_reg_pmul/reg_k_reg[187]/Q
                         net (fo=3, routed)           0.665     2.330    U_reg_pmul/reg_k[187]
    SLICE_X80Y53         FDRE                                         r  U_reg_pmul/reg_k_crypt_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.872     2.066    U_reg_pmul/crypto_clk
    SLICE_X80Y53         FDRE                                         r  U_reg_pmul/reg_k_crypt_reg[187]/C
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.035     2.102    
    SLICE_X80Y53         FDRE (Hold_fdre_C_D)         0.083     2.185    U_reg_pmul/reg_k_crypt_reg[187]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.153%)  route 0.656ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.567     1.466    U_reg_pmul/usb_clk
    SLICE_X60Y52         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  U_reg_pmul/O_lfsr_state_reg[17]/Q
                         net (fo=2, routed)           0.656     2.286    U_curve_mul_256/U_lfsr/O_lfsr_state[17]
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.331 r  U_curve_mul_256/U_lfsr/shift[17]_i_1/O
                         net (fo=1, routed)           0.000     2.331    U_curve_mul_256/U_lfsr/shift[17]_i_1_n_0
    SLICE_X58Y53         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.835     2.029    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X58Y53         FDRE                                         r  U_curve_mul_256/U_lfsr/shift_reg[17]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.035     2.065    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.120     2.185    U_curve_mul_256/U_lfsr/shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_reg_pmul/O_lfsr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/U_lfsr/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.228%)  route 0.651ns (77.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.567     1.466    U_reg_pmul/usb_clk
    SLICE_X59Y50         FDRE                                         r  U_reg_pmul/O_lfsr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_reg_pmul/O_lfsr_state_reg[1]/Q
                         net (fo=2, routed)           0.651     2.258    U_curve_mul_256/U_lfsr/O_lfsr_state[1]
    SLICE_X55Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.303 r  U_curve_mul_256/U_lfsr/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.303    U_curve_mul_256/U_lfsr/p_1_in[1]
    SLICE_X55Y50         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.833     2.027    U_curve_mul_256/U_lfsr/O_cryptoclk
    SLICE_X55Y50         FDRE                                         r  U_curve_mul_256/U_lfsr/state_reg[1]/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.091     2.154    U_curve_mul_256/U_lfsr/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.955ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.955ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.541%)  route 0.490ns (58.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.490     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y87         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 31.955    

Slack (MET) :             32.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.774%)  route 0.356ns (47.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X29Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y85         FDCE (Setup_fdce_C_D)       -0.203    32.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.797    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 32.043    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.777ns  (logic 0.398ns (51.216%)  route 0.379ns (48.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.379     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y86         FDCE (Setup_fdce_C_D)       -0.160    32.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.840    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.688ns  (logic 0.348ns (50.553%)  route 0.340ns (49.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.340     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X37Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y87         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 32.102    

Slack (MET) :             32.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.058%)  route 0.353ns (44.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.353     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X29Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y85         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 32.139    

Slack (MET) :             32.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.781ns  (logic 0.433ns (55.460%)  route 0.348ns (44.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.348     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X29Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y85         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 32.146    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.344%)  route 0.374ns (49.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.374     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y87         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.602%)  route 0.370ns (49.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X37Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y87         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 32.178    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 U_curve_mul_256/rdy_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/busy_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.630ns (22.510%)  route 2.169ns (77.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 14.368 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.522     4.758    U_curve_mul_256/O_cryptoclk
    SLICE_X70Y47         FDPE                                         r  U_curve_mul_256/rdy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y47         FDPE (Prop_fdpe_C_Q)         0.398     5.156 f  U_curve_mul_256/rdy_reg_reg/Q
                         net (fo=6, routed)           1.314     6.470    U_curve_mul_256/I_done
    SLICE_X71Y68         LUT1 (Prop_lut1_I0_O)        0.232     6.702 r  U_curve_mul_256/tio_trigger_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.855     7.557    U_reg_pmul/I_busy
    SLICE_X75Y62         FDRE                                         r  U_reg_pmul/busy_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.337    14.368    U_reg_pmul/usb_clk
    SLICE_X75Y62         FDRE                                         r  U_reg_pmul/busy_pipe_reg[0]/C
                         clock pessimism              0.000    14.368    
                         clock uncertainty           -0.035    14.333    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)       -0.081    14.252    U_reg_pmul/busy_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.379ns (17.986%)  route 1.728ns (82.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.520     4.756    U_reg_pmul/crypto_clk
    SLICE_X51Y47         FDRE                                         r  U_reg_pmul/reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.379     5.135 r  U_reg_pmul/reg_rx_reg[2]/Q
                         net (fo=4, routed)           1.728     6.863    U_reg_pmul/reg_rx[2]
    SLICE_X50Y47         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.402    14.433    U_reg_pmul/usb_clk
    SLICE_X50Y47         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[2]/C
                         clock pessimism              0.000    14.433    
                         clock uncertainty           -0.035    14.398    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)       -0.015    14.383    U_reg_pmul/reg_rx_usb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.433ns (21.363%)  route 1.594ns (78.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 14.441 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.527     4.763    U_reg_pmul/crypto_clk
    SLICE_X34Y46         FDRE                                         r  U_reg_pmul/reg_rx_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.433     5.196 r  U_reg_pmul/reg_rx_reg[179]/Q
                         net (fo=2, routed)           1.594     6.790    U_reg_pmul/reg_rx[179]
    SLICE_X35Y46         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.410    14.441    U_reg_pmul/usb_clk
    SLICE_X35Y46         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[179]/C
                         clock pessimism              0.000    14.441    
                         clock uncertainty           -0.035    14.406    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.073    14.333    U_reg_pmul/reg_rx_usb_reg[179]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.379ns (18.731%)  route 1.644ns (81.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.380     4.616    U_reg_pmul/crypto_clk
    SLICE_X40Y52         FDRE                                         r  U_reg_pmul/reg_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  U_reg_pmul/reg_rx_reg[5]/Q
                         net (fo=4, routed)           1.644     6.639    U_reg_pmul/reg_rx[5]
    SLICE_X39Y51         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.271    14.302    U_reg_pmul/usb_clk
    SLICE_X39Y51         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[5]/C
                         clock pessimism              0.000    14.302    
                         clock uncertainty           -0.035    14.267    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)       -0.039    14.228    U_reg_pmul/reg_rx_usb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.379ns (18.817%)  route 1.635ns (81.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.529     4.765    U_reg_pmul/crypto_clk
    SLICE_X32Y49         FDRE                                         r  U_reg_pmul/reg_rx_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.379     5.144 r  U_reg_pmul/reg_rx_reg[53]/Q
                         net (fo=2, routed)           1.635     6.779    U_reg_pmul/reg_rx[53]
    SLICE_X33Y49         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.411    14.442    U_reg_pmul/usb_clk
    SLICE_X33Y49         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[53]/C
                         clock pessimism              0.000    14.442    
                         clock uncertainty           -0.035    14.407    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.039    14.368    U_reg_pmul/reg_rx_usb_reg[53]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.379ns (18.644%)  route 1.654ns (81.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.522     4.758    U_reg_pmul/crypto_clk
    SLICE_X48Y48         FDRE                                         r  U_reg_pmul/reg_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.379     5.137 r  U_reg_pmul/reg_rx_reg[0]/Q
                         net (fo=4, routed)           1.654     6.791    U_reg_pmul/reg_rx[0]
    SLICE_X50Y48         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.402    14.433    U_reg_pmul/usb_clk
    SLICE_X50Y48         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[0]/C
                         clock pessimism              0.000    14.433    
                         clock uncertainty           -0.035    14.398    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)       -0.015    14.383    U_reg_pmul/reg_rx_usb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_ry_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.379ns (18.830%)  route 1.634ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 14.447 - 10.000 ) 
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.532     4.768    U_reg_pmul/crypto_clk
    SLICE_X20Y47         FDRE                                         r  U_reg_pmul/reg_ry_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.379     5.147 r  U_reg_pmul/reg_ry_reg[87]/Q
                         net (fo=2, routed)           1.634     6.781    U_reg_pmul/reg_ry[87]
    SLICE_X21Y47         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.416    14.447    U_reg_pmul/usb_clk
    SLICE_X21Y47         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[87]/C
                         clock pessimism              0.000    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)       -0.024    14.388    U_reg_pmul/reg_ry_usb_reg[87]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.379ns (18.928%)  route 1.623ns (81.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.385     4.621    U_reg_pmul/crypto_clk
    SLICE_X28Y53         FDRE                                         r  U_reg_pmul/reg_rx_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.379     5.000 r  U_reg_pmul/reg_rx_reg[207]/Q
                         net (fo=2, routed)           1.623     6.623    U_reg_pmul/reg_rx[207]
    SLICE_X29Y53         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.275    14.306    U_reg_pmul/usb_clk
    SLICE_X29Y53         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[207]/C
                         clock pessimism              0.000    14.306    
                         clock uncertainty           -0.035    14.271    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.027    14.244    U_reg_pmul/reg_rx_usb_reg[207]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.433ns (22.404%)  route 1.500ns (77.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 14.438 - 10.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.523     4.759    U_reg_pmul/crypto_clk
    SLICE_X42Y48         FDRE                                         r  U_reg_pmul/reg_rx_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.433     5.192 r  U_reg_pmul/reg_rx_reg[219]/Q
                         net (fo=2, routed)           1.500     6.692    U_reg_pmul/reg_rx[219]
    SLICE_X43Y48         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.407    14.438    U_reg_pmul/usb_clk
    SLICE_X43Y48         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[219]/C
                         clock pessimism              0.000    14.438    
                         clock uncertainty           -0.035    14.403    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)       -0.073    14.330    U_reg_pmul/reg_rx_usb_reg[219]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 U_reg_pmul/reg_rx_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.433ns (22.007%)  route 1.535ns (77.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 14.437 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.521     4.757    U_reg_pmul/crypto_clk
    SLICE_X46Y42         FDRE                                         r  U_reg_pmul/reg_rx_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  U_reg_pmul/reg_rx_reg[84]/Q
                         net (fo=2, routed)           1.535     6.725    U_reg_pmul/reg_rx[84]
    SLICE_X47Y42         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.406    14.437    U_reg_pmul/usb_clk
    SLICE_X47Y42         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[84]/C
                         clock pessimism              0.000    14.437    
                         clock uncertainty           -0.035    14.402    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)       -0.024    14.378    U_reg_pmul/reg_rx_usb_reg[84]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.746%)  route 0.573ns (80.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.634     1.583    U_reg_pmul/crypto_clk
    SLICE_X28Y38         FDRE                                         r  U_reg_pmul/reg_ry_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     1.724 r  U_reg_pmul/reg_ry_reg[222]/Q
                         net (fo=2, routed)           0.573     2.297    U_reg_pmul/reg_ry[222]
    SLICE_X27Y38         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.913     2.057    U_reg_pmul/usb_clk
    SLICE_X27Y38         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[222]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.035     2.092    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.047     2.139    U_reg_pmul/reg_ry_usb_reg[222]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_rx_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.164ns (22.375%)  route 0.569ns (77.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.567     1.515    U_reg_pmul/crypto_clk
    SLICE_X42Y50         FDRE                                         r  U_reg_pmul/reg_rx_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U_reg_pmul/reg_rx_reg[65]/Q
                         net (fo=2, routed)           0.569     2.248    U_reg_pmul/reg_rx[65]
    SLICE_X41Y50         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.841     1.985    U_reg_pmul/usb_clk
    SLICE_X41Y50         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[65]/C
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.035     2.020    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.070     2.090    U_reg_pmul/reg_rx_usb_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.757%)  route 0.573ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.639     1.588    U_reg_pmul/crypto_clk
    SLICE_X21Y48         FDRE                                         r  U_reg_pmul/reg_ry_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  U_reg_pmul/reg_ry_reg[215]/Q
                         net (fo=2, routed)           0.573     2.302    U_reg_pmul/reg_ry[215]
    SLICE_X21Y47         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.917     2.061    U_reg_pmul/usb_clk
    SLICE_X21Y47         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[215]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.035     2.096    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.047     2.143    U_reg_pmul/reg_ry_usb_reg[215]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.164ns (22.083%)  route 0.579ns (77.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.634     1.583    U_reg_pmul/crypto_clk
    SLICE_X30Y39         FDRE                                         r  U_reg_pmul/reg_ry_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     1.747 r  U_reg_pmul/reg_ry_reg[146]/Q
                         net (fo=2, routed)           0.579     2.326    U_reg_pmul/reg_ry[146]
    SLICE_X30Y38         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.910     2.054    U_reg_pmul/usb_clk
    SLICE_X30Y38         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[146]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.035     2.089    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.076     2.165    U_reg_pmul/reg_ry_usb_reg[146]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.185%)  route 0.594ns (80.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.638     1.587    U_reg_pmul/crypto_clk
    SLICE_X18Y44         FDRE                                         r  U_reg_pmul/reg_ry_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  U_reg_pmul/reg_ry_reg[117]/Q
                         net (fo=2, routed)           0.594     2.322    U_reg_pmul/reg_ry[117]
    SLICE_X18Y43         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.916     2.060    U_reg_pmul/usb_clk
    SLICE_X18Y43         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[117]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.035     2.095    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.066     2.161    U_reg_pmul/reg_ry_usb_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.948%)  route 0.603ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.635     1.584    U_reg_pmul/crypto_clk
    SLICE_X33Y40         FDRE                                         r  U_reg_pmul/reg_ry_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  U_reg_pmul/reg_ry_reg[70]/Q
                         net (fo=2, routed)           0.603     2.328    U_reg_pmul/reg_ry[70]
    SLICE_X33Y39         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.910     2.054    U_reg_pmul/usb_clk
    SLICE_X33Y39         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[70]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.035     2.089    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.078     2.167    U_reg_pmul/reg_ry_usb_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_rx_reg[188]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_rx_usb_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.698%)  route 0.575ns (80.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.629     1.578    U_reg_pmul/crypto_clk
    SLICE_X48Y42         FDRE                                         r  U_reg_pmul/reg_rx_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  U_reg_pmul/reg_rx_reg[188]/Q
                         net (fo=2, routed)           0.575     2.294    U_reg_pmul/reg_rx[188]
    SLICE_X49Y42         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.906     2.050    U_reg_pmul/usb_clk
    SLICE_X49Y42         FDRE                                         r  U_reg_pmul/reg_rx_usb_reg[188]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.035     2.085    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.047     2.132    U_reg_pmul/reg_rx_usb_reg[188]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[185]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.150%)  route 0.595ns (80.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.637     1.586    U_reg_pmul/crypto_clk
    SLICE_X26Y45         FDRE                                         r  U_reg_pmul/reg_ry_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  U_reg_pmul/reg_ry_reg[185]/Q
                         net (fo=2, routed)           0.595     2.322    U_reg_pmul/reg_ry[185]
    SLICE_X26Y44         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.915     2.059    U_reg_pmul/usb_clk
    SLICE_X26Y44         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[185]/C
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.035     2.094    
    SLICE_X26Y44         FDRE (Hold_fdre_C_D)         0.066     2.160    U_reg_pmul/reg_ry_usb_reg[185]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.975%)  route 0.602ns (81.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.631     1.580    U_reg_pmul/crypto_clk
    SLICE_X40Y40         FDRE                                         r  U_reg_pmul/reg_ry_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  U_reg_pmul/reg_ry_reg[34]/Q
                         net (fo=2, routed)           0.602     2.323    U_reg_pmul/reg_ry[34]
    SLICE_X39Y40         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.909     2.053    U_reg_pmul/usb_clk
    SLICE_X39Y40         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[34]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.088    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.072     2.160    U_reg_pmul/reg_ry_usb_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_reg_pmul/reg_ry_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_reg_pmul/reg_ry_usb_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.913%)  route 0.605ns (81.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.632     1.581    U_reg_pmul/crypto_clk
    SLICE_X44Y43         FDRE                                         r  U_reg_pmul/reg_ry_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  U_reg_pmul/reg_ry_reg[64]/Q
                         net (fo=2, routed)           0.605     2.327    U_reg_pmul/reg_ry[64]
    SLICE_X44Y42         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.908     2.052    U_reg_pmul/usb_clk
    SLICE_X44Y42         FDRE                                         r  U_reg_pmul/reg_ry_usb_reg[64]/C
                         clock pessimism              0.000     2.052    
                         clock uncertainty            0.035     2.087    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.076     2.163    U_reg_pmul/reg_ry_usb_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.695ns (14.912%)  route 3.966ns (85.088%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.795     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.331    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.695ns (14.912%)  route 3.966ns (85.088%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.795     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.331    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.695ns (14.912%)  route 3.966ns (85.088%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.795     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.331    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.695ns (14.912%)  route 3.966ns (85.088%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.795     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.331    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.695ns (14.912%)  route 3.966ns (85.088%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.795     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.331    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.695ns (15.494%)  route 3.791ns (84.506%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.292    35.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.726    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.695ns (15.494%)  route 3.791ns (84.506%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.760    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 28.138    

Slack (MET) :             28.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.695ns (15.494%)  route 3.791ns (84.506%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.760    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 28.138    

Slack (MET) :             28.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.695ns (15.494%)  route 3.791ns (84.506%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.760    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 28.138    

Slack (MET) :             28.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.695ns (15.494%)  route 3.791ns (84.506%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.355     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.348     3.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.646     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y114        LUT4 (Prop_lut4_I1_O)        0.242     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.524     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y94         LUT1 (Prop_lut1_I0_O)        0.105     7.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.620     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.272    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.249    36.054    
                         clock uncertainty           -0.035    36.018    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.258    35.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.760    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 28.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.629%)  route 0.132ns (48.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.368     1.436    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.629%)  route 0.132ns (48.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.368     1.436    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.629%)  route 0.132ns (48.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.368     1.436    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.629%)  route 0.132ns (48.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.368     1.436    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.629%)  route 0.132ns (48.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.368     1.436    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.629%)  route 0.132ns (48.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.368     1.436    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.868%)  route 0.119ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.564     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.389     1.414    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.868%)  route 0.119ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.564     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X36Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.389     1.414    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.755%)  route 0.187ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.564     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X38Y84         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.832     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.368     1.434    
    SLICE_X38Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.755%)  route 0.187ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.564     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X38Y84         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.832     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.368     1.434    
    SLICE_X38Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clk
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        4.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.493ns  (logic 1.537ns (16.192%)  route 7.956ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 24.508 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.411    19.993    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]_1
    SLICE_X74Y24         FDCE                                         f  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.431    24.508    U_curve_mul_256/invertor/helper_copy/O_cryptoclk
    SLICE_X74Y24         FDCE                                         r  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[1]/C
                         clock pessimism              0.000    24.508    
                         clock uncertainty           -0.035    24.473    
    SLICE_X74Y24         FDCE (Recov_fdce_C_CLR)     -0.292    24.181    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                         -19.993    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.493ns  (logic 1.537ns (16.192%)  route 7.956ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 24.508 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.411    19.993    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]_1
    SLICE_X74Y24         FDCE                                         f  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.431    24.508    U_curve_mul_256/invertor/helper_copy/O_cryptoclk
    SLICE_X74Y24         FDCE                                         r  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[3]/C
                         clock pessimism              0.000    24.508    
                         clock uncertainty           -0.035    24.473    
    SLICE_X74Y24         FDCE (Recov_fdce_C_CLR)     -0.292    24.181    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                         -19.993    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.493ns  (logic 1.537ns (16.192%)  route 7.956ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 24.508 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.411    19.993    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]_1
    SLICE_X74Y24         FDCE                                         f  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.431    24.508    U_curve_mul_256/invertor/helper_copy/O_cryptoclk
    SLICE_X74Y24         FDCE                                         r  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]/C
                         clock pessimism              0.000    24.508    
                         clock uncertainty           -0.035    24.473    
    SLICE_X74Y24         FDCE (Recov_fdce_C_CLR)     -0.258    24.215    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.215    
                         arrival time                         -19.993    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.493ns  (logic 1.537ns (16.192%)  route 7.956ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 24.508 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.411    19.993    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[0]_1
    SLICE_X74Y24         FDCE                                         f  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.431    24.508    U_curve_mul_256/invertor/helper_copy/O_cryptoclk
    SLICE_X74Y24         FDCE                                         r  U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[2]/C
                         clock pessimism              0.000    24.508    
                         clock uncertainty           -0.035    24.473    
    SLICE_X74Y24         FDCE (Recov_fdce_C_CLR)     -0.258    24.215    U_curve_mul_256/invertor/helper_copy/proc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.215    
                         arrival time                         -19.993    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.430ns  (logic 1.537ns (16.300%)  route 7.893ns (83.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.348    19.930    U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]_2
    SLICE_X78Y19         FDCE                                         f  U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.438    24.515    U_curve_mul_256/invertor/helper_invert_precalc/O_cryptoclk
    SLICE_X78Y19         FDCE                                         r  U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[3]/C
                         clock pessimism              0.000    24.515    
                         clock uncertainty           -0.035    24.480    
    SLICE_X78Y19         FDCE (Recov_fdce_C_CLR)     -0.292    24.188    U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.188    
                         arrival time                         -19.930    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.384ns  (logic 1.537ns (16.379%)  route 7.847ns (83.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 24.509 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.302    19.884    U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[1]_0
    SLICE_X75Y23         FDCE                                         f  U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.432    24.509    U_curve_mul_256/invertor/helper_invert_compare/O_cryptoclk
    SLICE_X75Y23         FDCE                                         r  U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[2]/C
                         clock pessimism              0.000    24.509    
                         clock uncertainty           -0.035    24.474    
    SLICE_X75Y23         FDCE (Recov_fdce_C_CLR)     -0.331    24.143    U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.143    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.384ns  (logic 1.537ns (16.379%)  route 7.847ns (83.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 24.509 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.302    19.884    U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[1]_0
    SLICE_X75Y23         FDCE                                         f  U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.432    24.509    U_curve_mul_256/invertor/helper_invert_compare/O_cryptoclk
    SLICE_X75Y23         FDCE                                         r  U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[3]/C
                         clock pessimism              0.000    24.509    
                         clock uncertainty           -0.035    24.474    
    SLICE_X75Y23         FDCE (Recov_fdce_C_CLR)     -0.331    24.143    U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.143    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.384ns  (logic 1.537ns (16.379%)  route 7.847ns (83.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 24.509 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.302    19.884    U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[1]_0
    SLICE_X75Y23         FDCE                                         f  U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.432    24.509    U_curve_mul_256/invertor/helper_invert_compare/O_cryptoclk
    SLICE_X75Y23         FDCE                                         r  U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[4]/C
                         clock pessimism              0.000    24.509    
                         clock uncertainty           -0.035    24.474    
    SLICE_X75Y23         FDCE (Recov_fdce_C_CLR)     -0.331    24.143    U_curve_mul_256/invertor/helper_invert_compare/proc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.143    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.430ns  (logic 1.537ns (16.300%)  route 7.893ns (83.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.348    19.930    U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]_2
    SLICE_X78Y19         FDCE                                         f  U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.438    24.515    U_curve_mul_256/invertor/helper_invert_precalc/O_cryptoclk
    SLICE_X78Y19         FDCE                                         r  U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[2]/C
                         clock pessimism              0.000    24.515    
                         clock uncertainty           -0.035    24.480    
    SLICE_X78Y19         FDCE (Recov_fdce_C_CLR)     -0.258    24.222    U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.222    
                         arrival time                         -19.930    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        9.430ns  (logic 1.537ns (16.300%)  route 7.893ns (83.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
                         input delay                  0.500    10.500    
    R1                                                0.000    10.500 r  pushbutton (IN)
                         net (fo=0)                   0.000    10.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432    11.932 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         3.545    15.477    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.105    15.582 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         4.348    19.930    U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]_2
    SLICE_X78Y19         FDCE                                         f  U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    20.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.000    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    23.077 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        1.438    24.515    U_curve_mul_256/invertor/helper_invert_precalc/O_cryptoclk
    SLICE_X78Y19         FDCE                                         r  U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]/C
                         clock pessimism              0.000    24.515    
                         clock uncertainty           -0.035    24.480    
    SLICE_X78Y19         FDCE (Recov_fdce_C_CLR)     -0.258    24.222    U_curve_mul_256/invertor/helper_invert_precalc/proc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.222    
                         arrival time                         -19.930    
  -------------------------------------------------------------------
                         slack                                  4.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[23]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.314ns (12.341%)  route 2.228ns (87.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.398     3.042    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X45Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X45Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[23]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[24]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.314ns (12.341%)  route 2.228ns (87.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.398     3.042    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X45Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X45Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[24]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[25]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.314ns (12.341%)  route 2.228ns (87.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.398     3.042    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X45Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X45Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[25]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[26]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.314ns (12.341%)  route 2.228ns (87.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.398     3.042    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X45Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X45Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[26]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[21]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.314ns (12.323%)  route 2.232ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.402     3.046    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X44Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X44Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[21]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X44Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[22]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.314ns (12.323%)  route 2.232ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.402     3.046    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X44Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X44Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[22]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X44Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[27]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.314ns (12.323%)  route 2.232ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.402     3.046    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X44Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X44Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[27]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X44Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[28]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.314ns (12.323%)  route 2.232ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.402     3.046    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X44Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X44Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[28]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X44Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[35]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.314ns (12.323%)  route 2.232ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.402     3.046    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X44Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X44Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[35]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X44Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[36]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.314ns (12.323%)  route 2.232ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.769 r  pushbutton_IBUF_inst/O
                         net (fo=110, routed)         1.830     2.599    U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/pushbutton_IBUF
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.644 f  U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/U_reg_pmul_i_1/O
                         net (fo=424, routed)         0.402     3.046    U_curve_mul_256/worker/modular_multiplier_inst/pushbutton
    SLICE_X44Y40         FDCE                                         f  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/I_cw_clkin
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=7139, routed)        0.906     2.100    U_curve_mul_256/worker/modular_multiplier_inst/O_cryptoclk
    SLICE_X44Y40         FDCE                                         r  U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[36]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X44Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    U_curve_mul_256/worker/modular_multiplier_inst/fsm_shreg_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.630ns (30.485%)  route 1.437ns (69.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.391     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X14Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.398     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.232     5.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.746     6.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.271    14.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.225    14.528    
                         clock uncertainty           -0.035    14.492    
    SLICE_X35Y89         FDPE (Recov_fdpe_C_PRE)     -0.292    14.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.630ns (30.485%)  route 1.437ns (69.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.391     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X14Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.398     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.232     5.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.746     6.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.271    14.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.225    14.528    
                         clock uncertainty           -0.035    14.492    
    SLICE_X35Y89         FDPE (Recov_fdpe_C_PRE)     -0.292    14.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.630ns (30.485%)  route 1.437ns (69.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.391     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X14Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.398     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.232     5.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.746     6.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.271    14.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.225    14.528    
                         clock uncertainty           -0.035    14.492    
    SLICE_X35Y89         FDPE (Recov_fdpe_C_PRE)     -0.292    14.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.379ns (20.968%)  route 1.428ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.383     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.428     6.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.269    14.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.225    14.526    
                         clock uncertainty           -0.035    14.490    
    SLICE_X39Y89         FDCE (Recov_fdce_C_CLR)     -0.331    14.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.379ns (20.968%)  route 1.428ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.383     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.428     6.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.269    14.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.225    14.526    
                         clock uncertainty           -0.035    14.490    
    SLICE_X39Y89         FDCE (Recov_fdce_C_CLR)     -0.331    14.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.379ns (20.968%)  route 1.428ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.383     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.428     6.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.269    14.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.225    14.526    
                         clock uncertainty           -0.035    14.490    
    SLICE_X39Y89         FDCE (Recov_fdce_C_CLR)     -0.331    14.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.379ns (21.241%)  route 1.405ns (78.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.383     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.405     6.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.270    14.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.241    14.543    
                         clock uncertainty           -0.035    14.507    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    14.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.379ns (21.241%)  route 1.405ns (78.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.383     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.405     6.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.270    14.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.241    14.543    
                         clock uncertainty           -0.035    14.507    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    14.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.379ns (21.241%)  route 1.405ns (78.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.383     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.405     6.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.270    14.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.241    14.543    
                         clock uncertainty           -0.035    14.507    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.331    14.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.590ns (33.055%)  route 1.195ns (66.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.387     4.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.348     4.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y86         LUT2 (Prop_lut2_I1_O)        0.242     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.510     6.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X28Y86         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        1.271    14.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.225    14.528    
                         clock uncertainty           -0.035    14.492    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.292    14.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  7.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X31Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X31Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X31Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X31Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.017%)  route 0.141ns (49.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.568     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X31Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=9546, routed)        0.837     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.339    





