<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: APIs for Cache</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__KERNEL__DPL__CACHE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">APIs for Cache<div class="ingroups"><a class="el" href="group__KERNEL__DPL.html">APIs for Driver Porting Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>For more details and example usage, see <a class="el" href="KERNEL_DPL_CACHE_PAGE.html">Cache</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCacheP__Config.html">CacheP_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache config structure, this used by SysConfig and not to be used by end-users directly.  <a href="structCacheP__Config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaca2cab801bb5e7b72e1605367ad71808"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gaca2cab801bb5e7b72e1605367ad71808">CacheP_enable</a> (uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:gaca2cab801bb5e7b72e1605367ad71808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache enable.  <a href="group__KERNEL__DPL__CACHE.html#gaca2cab801bb5e7b72e1605367ad71808">More...</a><br /></td></tr>
<tr class="separator:gaca2cab801bb5e7b72e1605367ad71808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf9860720bfea8c3fa0e795b5e12a24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gaaaf9860720bfea8c3fa0e795b5e12a24">CacheP_disable</a> (uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:gaaaf9860720bfea8c3fa0e795b5e12a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache disable.  <a href="group__KERNEL__DPL__CACHE.html#gaaaf9860720bfea8c3fa0e795b5e12a24">More...</a><br /></td></tr>
<tr class="separator:gaaaf9860720bfea8c3fa0e795b5e12a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8188c2a50f89adb3f768f5c165611b28"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga8188c2a50f89adb3f768f5c165611b28">CacheP_getEnabled</a> (void)</td></tr>
<tr class="memdesc:ga8188c2a50f89adb3f768f5c165611b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get cache enabled bits.  <a href="group__KERNEL__DPL__CACHE.html#ga8188c2a50f89adb3f768f5c165611b28">More...</a><br /></td></tr>
<tr class="separator:ga8188c2a50f89adb3f768f5c165611b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c20f8d65f9efcaeaaf2820b37b6deb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga82c20f8d65f9efcaeaaf2820b37b6deb">CacheP_wbAll</a> (uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:ga82c20f8d65f9efcaeaaf2820b37b6deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache writeback for full cache.  <a href="group__KERNEL__DPL__CACHE.html#ga82c20f8d65f9efcaeaaf2820b37b6deb">More...</a><br /></td></tr>
<tr class="separator:ga82c20f8d65f9efcaeaaf2820b37b6deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2988287002f3f9249876193378356e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gac2988287002f3f9249876193378356e1">CacheP_wbInvAll</a> (uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:gac2988287002f3f9249876193378356e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache writeback and invalidate for full cache.  <a href="group__KERNEL__DPL__CACHE.html#gac2988287002f3f9249876193378356e1">More...</a><br /></td></tr>
<tr class="separator:gac2988287002f3f9249876193378356e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f4efb4e3538bc517f14d5a8e60bcec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga53f4efb4e3538bc517f14d5a8e60bcec">CacheP_wb</a> (void *<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>, uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:ga53f4efb4e3538bc517f14d5a8e60bcec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache writeback for a specified region.  <a href="group__KERNEL__DPL__CACHE.html#ga53f4efb4e3538bc517f14d5a8e60bcec">More...</a><br /></td></tr>
<tr class="separator:ga53f4efb4e3538bc517f14d5a8e60bcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894fcf969b6afb5f30e25861d39c9219"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga894fcf969b6afb5f30e25861d39c9219">CacheP_inv</a> (void *<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>, uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:ga894fcf969b6afb5f30e25861d39c9219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache invalidate for a specified region.  <a href="group__KERNEL__DPL__CACHE.html#ga894fcf969b6afb5f30e25861d39c9219">More...</a><br /></td></tr>
<tr class="separator:ga894fcf969b6afb5f30e25861d39c9219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eda537bc092a20584dcc7a3ed0d8e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga00eda537bc092a20584dcc7a3ed0d8e0">CacheP_wbInv</a> (void *<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>, uint32_t <a class="el" href="tisci__rm__core_8h.html#acb5cfd209ba75c853d03f701e7f91679">type</a>)</td></tr>
<tr class="memdesc:ga00eda537bc092a20584dcc7a3ed0d8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache writeback and invalidate for a specified region.  <a href="group__KERNEL__DPL__CACHE.html#ga00eda537bc092a20584dcc7a3ed0d8e0">More...</a><br /></td></tr>
<tr class="separator:ga00eda537bc092a20584dcc7a3ed0d8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6">CacheP_init</a> (void)</td></tr>
<tr class="memdesc:ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize Cache sub-system, called by SysConfig, not to be called by end users.  <a href="group__KERNEL__DPL__CACHE.html#ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6">More...</a><br /></td></tr>
<tr class="separator:ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga00e1218cd411e9968bd2a6af570a786c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga00e1218cd411e9968bd2a6af570a786c">CacheP_CACHELINE_ALIGNMENT</a>&#160;&#160;&#160;(128U)</td></tr>
<tr class="memdesc:ga00e1218cd411e9968bd2a6af570a786c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line size for alignment of buffers. Actual CPU defined cache line can be smaller that this value, this define is a utility macro to keep application portable across different CPU's.  <a href="group__KERNEL__DPL__CACHE.html#ga00e1218cd411e9968bd2a6af570a786c">More...</a><br /></td></tr>
<tr class="separator:ga00e1218cd411e9968bd2a6af570a786c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Cache Type</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb03f8f23c85aaf2f53d970c77ce00ce"></a><a class="anchor" id="CacheP_Type"></a></p>
<p>Values defined for CacheP types </p>
</td></tr>
<tr class="memitem:ga2146819577f46e96d811eccbcd269cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:ga2146819577f46e96d811eccbcd269cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7b8d23459422756245f0db5e9009b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>&#160;&#160;&#160;(0x0002u)</td></tr>
<tr class="separator:gacc7b8d23459422756245f0db5e9009b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5afa19c2835be3dcd6afaf5d3cc3673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>&#160;&#160;&#160;(0x0004u)</td></tr>
<tr class="separator:gad5afa19c2835be3dcd6afaf5d3cc3673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf146840cbb502a6b368794141a43bf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:gaf146840cbb502a6b368794141a43bf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0155426a2d45f155bbf0bc9f86f3142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gac0155426a2d45f155bbf0bc9f86f3142">CacheP_TYPE_L1</a>&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>))</td></tr>
<tr class="separator:gac0155426a2d45f155bbf0bc9f86f3142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf67d99fe815b566eb4dae3d11bf7e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gadf67d99fe815b566eb4dae3d11bf7e65">CacheP_TYPE_L2</a>&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>))</td></tr>
<tr class="separator:gadf67d99fe815b566eb4dae3d11bf7e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7e735509e56659fbee6a8a9f0b874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga2b7e735509e56659fbee6a8a9f0b874f">CacheP_TYPE_ALLP</a>&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>))</td></tr>
<tr class="separator:ga2b7e735509e56659fbee6a8a9f0b874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc8f9f594b8b2b85bbc6a470f1fb91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#ga4cc8f9f594b8b2b85bbc6a470f1fb91c">CacheP_TYPE_ALLD</a>&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>))</td></tr>
<tr class="separator:ga4cc8f9f594b8b2b85bbc6a470f1fb91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32c7fc7ab9abcd63a3d5feb77b9b825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__KERNEL__DPL__CACHE.html#gad32c7fc7ab9abcd63a3d5feb77b9b825">CacheP_TYPE_ALL</a>&#160;&#160;&#160;(((<a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>))|((<a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>)))</td></tr>
<tr class="separator:gad32c7fc7ab9abcd63a3d5feb77b9b825"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga00e1218cd411e9968bd2a6af570a786c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e1218cd411e9968bd2a6af570a786c">&#9670;&nbsp;</a></span>CacheP_CACHELINE_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_CACHELINE_ALIGNMENT&#160;&#160;&#160;(128U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache line size for alignment of buffers. Actual CPU defined cache line can be smaller that this value, this define is a utility macro to keep application portable across different CPU's. </p>

</div>
</div>
<a id="ga2146819577f46e96d811eccbcd269cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2146819577f46e96d811eccbcd269cb7">&#9670;&nbsp;</a></span>CacheP_TYPE_L1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_L1P&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L1 program cache </p>

</div>
</div>
<a id="gacc7b8d23459422756245f0db5e9009b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7b8d23459422756245f0db5e9009b5">&#9670;&nbsp;</a></span>CacheP_TYPE_L1D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_L1D&#160;&#160;&#160;(0x0002u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L1 data cache </p>

</div>
</div>
<a id="gad5afa19c2835be3dcd6afaf5d3cc3673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5afa19c2835be3dcd6afaf5d3cc3673">&#9670;&nbsp;</a></span>CacheP_TYPE_L2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_L2P&#160;&#160;&#160;(0x0004u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2 program cache </p>

</div>
</div>
<a id="gaf146840cbb502a6b368794141a43bf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf146840cbb502a6b368794141a43bf9c">&#9670;&nbsp;</a></span>CacheP_TYPE_L2D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_L2D&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2 data cache </p>

</div>
</div>
<a id="gac0155426a2d45f155bbf0bc9f86f3142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0155426a2d45f155bbf0bc9f86f3142">&#9670;&nbsp;</a></span>CacheP_TYPE_L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_L1&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All L1 cache's </p>

</div>
</div>
<a id="gadf67d99fe815b566eb4dae3d11bf7e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf67d99fe815b566eb4dae3d11bf7e65">&#9670;&nbsp;</a></span>CacheP_TYPE_L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_L2&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All L2 cache's </p>

</div>
</div>
<a id="ga2b7e735509e56659fbee6a8a9f0b874f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7e735509e56659fbee6a8a9f0b874f">&#9670;&nbsp;</a></span>CacheP_TYPE_ALLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_ALLP&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All program cache's </p>

</div>
</div>
<a id="ga4cc8f9f594b8b2b85bbc6a470f1fb91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cc8f9f594b8b2b85bbc6a470f1fb91c">&#9670;&nbsp;</a></span>CacheP_TYPE_ALLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_ALLD&#160;&#160;&#160;((<a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All data cache's </p>

</div>
</div>
<a id="gad32c7fc7ab9abcd63a3d5feb77b9b825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad32c7fc7ab9abcd63a3d5feb77b9b825">&#9670;&nbsp;</a></span>CacheP_TYPE_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_TYPE_ALL&#160;&#160;&#160;(((<a class="el" href="group__KERNEL__DPL__CACHE.html#ga2146819577f46e96d811eccbcd269cb7">CacheP_TYPE_L1P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gacc7b8d23459422756245f0db5e9009b5">CacheP_TYPE_L1D</a>))|((<a class="el" href="group__KERNEL__DPL__CACHE.html#gad5afa19c2835be3dcd6afaf5d3cc3673">CacheP_TYPE_L2P</a>)|(<a class="el" href="group__KERNEL__DPL__CACHE.html#gaf146840cbb502a6b368794141a43bf9c">CacheP_TYPE_L2D</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All cache's </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaca2cab801bb5e7b72e1605367ad71808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca2cab801bb5e7b72e1605367ad71808">&#9670;&nbsp;</a></span>CacheP_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">type</td><td>[in] cache type's to enable <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaaf9860720bfea8c3fa0e795b5e12a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf9860720bfea8c3fa0e795b5e12a24">&#9670;&nbsp;</a></span>CacheP_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache disable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">type</td><td>[in] cache type's to disable <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8188c2a50f89adb3f768f5c165611b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8188c2a50f89adb3f768f5c165611b28">&#9670;&nbsp;</a></span>CacheP_getEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CacheP_getEnabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get cache enabled bits. </p>
<dl class="section return"><dt>Returns</dt><dd>cache type's that are enabled </dd></dl>

</div>
</div>
<a id="ga82c20f8d65f9efcaeaaf2820b37b6deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c20f8d65f9efcaeaaf2820b37b6deb">&#9670;&nbsp;</a></span>CacheP_wbAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wbAll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache writeback for full cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">type</td><td>[in] cache type's to writeback <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac2988287002f3f9249876193378356e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2988287002f3f9249876193378356e1">&#9670;&nbsp;</a></span>CacheP_wbInvAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wbInvAll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache writeback and invalidate for full cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">type</td><td>[in] cache type's to writeback and invalidate <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga53f4efb4e3538bc517f14d5a8e60bcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f4efb4e3538bc517f14d5a8e60bcec">&#9670;&nbsp;</a></span>CacheP_wb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wb </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache writeback for a specified region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>[in] region address. Recommend to specify address that is cache line aligned </td></tr>
    <tr><td class="paramname">size</td><td>[in] region size in bytes. Recommend to specify size that is multiple of cache line size </td></tr>
    <tr><td class="paramname">type</td><td>[in] cache type's to writeback <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga894fcf969b6afb5f30e25861d39c9219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894fcf969b6afb5f30e25861d39c9219">&#9670;&nbsp;</a></span>CacheP_inv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_inv </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache invalidate for a specified region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>[in] region address. Recommend to specify address that is cache line aligned </td></tr>
    <tr><td class="paramname">size</td><td>[in] region size in bytes. Recommend to specify size that is multiple of cache line size </td></tr>
    <tr><td class="paramname">type</td><td>[in] cache type's to invalidate <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga00eda537bc092a20584dcc7a3ed0d8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00eda537bc092a20584dcc7a3ed0d8e0">&#9670;&nbsp;</a></span>CacheP_wbInv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wbInv </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache writeback and invalidate for a specified region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>[in] region address. Recommend to specify address that is cache line aligned </td></tr>
    <tr><td class="paramname">size</td><td>[in] region size in bytes. Recommend to specify size that is multiple of cache line size </td></tr>
    <tr><td class="paramname">type</td><td>[in] cache type's to writeback and invalidate <br  />
 R5: Supports CacheP_TYPE_L1P, CacheP_TYPE_L1D, A53: Supports CacheP_TYPE_L1P , CacheP_TYPE_L2P, CacheP_TYPE_L1D and CacheP_TYPE_L2D, C66x: Not used assumes CacheP_TYPE_ALL, M4: Not supported </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f6cc39cb5dfa5b2dd000e4d9ae2f9b6">&#9670;&nbsp;</a></span>CacheP_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize Cache sub-system, called by SysConfig, not to be called by end users. </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gae35a6bf7a6a4be997488611ce1707eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae35a6bf7a6a4be997488611ce1707eac">&#9670;&nbsp;</a></span>gCacheConfig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structCacheP__Config.html">CacheP_Config</a> gCacheConfig</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Externally defined Cache configuration. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
