/*
Developer   - Sriram Venkata Krishna
Date        - 22-10-2025
Platform    - HDL Bits
*/

//112. 32-Bit LFSR

module top_module
    (
        input clk,
        input reset,
        output [31:0] q
    ); 

    wire [31:0] inverter;
    
    assign inverter[31:0] = {10'b0, q[0], 19'b0, q[0], q[0]};
    
    always @(posedge clk) begin
        if(reset) begin
            q[31:0] <= 32'h1;
        end
        
        else begin
            q[31:0] <= inverter ^ {q[0], q[31:1]};
        end            
    end

endmodule
