<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Interface-to-Fabric Connections</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part34.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part36.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark67">&zwnj;</a>Interface-to-Fabric Connections<a name="bookmark76">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Interface subsystems can connect to initiator or responder logic in the FPGA fabric. The appropriate</p><p class="s19" style="padding-top: 1pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ACX_NAP_AXI_SLAVE</p><p style="padding-left: 4pt;text-indent: 0pt;text-align: left;">or <span class="s19">ACX_NAP_AXI_MASTER</span></p><p style="padding-left: 4pt;text-indent: 0pt;text-align: left;">macro must be instantiated depending on the type of logic in</p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">the fabric. Standard AXI4 protocol is all that is needed to communicate with the NAP through read and write transactions, which in turn connects the user logic through the 2D NoC to the various interface subsystems. Initiator logic in the fabric can send transactions to the PCIe, GDDR6, DDR4, FCU, or CSR space. Additionally, the PCIe and FCU can talk to responder logic in the FPGA fabric. The following figure shows an example of the PCIe endpoint sending transactions to four NAPs with connected responder logic in the FPGA fabric. The transactions go from the PCIe, through the 2D NoC, and into the FPGA fabric via NAPs. Responses travel the same path back to the PCIe endpoint.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 35pt;text-indent: 0pt;text-align: left;"><span><img width="585" height="479" alt="image" src="Image_049.png"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 30pt;text-indent: 0pt;text-align: center;">Figure 13: <span class="h4">PCIe-to-FPGA Fabric Transactions</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">The 2D NoC handles any clock crossing logic and transaction arbitration internally, eliminating the need to design this logic in the FPGA fabric. Placement of the NAPs does need to be considered in the fabric with respect to the interface subsystems if latency and congestion are concerns. For example, when sending transactions from the PCIe endpoint to a NAP in the fabric, there is more latency to reach a NAP that is physically further away from the PCIe endpoint. Similarly, if a NAP located on the west side of the device sends a transaction to a GDDR6 channel on the east side of the device, the latency is longer than if a NAP on the east side of the device sends the transaction. To help with placement of initiator logic using NAPs that initiate transactions, it is important for a designer to know the direction a transaction takes when traversing the 2D NoC row to the peripheral ring.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The following table lists the direction a transaction takes on the row to arrive at the various interface targets. The direction is based solely on the target destination, and not on the location of the initiating NAP.</p><p class="s14" style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 1: <span class="h4">Direction of Transaction Based on Target</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:23pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s26" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Interface Target</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s26" style="padding-top: 5pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">Direction on Row</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_0</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">west</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_1</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">west</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_2</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">west</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_3</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">west</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_4</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">east</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_5</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">east</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_6</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">east</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6_7</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">east</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">DDR4</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">east</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe ×16</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">east</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe ×8</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">west</p></td></tr><tr style="height:24pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">CSR space</p></td><td style="width:99pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">west</p></td></tr></table><p style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Additionally, if logic and multiple NAPs are placed along a single column or row in the FPGA, the traffic is concentrated on that one row or column. To reduce congestion, consider expected traffic patterns in the design and choose NAP locations that spread the transaction traffic across several rows or columns when possible.</p><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part34.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part36.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
