   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"task3.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "task3.c"
  20              		.section	.text.startup.main,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.global	main
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	main:
  29              	.LFB135:
   1:task3.c       **** #include <stdint.h>
   2:task3.c       **** #include <nrf.h>
   3:task3.c       **** #include <string.h>
   4:task3.c       **** #include <inttypes.h>
   5:task3.c       **** #include "printf.h"
   6:task3.c       **** 
   7:task3.c       **** // Helper macros to access registers.
   8:task3.c       **** #define BV_BY_NAME(field, value) ((field##_##value << field##_Pos) & field##_Msk)
   9:task3.c       **** #define BV_BY_VALUE(field, value) (((value) << field##_Pos) & field##_Msk)
  10:task3.c       **** #define BV(pos) (1u << (pos))
  11:task3.c       **** 
  12:task3.c       **** // Forward declarations.
  13:task3.c       **** static void twi_write(uint8_t dev_addr, volatile uint8_t *tx_data, unsigned int n_tx_data);
  14:task3.c       **** static void twi_read(uint8_t dev_addr, volatile uint8_t *rx_buffer, unsigned int n_rx_data);
  15:task3.c       **** static void twi_write_read(uint8_t dev_addr, volatile uint8_t *tx_data, unsigned int n_tx_data, vol
  16:task3.c       **** static void wait_ms(uint16_t ms);
  17:task3.c       **** static void configure_timer(void);
  18:task3.c       **** static void configure_uart(void);
  19:task3.c       **** 
  20:task3.c       **** // Defines.
  21:task3.c       **** #define TICKS_PER_MS 63 // rounded (62,5)
  22:task3.c       **** 
  23:task3.c       **** // TODO: define device address according to the datasheet
  24:task3.c       **** #define DEV_ADDR UINT8_C(0x1D)
  25:task3.c       **** 
  26:task3.c       **** // TODO: define chip id register address according to the datasheet
  27:task3.c       **** #define REG_CHIP_ID UINT8_C(0x0D)
  28:task3.c       **** 
  29:task3.c       **** // TODO: define control register address according to the datasheet
  30:task3.c       **** #define REG_CONTROL UINT8_C(0x2A)
  31:task3.c       **** 
  32:task3.c       **** // TODO: define control mode active and inactive according to the datasheet
  33:task3.c       **** #define MODE_INACTIVE UINT8_C(0x00)
  34:task3.c       **** #define MODE_ACTIVE UINT8_C(0x01)
  35:task3.c       **** 
  36:task3.c       **** // TODO: define configuration register address according to the datasheet
  37:task3.c       **** #define REG_CONFIG UINT8_C(0x0E)
  38:task3.c       **** 
  39:task3.c       **** // TODO: define configured range value to default of +/- 2g
  40:task3.c       **** #define RANGE_2G UINT8_C(0x00)
  41:task3.c       **** 
  42:task3.c       **** // TODO: define register address of first data (OUT_X_MSB)
  43:task3.c       **** #define REG_OUT_X_MSB UINT8_C(0x01)
  44:task3.c       **** 
  45:task3.c       **** // define LED states wrt Orientation
  46:task3.c       **** #define X_UP (BV(13) | BV(14))
  47:task3.c       **** #define X_DOWN (BV(15) | BV(16))
  48:task3.c       **** #define Y_UP (BV(13) | BV(15))
  49:task3.c       **** #define Y_DOWN (BV(14) | BV(16))
  50:task3.c       **** #define Z_UP (BV(13) | BV(16))
  51:task3.c       **** #define Z_DOWN (BV(15) | BV(14))
  52:task3.c       **** #define ALL_LEDS (BV(13) | BV(14) | BV(15) | BV(16))
  53:task3.c       **** 
  54:task3.c       **** // Read and write buffers.
  55:task3.c       **** // TODO
  56:task3.c       **** #define N_TX_DATA 64
  57:task3.c       **** #define N_RX_DATA 64
  58:task3.c       **** volatile uint8_t rx_buffer[N_RX_DATA];
  59:task3.c       **** volatile uint8_t tx_buffer[N_TX_DATA];
  60:task3.c       **** 
  61:task3.c       **** int main(void)
  62:task3.c       **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  63:task3.c       ****     // Configure the UART peripheral for printf.
  64:task3.c       ****     configure_uart();
  34              		.loc 1 64 5 view .LVU1
  35              	.LBB20:
  36              	.LBI20:
  65:task3.c       ****     // Configure the TIMER peripheral for the wait_ms() function and an interrupt
  66:task3.c       ****     // every 0.5 seconds.
  67:task3.c       ****     configure_timer();
  68:task3.c       **** 
  69:task3.c       ****     //*************************************************************************
  70:task3.c       ****     //* I2C / TWI configuration.
  71:task3.c       ****     //*************************************************************************
  72:task3.c       **** 
  73:task3.c       ****     // Configure the PSEL.SCL, PSEL.SDA, and FREQUENCY register.
  74:task3.c       ****     // TODO (Copy the code from task 1.)
  75:task3.c       ****     NRF_TWIM0->PSEL.SCL = BV_BY_NAME(TWIM_PSEL_SCL_CONNECT, Connected) | BV_BY_VALUE(TWIM_PSEL_SCL_
  76:task3.c       ****     NRF_TWIM0->PSEL.SDA = BV_BY_NAME(TWIM_PSEL_SDA_CONNECT, Connected) | BV_BY_VALUE(TWIM_PSEL_SDA_
  77:task3.c       ****     NRF_TWIM0->FREQUENCY = BV_BY_NAME(TWIM_FREQUENCY_FREQUENCY, K250);
  78:task3.c       ****     // Configure the GPIO pins used with the TWIM peripheral according to Table 124, page 473.
  79:task3.c       ****     // TODO (Copy the code from task 1.)
  80:task3.c       ****     NRF_P0->PIN_CNF[27] = BV_BY_NAME(GPIO_PIN_CNF_SENSE, Disabled) |
  81:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
  82:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_PULL, Pullup) |
  83:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_INPUT, Connect) |
  84:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DIR, Input); // Peripheral takes over direction, 
  85:task3.c       **** 
  86:task3.c       ****     // Configure SDA (Pin 26)
  87:task3.c       ****     NRF_P0->PIN_CNF[26] = BV_BY_NAME(GPIO_PIN_CNF_SENSE, Disabled) |
  88:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
  89:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_PULL, Pullup) |
  90:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_INPUT, Connect) |
  91:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DIR, Input);
  92:task3.c       **** 
  93:task3.c       ****     // Debug LEDs
  94:task3.c       ****     for (int i = 13; i <= 16; i++)
  95:task3.c       ****     {
  96:task3.c       ****         NRF_P0->PIN_CNF[i] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output) |
  97:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
  98:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_INPUT, Disconnect);
  99:task3.c       ****     }
 100:task3.c       ****     NRF_P0->OUTSET = ALL_LEDS;
 101:task3.c       **** 
 102:task3.c       ****     //*************************************************************************
 103:task3.c       ****     //* Sensor configuration.
 104:task3.c       ****     //*************************************************************************
 105:task3.c       ****     // Writing to certain registers including the one configuring the dynamic
 106:task3.c       ****     // range requires the sensor to be in standby (inactive) mode. Set the
 107:task3.c       ****     // sensor to standby mode, set the dynamic range to 2G and then put it in
 108:task3.c       ****     // active mode.
 109:task3.c       **** 
 110:task3.c       ****     // Store the address of the control register in our TX buffer.
 111:task3.c       ****     // TODO
 112:task3.c       ****     tx_buffer[0] = REG_CONTROL;
 113:task3.c       **** 
 114:task3.c       ****     // Store the value representing the inactive operation mode in our TX buffer.
 115:task3.c       ****     // TODO
 116:task3.c       ****     tx_buffer[1] = MODE_INACTIVE;
 117:task3.c       **** 
 118:task3.c       ****     // Write the buffer contents to the accelerometer.
 119:task3.c       ****     // TODO
 120:task3.c       ****     twi_write(DEV_ADDR, tx_buffer, 2);
 121:task3.c       **** 
 122:task3.c       ****     // Store the address of the configuration register in our TX buffer.
 123:task3.c       ****     // TODO
 124:task3.c       ****     tx_buffer[0] = REG_CONFIG;
 125:task3.c       **** 
 126:task3.c       ****     // Store the value representing the +/- 2g range in our TX buffer.
 127:task3.c       ****     // TODO
 128:task3.c       ****     tx_buffer[1] = RANGE_2G;
 129:task3.c       **** 
 130:task3.c       ****     // Write the buffer contents to the accelerometer.
 131:task3.c       ****     // TODO
 132:task3.c       ****     twi_write(DEV_ADDR, tx_buffer, 2);
 133:task3.c       **** 
 134:task3.c       ****     // Store the address of the control register in our TX buffer.
 135:task3.c       ****     // TODO
 136:task3.c       ****     tx_buffer[0] = REG_CONTROL;
 137:task3.c       **** 
 138:task3.c       ****     // Store the value representing the active operation mode in our TX buffer.
 139:task3.c       ****     // TODO
 140:task3.c       ****     tx_buffer[1] = MODE_ACTIVE;
 141:task3.c       **** 
 142:task3.c       ****     // Write the buffer contents to the accelerometer.
 143:task3.c       ****     // TODO
 144:task3.c       ****     twi_write(DEV_ADDR, tx_buffer, 2);
 145:task3.c       **** 
 146:task3.c       ****     // Run forever.
 147:task3.c       ****     while (1)
 148:task3.c       ****     {
 149:task3.c       ****         // Go into a low power state (i.e., sleep) until an interrupt occurs
 150:task3.c       ****         // (WFI = "wait for interrupt" is a processor instruction).
 151:task3.c       ****         __WFI();
 152:task3.c       ****     }
 153:task3.c       **** }
 154:task3.c       **** 
 155:task3.c       **** // This is the interrupt service routine (ISR or IRQ) that is executed when a
 156:task3.c       **** // timer event occurs and interrupts are enables.
 157:task3.c       **** void TIMER1_IRQHandler(void)
 158:task3.c       **** {
 159:task3.c       ****     // Check if our specific event triggered the interrupt.
 160:task3.c       ****     if ((NRF_TIMER1->EVENTS_COMPARE[0] & TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Msk) == TIMER_EVENTS_C
 161:task3.c       ****     {
 162:task3.c       ****         // Clear interrupt event.
 163:task3.c       ****         NRF_TIMER1->EVENTS_COMPARE[0] = TIMER_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated << TIMER_E
 164:task3.c       **** 
 165:task3.c       ****         // Store the address of the acceleration data (starts at register OUT_X_MSB)
 166:task3.c       ****         // in our TX buffer.
 167:task3.c       ****         // TODO
 168:task3.c       ****         tx_buffer[0] = REG_OUT_X_MSB;
 169:task3.c       **** 
 170:task3.c       ****         // Write to the accelerometer in order to setup the read transfer.
 171:task3.c       ****         // Use twi_read(), twi_write(), or twi_write_read() as necessary according to the datasheet
 172:task3.c       ****         // TODO
 173:task3.c       ****         // do it with the twi_write_read()
 174:task3.c       **** 
 175:task3.c       ****         // Start a read transfer to receive 6 bytes of acceleration data.
 176:task3.c       ****         // TODO
 177:task3.c       ****         twi_write_read(DEV_ADDR, tx_buffer, 1, rx_buffer, 6);
 178:task3.c       **** 
 179:task3.c       ****         // Combine LSB and MSB sensor values for the X axis.
 180:task3.c       ****         // TODO
 181:task3.c       ****         int16_t x = ((int16_t)rx_buffer[0] << 4) | (rx_buffer[1] >> 4);
 182:task3.c       ****         if (x > 2047)
 183:task3.c       ****             x -= 4096;
 184:task3.c       **** 
 185:task3.c       ****         // Combine LSB and MSB sensor values for the Y axis.
 186:task3.c       ****         // TODO
 187:task3.c       ****         int16_t y = ((int16_t)rx_buffer[2] << 4) | (rx_buffer[3] >> 4);
 188:task3.c       ****         if (y > 2047)
 189:task3.c       ****             y -= 4096;
 190:task3.c       **** 
 191:task3.c       ****         // Combine LSB and MSB sensor values for the Z axis.
 192:task3.c       ****         // TODO
 193:task3.c       ****         int16_t z = ((int16_t)rx_buffer[4] << 4) | (rx_buffer[5] >> 4);
 194:task3.c       ****         if (z > 2047)
 195:task3.c       ****             z -= 4096;
 196:task3.c       **** 
 197:task3.c       ****         // Fancy
 198:task3.c       ****         // Determine orientation
 199:task3.c       ****         int16_t abs_x = (x < 0) ? -x : x;
 200:task3.c       ****         int16_t abs_y = (y < 0) ? -y : y;
 201:task3.c       ****         int16_t abs_z = (z < 0) ? -z : z;
 202:task3.c       **** 
 203:task3.c       ****         // Determine the current orientation.
 204:task3.c       ****         NRF_P0->OUTSET = ALL_LEDS;
 205:task3.c       **** 
 206:task3.c       ****         const char *orient_str;
 207:task3.c       **** 
 208:task3.c       ****         // Print acceleration values.
 209:task3.c       ****         // TODO
 210:task3.c       ****         printf("X: %5d, Y: %5d, Z: %5d | %s\r\n", x, y, z, orient_str);
 211:task3.c       **** 
 212:task3.c       ****         if (abs_x > abs_y && abs_x > abs_z)
 213:task3.c       ****         {
 214:task3.c       ****             if (x > 0)
 215:task3.c       ****             {
 216:task3.c       ****                 orient_str = "X UP";
 217:task3.c       ****                 NRF_P0->OUTCLR = X_UP; // Turn ON
 218:task3.c       ****             }
 219:task3.c       ****             else
 220:task3.c       ****             {
 221:task3.c       ****                 orient_str = "X DOWN";
 222:task3.c       ****                 NRF_P0->OUTCLR = X_DOWN; // Turn ON
 223:task3.c       ****             }
 224:task3.c       ****         }
 225:task3.c       ****         else if (abs_y > abs_x && abs_y > abs_z)
 226:task3.c       ****         {
 227:task3.c       ****             if (y > 0)
 228:task3.c       ****             {
 229:task3.c       ****                 orient_str = "Y UP";
 230:task3.c       ****                 NRF_P0->OUTCLR = Y_UP; // Turn ON
 231:task3.c       ****             }
 232:task3.c       ****             else
 233:task3.c       ****             {
 234:task3.c       ****                 orient_str = "Y DOWN";
 235:task3.c       ****                 NRF_P0->OUTCLR = Y_DOWN; // Turn ON
 236:task3.c       ****             }
 237:task3.c       ****         }
 238:task3.c       ****         else
 239:task3.c       ****         {
 240:task3.c       ****             if (z > 0)
 241:task3.c       ****             {
 242:task3.c       ****                 orient_str = "Z UP";
 243:task3.c       ****                 NRF_P0->OUTCLR = Z_UP; // Turn ON
 244:task3.c       ****             }
 245:task3.c       ****             else
 246:task3.c       ****             {
 247:task3.c       ****                 orient_str = "Z DOWN";
 248:task3.c       ****                 NRF_P0->OUTCLR = Z_DOWN; // Turn ON
 249:task3.c       ****             }
 250:task3.c       ****         }
 251:task3.c       **** 
 252:task3.c       ****         // Clear to ensure the timer counter is 0.
 253:task3.c       ****         NRF_TIMER1->TASKS_CLEAR = TIMER_TASKS_CLEAR_TASKS_CLEAR_Trigger << TIMER_TASKS_CLEAR_TASKS_
 254:task3.c       ****         // Update the target count value to trigger the interrupt again after 0.5 seconds.
 255:task3.c       ****         NRF_TIMER1->CC[0] = 31250;
 256:task3.c       ****     }
 257:task3.c       **** }
 258:task3.c       **** 
 259:task3.c       **** // Write n_data bytes of the buffer pointed to by data to the slave device with
 260:task3.c       **** // the address dev_addr.
 261:task3.c       **** static void twi_write(uint8_t dev_addr, volatile uint8_t *tx_data, unsigned int n_tx_data)
 262:task3.c       **** {
 263:task3.c       ****     // Enable the TWIM peripheral.
 264:task3.c       ****     // TODO
 265:task3.c       ****     NRF_TWIM0->ENABLE = BV_BY_NAME(TWIM_ENABLE_ENABLE, Enabled);
 266:task3.c       **** 
 267:task3.c       ****     // Set the shortcut to stop transmitting after the last byte.
 268:task3.c       ****     // TODO
 269:task3.c       ****     NRF_TWIM0->SHORTS = BV_BY_NAME(TWIM_SHORTS_LASTTX_STOP, Enabled);
 270:task3.c       **** 
 271:task3.c       ****     // Set the device address in the ADDRESS register.
 272:task3.c       ****     // TODO
 273:task3.c       ****     NRF_TWIM0->ADDRESS = dev_addr;
 274:task3.c       **** 
 275:task3.c       ****     // Set the number of bytes we want to transmit.
 276:task3.c       ****     // TODO
 277:task3.c       ****     NRF_TWIM0->TXD.MAXCNT = n_tx_data;
 278:task3.c       **** 
 279:task3.c       ****     // Provide a pointer to a buffer where the transmit data is stored.
 280:task3.c       ****     // TODO
 281:task3.c       ****     NRF_TWIM0->TXD.PTR = (uint32_t)tx_data;
 282:task3.c       **** 
 283:task3.c       ****     // Clear events.
 284:task3.c       ****     NRF_TWIM0->EVENTS_STOPPED = TWIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated << TWIM_EVENTS_STOP
 285:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 286:task3.c       **** 
 287:task3.c       ****     // Start transmit task.
 288:task3.c       ****     // TODO
 289:task3.c       ****     NRF_TWIM0->TASKS_STARTTX = 1;
 290:task3.c       **** 
 291:task3.c       ****     // Wait until the TWIM peripheral has stopped (STOP event after the last byte).
 292:task3.c       ****     while (NRF_TWIM0->EVENTS_STOPPED != TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated)
 293:task3.c       ****         ;
 294:task3.c       **** 
 295:task3.c       ****     // Disable the TWIM peripheral.
 296:task3.c       ****     // TODO
 297:task3.c       ****     NRF_TWIM0->ENABLE = 0;
 298:task3.c       **** }
 299:task3.c       **** 
 300:task3.c       **** // Read n_data bytes from the slave device with the address dev_addr and store the
 301:task3.c       **** // data at the location pointed to by buffer.
 302:task3.c       **** static void twi_read(uint8_t dev_addr, volatile uint8_t *rx_buffer, unsigned int n_rx_data)
 303:task3.c       **** {
 304:task3.c       ****     // Enable the TWIM peripheral.
 305:task3.c       ****     // TODO
 306:task3.c       ****     NRF_TWIM0->ENABLE = BV_BY_NAME(TWIM_ENABLE_ENABLE, Enabled);
 307:task3.c       ****     // Set the shortcut to stop receiving after the last byte.
 308:task3.c       ****     // TODO
 309:task3.c       ****     NRF_TWIM0->SHORTS = BV_BY_NAME(TWIM_SHORTS_LASTRX_STOP, Enabled);
 310:task3.c       **** 
 311:task3.c       ****     // Set the device address in the ADDRESS register.
 312:task3.c       ****     // TODO
 313:task3.c       ****     NRF_TWIM0->ADDRESS = dev_addr;
 314:task3.c       **** 
 315:task3.c       ****     // Set the number of bytes we want to receive.
 316:task3.c       ****     // TODO
 317:task3.c       ****     NRF_TWIM0->RXD.MAXCNT = n_rx_data;
 318:task3.c       **** 
 319:task3.c       ****     // Provide a pointer to a buffer where the received data can be stored.
 320:task3.c       ****     // TODO
 321:task3.c       ****     NRF_TWIM0->RXD.PTR = (uint32_t)rx_buffer;
 322:task3.c       **** 
 323:task3.c       ****     // Clear events.
 324:task3.c       ****     NRF_TWIM0->EVENTS_STOPPED = TWIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated << TWIM_EVENTS_STOP
 325:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 326:task3.c       **** 
 327:task3.c       ****     // Start receive task.
 328:task3.c       ****     // TODO
 329:task3.c       ****     NRF_TWIM0->TASKS_STARTRX = 1;
 330:task3.c       **** 
 331:task3.c       ****     // Wait until the TWIM peripheral has stopped (STOP event after the last byte).
 332:task3.c       ****     while (NRF_TWIM0->EVENTS_STOPPED != TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated)
 333:task3.c       ****         ;
 334:task3.c       **** 
 335:task3.c       ****     // Disable the TWIM peripheral.
 336:task3.c       ****     // TODO
 337:task3.c       ****     NRF_TWIM0->ENABLE = 0;
 338:task3.c       **** }
 339:task3.c       **** 
 340:task3.c       **** // Write n_data bytes of the buffer pointed to by data to the slave device with
 341:task3.c       **** // the address dev_addr without sending the stop condition.
 342:task3.c       **** // Then read n_data bytes from the slave device with the address dev_addr and store the
 343:task3.c       **** // data at the location pointed to by buffer.
 344:task3.c       **** static void twi_write_read(uint8_t dev_addr, volatile uint8_t *tx_data, unsigned int n_tx_data, vol
 345:task3.c       **** {
 346:task3.c       ****     // Enable the TWIM peripheral.
 347:task3.c       ****     // TODO
 348:task3.c       ****     NRF_TWIM0->ENABLE = BV_BY_NAME(TWIM_ENABLE_ENABLE, Enabled);
 349:task3.c       **** 
 350:task3.c       ****     // Set the shortcut to start receiving after the last byte is transmitted
 351:task3.c       ****     // and to stop receiving after the last byte.
 352:task3.c       ****     // TODO
 353:task3.c       ****     NRF_TWIM0->SHORTS = BV_BY_NAME(TWIM_SHORTS_LASTTX_STARTRX, Enabled) | BV_BY_NAME(TWIM_SHORTS_LA
 354:task3.c       **** 
 355:task3.c       ****     // Set the device address in the ADDRESS register.
 356:task3.c       ****     // TODO
 357:task3.c       ****     NRF_TWIM0->ADDRESS = dev_addr;
 358:task3.c       **** 
 359:task3.c       ****     // Set the number of bytes we want to transmit.
 360:task3.c       ****     // TODO
 361:task3.c       ****     NRF_TWIM0->TXD.MAXCNT = n_tx_data;
 362:task3.c       **** 
 363:task3.c       ****     // Provide a pointer to a buffer where the transmit data is stored.
 364:task3.c       ****     // TODO
 365:task3.c       ****     NRF_TWIM0->TXD.PTR = (uint32_t)tx_data;
 366:task3.c       **** 
 367:task3.c       ****     // Set the number of bytes we want to receive.
 368:task3.c       ****     // TODO
 369:task3.c       ****     NRF_TWIM0->RXD.MAXCNT = n_rx_data;
 370:task3.c       **** 
 371:task3.c       ****     // Provide a pointer to a buffer where the received data can be stored.
 372:task3.c       ****     // TODO
 373:task3.c       ****     NRF_TWIM0->RXD.PTR = (uint32_t)rx_buffer;
 374:task3.c       **** 
 375:task3.c       ****     // Clear events.
 376:task3.c       ****     NRF_TWIM0->EVENTS_STOPPED = TWIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated << TWIM_EVENTS_STOP
 377:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 378:task3.c       **** 
 379:task3.c       ****     // Start transmit task.
 380:task3.c       ****     // TODO
 381:task3.c       ****     NRF_TWIM0->TASKS_STARTTX = 1;
 382:task3.c       **** 
 383:task3.c       ****     // Wait until the TWIM peripheral has stopped (STOP event after the last byte).
 384:task3.c       ****     while (NRF_TWIM0->EVENTS_STOPPED != TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated)
 385:task3.c       ****         ;
 386:task3.c       **** 
 387:task3.c       ****     // Disable the TWIM peripheral.
 388:task3.c       ****     // TODO
 389:task3.c       ****     NRF_TWIM0->ENABLE = 0;
 390:task3.c       **** }
 391:task3.c       **** 
 392:task3.c       **** //*************************************************************************
 393:task3.c       **** //* UART configuration.
 394:task3.c       **** //* 	- TX GPIO pin connection: P0.06
 395:task3.c       **** //* 	- baudrate: 115200 Baud (bit/s)
 396:task3.c       **** //* 	- hardware flow control: disabled
 397:task3.c       **** //* 	- stop bit(s): 1
 398:task3.c       **** //* 	- with no parity
 399:task3.c       **** //*************************************************************************
 400:task3.c       **** static void configure_uart(void)
  37              		.loc 1 400 13 view .LVU2
  38              	.LBB21:
 401:task3.c       **** {
 402:task3.c       ****     NRF_UART0->PSEL.TXD = (6 << UART_PSEL_TXD_PIN_Pos) |
  39              		.loc 1 402 5 view .LVU3
  40              		.loc 1 402 25 is_stmt 0 view .LVU4
  41 0000 5548     		ldr	r0, .L11
  42              	.LBE21:
  43              	.LBE20:
  44              	.LBB25:
  45              	.LBB26:
 403:task3.c       ****                           (0 << UART_PSEL_TXD_PORT_Pos) |
 404:task3.c       ****                           (UART_PSEL_TXD_CONNECT_Connected << UART_PSEL_TXD_CONNECT_Pos);
 405:task3.c       ****     NRF_UART0->BAUDRATE = UART_BAUDRATE_BAUDRATE_Baud115200 << UART_BAUDRATE_BAUDRATE_Pos;
 406:task3.c       ****     NRF_UART0->CONFIG = (UART_CONFIG_HWFC_Disabled << UART_CONFIG_HWFC_Pos) |
 407:task3.c       ****                         (UART_CONFIG_PARITY_Excluded << UART_CONFIG_PARITY_Pos) |
 408:task3.c       ****                         (UART_CONFIG_STOP_One << UART_CONFIG_STOP_Pos);
 409:task3.c       **** 
 410:task3.c       ****     // Configure the TX GPIO pin according to Table 132, page 503.
 411:task3.c       ****     NRF_P0->PIN_CNF[6] = (GPIO_PIN_CNF_DIR_Output << GPIO_PIN_CNF_DIR_Pos) |
 412:task3.c       ****                          (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos) |
 413:task3.c       ****                          (GPIO_PIN_CNF_PULL_Disabled << GPIO_PIN_CNF_PULL_Pos) |
 414:task3.c       ****                          (GPIO_PIN_CNF_DRIVE_S0S1 << GPIO_PIN_CNF_DRIVE_Pos) |
 415:task3.c       ****                          (GPIO_PIN_CNF_SENSE_Disabled << GPIO_PIN_CNF_SENSE_Pos);
 416:task3.c       **** 
 417:task3.c       ****     // Set the output value of the GPIO pin (UART idle state).
 418:task3.c       ****     NRF_P0->OUTSET = GPIO_OUTSET_PIN6_Set << GPIO_OUTSET_PIN6_Pos;
 419:task3.c       **** }
 420:task3.c       **** 
 421:task3.c       **** //*************************************************************************
 422:task3.c       **** //* Timer0 configuration:
 423:task3.c       **** //* 	- frequency: 62.500 Hz
 424:task3.c       **** //* 	- bit width: 16 bit = 65.536
 425:task3.c       **** //
 426:task3.c       **** //* Timer1 configuration:
 427:task3.c       **** //* 	- frequency: 62.500 Hz
 428:task3.c       **** //* 	- bit width: 16 bit = 65.536
 429:task3.c       **** //*     - interrupts are enabled and trigger every 0.5 seconds
 430:task3.c       **** //*************************************************************************
 431:task3.c       **** static void configure_timer(void)
 432:task3.c       **** {
 433:task3.c       ****     NRF_TIMER0->MODE = TIMER_MODE_MODE_Timer << TIMER_MODE_MODE_Pos;
  46              		.loc 1 433 22 view .LVU5
  47 0002 564B     		ldr	r3, .L11+4
  48              	.LBE26:
  49              	.LBE25:
  62:task3.c       ****     // Configure the UART peripheral for printf.
  50              		.loc 1 62 1 view .LVU6
  51 0004 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  52              		.cfi_def_cfa_offset 24
  53              		.cfi_offset 4, -24
  54              		.cfi_offset 5, -20
  55              		.cfi_offset 6, -16
  56              		.cfi_offset 7, -12
  57              		.cfi_offset 8, -8
  58              		.cfi_offset 14, -4
  59              	.LBB33:
  60              	.LBB22:
 406:task3.c       ****                         (UART_CONFIG_PARITY_Excluded << UART_CONFIG_PARITY_Pos) |
  61              		.loc 1 406 23 view .LVU7
  62 0008 0021     		movs	r1, #0
 411:task3.c       ****                          (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos) |
  63              		.loc 1 411 24 view .LVU8
  64 000a 4FF0A042 		mov	r2, #1342177280
 405:task3.c       ****     NRF_UART0->CONFIG = (UART_CONFIG_HWFC_Disabled << UART_CONFIG_HWFC_Pos) |
  65              		.loc 1 405 25 view .LVU9
  66 000e 544D     		ldr	r5, .L11+8
  67              	.LBE22:
  68              	.LBE33:
  69              	.LBB34:
  70              	.LBB29:
 434:task3.c       ****     NRF_TIMER0->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 435:task3.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
 436:task3.c       **** 
 437:task3.c       ****     NRF_TIMER1->MODE = TIMER_MODE_MODE_Timer << TIMER_MODE_MODE_Pos;
  71              		.loc 1 437 22 view .LVU10
  72 0010 544C     		ldr	r4, .L11+12
  73              	.LBE29:
  74              	.LBE34:
  75              	.LBB35:
  76              	.LBB23:
 402:task3.c       ****                           (0 << UART_PSEL_TXD_PORT_Pos) |
  77              		.loc 1 402 25 view .LVU11
  78 0012 4FF0060C 		mov	ip, #6
  79 0016 C0F80CC5 		str	ip, [r0, #1292]
 405:task3.c       ****     NRF_UART0->CONFIG = (UART_CONFIG_HWFC_Disabled << UART_CONFIG_HWFC_Pos) |
  80              		.loc 1 405 5 is_stmt 1 view .LVU12
 418:task3.c       **** }
  81              		.loc 1 418 20 is_stmt 0 view .LVU13
  82 001a 4026     		movs	r6, #64
 405:task3.c       ****     NRF_UART0->CONFIG = (UART_CONFIG_HWFC_Disabled << UART_CONFIG_HWFC_Pos) |
  83              		.loc 1 405 25 view .LVU14
  84 001c C0F82455 		str	r5, [r0, #1316]
 406:task3.c       ****                         (UART_CONFIG_PARITY_Excluded << UART_CONFIG_PARITY_Pos) |
  85              		.loc 1 406 5 is_stmt 1 view .LVU15
 406:task3.c       ****                         (UART_CONFIG_PARITY_Excluded << UART_CONFIG_PARITY_Pos) |
  86              		.loc 1 406 23 is_stmt 0 view .LVU16
  87 0020 C0F86C15 		str	r1, [r0, #1388]
 411:task3.c       ****                          (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos) |
  88              		.loc 1 411 5 is_stmt 1 view .LVU17
 411:task3.c       ****                          (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos) |
  89              		.loc 1 411 24 is_stmt 0 view .LVU18
  90 0024 0325     		movs	r5, #3
  91              	.LBE23:
  92              	.LBE35:
  93              	.LBB36:
  94              	.LBB30:
 435:task3.c       **** 
  95              		.loc 1 435 27 view .LVU19
  96 0026 0820     		movs	r0, #8
  97              	.LBE30:
  98              	.LBE36:
  99              	.LBB37:
 100              	.LBB24:
 411:task3.c       ****                          (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos) |
 101              		.loc 1 411 24 view .LVU20
 102 0028 C2F81857 		str	r5, [r2, #1816]
 418:task3.c       **** }
 103              		.loc 1 418 5 is_stmt 1 view .LVU21
 418:task3.c       **** }
 104              		.loc 1 418 20 is_stmt 0 view .LVU22
 105 002c C2F80865 		str	r6, [r2, #1288]
 106              	.LBE24:
 107              	.LBE37:
  67:task3.c       **** 
 108              		.loc 1 67 5 is_stmt 1 view .LVU23
 109              	.LBB38:
 110              	.LBI25:
 431:task3.c       **** {
 111              		.loc 1 431 13 view .LVU24
 112              	.LBB31:
 433:task3.c       ****     NRF_TIMER0->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 113              		.loc 1 433 5 view .LVU25
 433:task3.c       ****     NRF_TIMER0->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 114              		.loc 1 433 22 is_stmt 0 view .LVU26
 115 0030 C3F80415 		str	r1, [r3, #1284]
 434:task3.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
 116              		.loc 1 434 5 is_stmt 1 view .LVU27
 434:task3.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
 117              		.loc 1 434 25 is_stmt 0 view .LVU28
 118 0034 C3F80815 		str	r1, [r3, #1288]
 435:task3.c       **** 
 119              		.loc 1 435 5 is_stmt 1 view .LVU29
 435:task3.c       **** 
 120              		.loc 1 435 27 is_stmt 0 view .LVU30
 121 0038 C3F81005 		str	r0, [r3, #1296]
 122              		.loc 1 437 5 is_stmt 1 view .LVU31
 438:task3.c       ****     NRF_TIMER1->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 439:task3.c       ****     NRF_TIMER1->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
 440:task3.c       **** 
 441:task3.c       ****     // Enable interrupts for timer events.
 442:task3.c       ****     NRF_TIMER1->INTENSET = TIMER_INTENSET_COMPARE0_Set << TIMER_INTENSET_COMPARE0_Pos;
 123              		.loc 1 442 26 is_stmt 0 view .LVU32
 124 003c 4FF48033 		mov	r3, #65536
 437:task3.c       ****     NRF_TIMER1->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 125              		.loc 1 437 22 view .LVU33
 126 0040 C4F80415 		str	r1, [r4, #1284]
 438:task3.c       ****     NRF_TIMER1->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 127              		.loc 1 438 5 is_stmt 1 view .LVU34
 438:task3.c       ****     NRF_TIMER1->BITMODE = TIMER_BITMODE_BITMODE_16Bit << TIMER_BITMODE_BITMODE_Pos;
 128              		.loc 1 438 25 is_stmt 0 view .LVU35
 129 0044 C4F80815 		str	r1, [r4, #1288]
 439:task3.c       **** 
 130              		.loc 1 439 5 is_stmt 1 view .LVU36
 439:task3.c       **** 
 131              		.loc 1 439 27 is_stmt 0 view .LVU37
 132 0048 C4F81005 		str	r0, [r4, #1296]
 133              		.loc 1 442 5 is_stmt 1 view .LVU38
 134              		.loc 1 442 26 is_stmt 0 view .LVU39
 135 004c C4F80433 		str	r3, [r4, #772]
 443:task3.c       ****     // Enable interrupts for the timer peripheral in the interrupt controller.
 444:task3.c       ****     NVIC_EnableIRQ(TIMER1_IRQn);
 136              		.loc 1 444 5 is_stmt 1 view .LVU40
 137              	.LVL0:
 138              	.LBB27:
 139              	.LBI27:
 140              		.file 2 "./CMSIS_5/CMSIS/Core/Include/core_cm4.h"
   1:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.2.0
   5:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @date     04. April 2023
   6:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*
   8:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  10:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  12:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  16:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  18:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
  24:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  25:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
  30:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  31:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  34:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  36:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
  38:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
  39:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  40:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
  41:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  44:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  47:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  50:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
  53:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  54:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  55:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
  59:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
  61:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
  62:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  63:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  65:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  71:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  73:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
  76:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
  81:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
  85:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  88:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_FP
  90:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
  93:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
  97:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 100:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ti__)
 101:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined (__ARM_FP)
 102:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 105:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 106:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 109:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 111:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 112:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 113:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 114:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 117:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 121:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 124:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 125:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 126:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 129:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 133:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 136:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 137:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 138:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 141:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 145:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 148:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 149:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 150:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 153:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 157:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 160:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 161:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 162:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 163:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 165:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 168:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 169:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 171:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 172:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 173:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 174:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 175:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 176:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 177:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 178:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }
 179:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 180:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 181:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 182:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 183:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 184:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 185:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 186:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 187:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 188:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 189:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 190:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 191:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 192:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 193:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 194:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 195:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 196:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 197:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 198:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 199:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 200:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 201:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 202:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 203:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 204:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 205:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 206:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 207:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 208:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 209:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 210:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 211:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 212:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 213:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 214:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 215:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 216:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 217:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 218:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 219:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 220:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 221:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 222:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 223:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 224:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 225:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 226:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 227:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 228:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 229:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 230:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 231:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 232:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
 233:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 234:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 235:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #else
 236:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 237:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 238:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 239:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 240:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 241:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
 242:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 243:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 244:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 245:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 246:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 247:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 248:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 249:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 250:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 251:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 252:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 253:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 254:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 255:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 256:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 257:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 258:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 259:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 260:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 261:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 262:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 263:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 264:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
 265:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 266:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 267:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 268:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 269:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 270:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 271:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 272:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 273:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 274:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 275:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 276:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 277:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 278:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 279:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 280:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 281:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 282:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 283:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 284:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 285:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 286:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 287:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 288:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 289:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 290:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 291:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 292:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
 293:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 294:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 295:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 296:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 297:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 298:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 299:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 300:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 301:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 302:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 303:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 304:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 305:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 306:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 307:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 308:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 309:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 310:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 311:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 312:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 313:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 314:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 315:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 316:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 317:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 318:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 319:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 320:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 321:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 322:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 323:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 324:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 325:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 326:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 327:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 328:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 329:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 330:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 331:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 333:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 334:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 335:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 336:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 337:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 338:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 339:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 340:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 341:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 342:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 343:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 344:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 345:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 346:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 347:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 348:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 349:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 350:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 351:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 352:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 353:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 354:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 355:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 356:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 357:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 358:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 359:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 360:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 361:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 362:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 363:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 364:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 365:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 366:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 367:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 368:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 369:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 370:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 371:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 372:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 373:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 374:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 375:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 376:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 377:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 378:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 379:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 380:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 381:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 382:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 383:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 384:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 385:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 386:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 387:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 388:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 389:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 390:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 391:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 392:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 393:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 394:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 395:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 396:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 397:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 398:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 399:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 400:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 401:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 402:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 403:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 404:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 405:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 406:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 407:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 408:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 409:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 410:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 411:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 412:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 413:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 414:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 415:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 416:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 417:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 418:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 419:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 420:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 421:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 422:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 423:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 424:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 425:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 426:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 427:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 428:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 429:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 430:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 431:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 432:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 433:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 434:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 435:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 436:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 437:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 438:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 439:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 440:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 441:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 442:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 443:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 444:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 445:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 446:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 447:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 448:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 449:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 450:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 451:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 452:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 453:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 454:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 455:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 456:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 457:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 458:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 459:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 460:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 461:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 462:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 463:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 464:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 465:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 466:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 467:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 468:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 469:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 470:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 471:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 472:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 473:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 474:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 475:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 476:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 477:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 478:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 479:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 480:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 481:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 482:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 483:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 484:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 485:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 486:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 487:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 488:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 489:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 490:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 491:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 492:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 493:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 494:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 495:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 496:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 497:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 498:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 499:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 500:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 501:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 502:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 503:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 504:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 505:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 506:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 507:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 508:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 509:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 510:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 511:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 512:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 513:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 514:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 515:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 516:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 517:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 518:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 519:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 520:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 521:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 522:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 523:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 524:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 525:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 526:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 527:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 528:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 529:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 530:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 531:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 532:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 533:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 534:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 535:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 536:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 537:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 538:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 539:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 540:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 541:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 542:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 543:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 544:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 545:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 546:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 547:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 548:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 549:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 550:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 551:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 552:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 553:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 554:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 555:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 556:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 557:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 558:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 559:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 560:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 561:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 562:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 563:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 564:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 565:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 566:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 567:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 568:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 569:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 570:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 571:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 572:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 573:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 574:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 575:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 576:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 577:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 578:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 579:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 580:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 581:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 582:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 583:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 584:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 585:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 586:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 587:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 588:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 589:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 590:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 591:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 592:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 593:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 594:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 595:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 596:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 597:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 598:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 599:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 600:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 601:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 602:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 603:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 604:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 605:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 606:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 607:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 608:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 609:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 610:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 611:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 612:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 613:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 614:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 615:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 616:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 617:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 618:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 619:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 620:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 621:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 622:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 623:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 624:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 625:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 626:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 627:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 628:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 629:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 630:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 631:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 632:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 633:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 634:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 635:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 636:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 637:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 638:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 639:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 640:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 641:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 642:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 643:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 644:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 645:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 646:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 647:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 648:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 649:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 650:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 651:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 652:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 653:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 654:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 655:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 656:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 657:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 658:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 659:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 660:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 661:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 662:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 663:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 664:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 665:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 666:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 667:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 668:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 669:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 670:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 671:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 672:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 673:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 674:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 675:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 676:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 677:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 678:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 679:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 680:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 681:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 682:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 683:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 684:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 685:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 686:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 687:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 688:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 689:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 690:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 691:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 692:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 693:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 694:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 695:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 696:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 697:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 698:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 699:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 700:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 701:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 702:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 703:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 704:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 705:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 706:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 707:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 708:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 709:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 710:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 711:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 712:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 713:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 714:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 715:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 716:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 717:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 718:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 719:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 720:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 721:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 722:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 723:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 724:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 725:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 726:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 727:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 728:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 729:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 730:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 731:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 732:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 733:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 734:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 735:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 736:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 737:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 738:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 739:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 740:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 741:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 742:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 743:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 744:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 745:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 746:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 747:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 748:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 749:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 750:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 751:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 752:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 753:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 754:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 755:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 756:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 757:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 758:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 759:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 760:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 761:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 762:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 763:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 764:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 765:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 766:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 767:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 768:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 769:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 770:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 771:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 772:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 773:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 774:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 775:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 776:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 777:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 778:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 779:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 780:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 781:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 782:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 783:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 784:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 785:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 786:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 787:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 788:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 789:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 790:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 791:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 792:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 793:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 794:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 795:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 796:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 797:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 798:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 799:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 800:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 801:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 802:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 803:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 804:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 805:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 806:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 807:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 808:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 809:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 810:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 811:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 812:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 813:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 814:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 815:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 816:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 817:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 818:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 819:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 820:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 821:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 822:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 823:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 824:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 825:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 826:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 827:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 828:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 829:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 830:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 831:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 832:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 833:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 834:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 835:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 836:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 837:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 838:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 839:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 840:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 841:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 842:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 843:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 844:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 845:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 846:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 847:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 848:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 849:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 850:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 851:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 852:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 853:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 854:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 855:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 856:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 857:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 858:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 859:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
 860:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 861:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 862:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 863:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 864:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 865:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 866:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 867:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 868:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 869:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
 870:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
 871:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 872:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 873:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 874:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 875:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
 876:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
 877:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 878:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 879:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 880:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 881:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 882:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 883:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 884:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 885:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 886:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 887:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 888:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 889:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 890:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 891:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 892:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 893:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 894:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_BYTEACC_Pos                 2U                                            /*!< ITM 
 895:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_BYTEACC_Msk                (1UL << ITM_LSR_BYTEACC_Pos)                   /*!< ITM 
 896:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 897:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ACCESS_Pos                  1U                                            /*!< ITM 
 898:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ACCESS_Msk                 (1UL << ITM_LSR_ACCESS_Pos)                    /*!< ITM 
 899:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 900:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_PRESENT_Pos                 0U                                            /*!< ITM 
 901:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_PRESENT_Msk                (1UL /*<< ITM_LSR_PRESENT_Pos*/)               /*!< ITM 
 902:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 903:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 904:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 905:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 906:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 907:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 908:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 909:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 910:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 911:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 912:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 913:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 914:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 915:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 916:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 917:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 918:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 919:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 920:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 921:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 922:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 923:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 924:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 925:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 926:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 927:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 928:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 929:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 930:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 931:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 932:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 933:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 934:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 935:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 936:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 937:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 938:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 939:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 940:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 941:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 942:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 943:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 944:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 945:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 946:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 947:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 948:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 949:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 950:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 951:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 952:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 953:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 954:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 955:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 956:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 957:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 958:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 959:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 960:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 961:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 962:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 963:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 964:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 965:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 966:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 967:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 968:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 969:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 970:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 971:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 972:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 973:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 974:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 975:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 976:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 977:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 978:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 979:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 980:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 981:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 982:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 983:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 984:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 985:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 986:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 987:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 988:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 989:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 990:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 991:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 992:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 993:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 994:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 995:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 996:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 997:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 998:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 999:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1000:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1001:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1002:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1003:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1004:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1005:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1006:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1007:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1008:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1009:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1010:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1011:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1012:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1013:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1014:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1015:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1016:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1017:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1018:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1019:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1020:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1021:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1022:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1023:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1024:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1025:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1026:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1027:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1028:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1029:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1030:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1031:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1032:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1033:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1034:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1035:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1036:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1037:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1038:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1039:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1040:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1041:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1042:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1043:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1044:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1045:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1046:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1047:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1048:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1049:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1050:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1051:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1052:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1053:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1054:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1055:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1056:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1057:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1058:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1059:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1060:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1061:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1062:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1063:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1064:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1065:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1066:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1067:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1068:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1069:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1070:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1071:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1072:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1073:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1074:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1075:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1076:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1077:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1078:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1079:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1080:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1081:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1082:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1083:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1084:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1085:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1086:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1087:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1088:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1089:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1090:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1091:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1092:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1093:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1094:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1095:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1096:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1097:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1098:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1099:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1100:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1101:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1102:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1103:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1104:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1105:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1106:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1107:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1108:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1109:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1110:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1111:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1112:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1113:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1114:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1115:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1116:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1117:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1118:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1119:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1120:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1121:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1122:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1123:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1124:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1125:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1126:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1127:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1128:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1129:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1130:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1131:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1132:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1133:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1134:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1135:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1136:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1137:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1138:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1139:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1140:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1141:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1142:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1143:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1144:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1145:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1146:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1147:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1148:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1149:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1150:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1151:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1152:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1153:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1154:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1155:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1156:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1157:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1158:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1159:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1160:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1161:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1162:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1163:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1164:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1165:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1166:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1167:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1168:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1169:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1170:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1171:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1172:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1173:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1174:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1175:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1176:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1177:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1178:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1179:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1180:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1181:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1182:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1183:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1184:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1185:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1186:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1187:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1188:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1189:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1190:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1191:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1192:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1193:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1194:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1195:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1196:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1197:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1198:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1199:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1200:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1201:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1202:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1203:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1204:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1205:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1206:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1207:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1208:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1209:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1210:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1211:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1212:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1213:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1214:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1215:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1216:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1217:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1218:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1219:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1220:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1221:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1222:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1223:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1224:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1225:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1226:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1227:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1228:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1229:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1230:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1231:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1232:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1233:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1234:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1235:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1236:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1237:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1238:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1239:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1240:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1241:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1242:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1243:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1244:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1245:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1246:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1247:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1248:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1249:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1250:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1251:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1252:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
1253:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1254:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1255:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1256:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1257:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1258:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1259:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1260:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1261:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1262:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1263:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1264:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1265:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1266:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1267:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1268:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1269:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1270:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1271:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1272:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1273:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1274:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1275:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1276:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1277:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1278:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1279:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1280:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1281:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1282:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1283:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1284:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1285:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1286:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1287:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1288:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1289:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1290:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1291:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1292:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1293:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1294:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1295:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1296:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1297:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1298:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1299:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1300:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1301:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1302:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1303:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1304:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1305:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1306:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1307:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1308:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1309:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1310:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1311:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1312:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1313:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1314:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1315:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1316:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1317:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1318:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1319:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1320:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1321:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1322:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1323:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1324:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1325:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1326:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1327:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1328:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1329:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1330:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1331:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1332:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1333:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1334:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1335:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1336:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1337:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1338:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1339:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1340:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1341:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1342:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1343:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1344:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1345:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1346:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1347:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1348:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1349:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1350:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1351:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1352:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1353:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1354:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1355:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1356:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1357:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1358:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1359:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1360:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1361:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1362:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1363:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1364:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1365:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1366:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1367:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1368:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1369:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1370:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1371:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1372:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1373:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1374:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1375:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1376:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1377:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1378:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1379:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1380:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1381:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1382:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1383:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1384:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1385:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1386:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1387:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1388:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1389:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1390:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1391:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1392:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1393:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1394:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1395:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1396:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1397:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1398:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1399:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1400:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1401:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1402:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1403:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1404:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1405:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1406:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1407:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1408:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1409:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1410:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1411:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1412:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1413:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1414:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1415:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1416:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1417:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1418:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1419:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1420:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1421:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1422:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1423:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1424:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1425:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1426:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1427:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1428:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1429:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1430:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1431:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1432:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1433:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1434:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1435:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1436:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1437:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1438:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1439:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1440:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1441:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1442:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1443:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1444:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1445:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1446:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1447:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1448:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1449:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1450:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1451:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1452:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1453:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1454:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1455:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1456:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1457:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1458:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1459:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1460:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1461:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1462:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1463:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1464:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1465:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1466:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1467:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1468:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1469:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1470:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1471:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1472:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1473:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1474:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1475:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1476:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1477:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1478:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1479:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1480:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1481:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1482:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1483:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1484:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1485:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1486:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1487:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1488:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1489:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1490:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1491:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1492:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1493:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1494:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1495:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1496:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1497:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1498:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1499:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1500:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1501:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1502:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1503:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1504:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1505:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1506:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1507:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1508:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1509:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1510:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1511:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1512:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1513:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1514:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1515:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1516:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1517:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1518:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1519:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1520:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1521:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1522:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1523:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1524:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1525:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1526:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1527:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1528:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1529:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1530:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1531:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1532:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1533:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1534:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1535:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1536:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1537:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1539:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1540:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
1541:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1542:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1543:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1544:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1545:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1546:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1547:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1548:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
1549:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1550:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1551:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1552:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1553:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1554:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1555:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1556:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1557:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1558:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1559:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1560:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1561:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1562:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1563:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1564:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1565:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1566:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1567:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1568:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1569:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1570:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1571:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1572:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1573:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1574:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1575:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1576:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1577:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1578:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1579:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1580:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1581:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1582:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1583:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
1584:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1585:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1586:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1587:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1588:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} */
1589:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1590:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1591:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1592:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1593:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
1594:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Register alias definitions for backwards compatibility.
1595:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1596:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1597:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1598:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Capitalize ITM_TCR Register Definitions */
1599:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1600:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
1601:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos           (ITM_TCR_TRACEBUSID_Pos)     /*!< \deprecated ITM_TCR_Trac
1602:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk           (ITM_TCR_TRACEBUSID_Msk)     /*!< \deprecated ITM_TCR_Trac
1603:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1604:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos           (ITM_TCR_TSPRESCALE_Pos)     /*!< \deprecated ITM_TCR_TSPr
1605:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk           (ITM_TCR_TSPRESCALE_Msk)     /*!< \deprecated ITM_TCR_TSPr
1606:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1607:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
1608:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos              (ITM_LSR_BYTEACC_Pos)        /*!< \deprecated ITM_LSR_Byte
1609:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk              (ITM_LSR_BYTEACC_Msk)        /*!< \deprecated ITM_LSR_Byte
1610:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1611:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos               (ITM_LSR_ACCESS_Pos)         /*!< \deprecated ITM_LSR_Acce
1612:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk               (ITM_LSR_ACCESS_Msk)         /*!< \deprecated ITM_LSR_Acce
1613:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1614:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos              (ITM_LSR_PRESENT_Pos)        /*!< \deprecated ITM_LSR_Pres
1615:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk              (ITM_LSR_PRESENT_Msk)        /*!< \deprecated ITM_LSR_Pres
1616:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1617:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} */
1618:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1619:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1620:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1621:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1622:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1623:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
1624:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1625:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1626:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1627:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1628:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1629:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1630:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1631:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
1632:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1633:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1634:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1635:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1636:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1637:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1639:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1640:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1641:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1642:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1643:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1644:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1645:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1646:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
1647:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1648:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #else
1649:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1650:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1651:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1652:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1653:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1654:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1655:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1656:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1657:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1658:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1659:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1660:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1661:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1662:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1663:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1664:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1665:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1666:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
1667:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1668:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #else
1669:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1670:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1671:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1672:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1673:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1674:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1675:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1676:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1677:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1678:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1679:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1680:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1681:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1682:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1683:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1684:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1685:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1686:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
1687:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1688:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1689:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1690:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1691:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1692:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1693:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1694:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1695:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1696:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
1697:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1698:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1699:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1700:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1701:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1702:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1703:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1704:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1705:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }
1706:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1707:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1708:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1709:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1710:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1711:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1712:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1713:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1714:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1715:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1716:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }
1717:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1718:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1719:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1720:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Enable Interrupt
1721:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1722:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1723:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1725:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 141              		.loc 2 1725 22 view .LVU41
 142              	.LBB28:
1726:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1727:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 143              		.loc 2 1727 3 view .LVU42
1728:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
1729:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 144              		.loc 2 1729 5 view .LVU43
1730:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 145              		.loc 2 1730 5 view .LVU44
 146              		.loc 2 1730 43 is_stmt 0 view .LVU45
 147 0050 454B     		ldr	r3, .L11+16
 148 0052 4FF40077 		mov	r7, #512
 149 0056 1F60     		str	r7, [r3]
1731:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 150              		.loc 2 1731 5 is_stmt 1 view .LVU46
 151              	.LVL1:
 152              		.loc 2 1731 5 is_stmt 0 view .LVU47
 153              	.LBE28:
 154              	.LBE27:
 445:task3.c       **** 
 446:task3.c       ****     // Clear to ensure the timer counter is 0.
 447:task3.c       ****     NRF_TIMER1->TASKS_CLEAR = TIMER_TASKS_CLEAR_TASKS_CLEAR_Trigger << TIMER_TASKS_CLEAR_TASKS_CLEA
 155              		.loc 1 447 5 is_stmt 1 view .LVU48
 156              	.LBE31:
 157              	.LBE38:
  75:task3.c       ****     NRF_TWIM0->PSEL.SDA = BV_BY_NAME(TWIM_PSEL_SDA_CONNECT, Connected) | BV_BY_VALUE(TWIM_PSEL_SDA_
 158              		.loc 1 75 25 is_stmt 0 view .LVU49
 159 0058 444B     		ldr	r3, .L11+20
 112:task3.c       **** 
 160              		.loc 1 112 18 view .LVU50
 161 005a 4548     		ldr	r0, .L11+24
 162              	.LBB39:
 163              	.LBB32:
 164              		.loc 1 447 29 view .LVU51
 165 005c 0126     		movs	r6, #1
 448:task3.c       **** 
 449:task3.c       ****     // Set target count value (when to trigger the interrupt).
 450:task3.c       ****     NRF_TIMER1->CC[0] = 31250; // 500ms
 166              		.loc 1 450 23 view .LVU52
 167 005e 47F61228 		movw	r8, #31250
 447:task3.c       **** 
 168              		.loc 1 447 29 view .LVU53
 169 0062 E660     		str	r6, [r4, #12]
 170              		.loc 1 450 5 is_stmt 1 view .LVU54
 171              		.loc 1 450 23 is_stmt 0 view .LVU55
 172 0064 C4F84085 		str	r8, [r4, #1344]
 451:task3.c       **** 
 452:task3.c       ****     // Start timer.
 453:task3.c       ****     NRF_TIMER1->TASKS_START = TIMER_TASKS_START_TASKS_START_Trigger << TIMER_TASKS_START_TASKS_STAR
 173              		.loc 1 453 5 is_stmt 1 view .LVU56
 174              		.loc 1 453 29 is_stmt 0 view .LVU57
 175 0068 2660     		str	r6, [r4]
 176              	.LBE32:
 177              	.LBE39:
  75:task3.c       ****     NRF_TWIM0->PSEL.SDA = BV_BY_NAME(TWIM_PSEL_SDA_CONNECT, Connected) | BV_BY_VALUE(TWIM_PSEL_SDA_
 178              		.loc 1 75 5 is_stmt 1 view .LVU58
  75:task3.c       ****     NRF_TWIM0->PSEL.SDA = BV_BY_NAME(TWIM_PSEL_SDA_CONNECT, Connected) | BV_BY_VALUE(TWIM_PSEL_SDA_
 179              		.loc 1 75 25 is_stmt 0 view .LVU59
 180 006a 1B24     		movs	r4, #27
 181 006c C3F80845 		str	r4, [r3, #1288]
  76:task3.c       ****     NRF_TWIM0->FREQUENCY = BV_BY_NAME(TWIM_FREQUENCY_FREQUENCY, K250);
 182              		.loc 1 76 5 is_stmt 1 view .LVU60
  76:task3.c       ****     NRF_TWIM0->FREQUENCY = BV_BY_NAME(TWIM_FREQUENCY_FREQUENCY, K250);
 183              		.loc 1 76 25 is_stmt 0 view .LVU61
 184 0070 1A24     		movs	r4, #26
 185 0072 C3F80C45 		str	r4, [r3, #1292]
  77:task3.c       ****     // Configure the GPIO pins used with the TWIM peripheral according to Table 124, page 473.
 186              		.loc 1 77 5 is_stmt 1 view .LVU62
  77:task3.c       ****     // Configure the GPIO pins used with the TWIM peripheral according to Table 124, page 473.
 187              		.loc 1 77 26 is_stmt 0 view .LVU63
 188 0076 4FF08064 		mov	r4, #67108864
 189 007a C3F82445 		str	r4, [r3, #1316]
  80:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
 190              		.loc 1 80 5 is_stmt 1 view .LVU64
  80:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
 191              		.loc 1 80 25 is_stmt 0 view .LVU65
 192 007e 40F20C6E 		movw	lr, #1548
 100:task3.c       **** 
 193              		.loc 1 100 20 view .LVU66
 194 0082 4FF4F034 		mov	r4, #122880
  80:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
 195              		.loc 1 80 25 view .LVU67
 196 0086 C2F86CE7 		str	lr, [r2, #1900]
  87:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
 197              		.loc 1 87 5 is_stmt 1 view .LVU68
  87:task3.c       ****                           BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0D1) |
 198              		.loc 1 87 25 is_stmt 0 view .LVU69
 199 008a C2F868E7 		str	lr, [r2, #1896]
  94:task3.c       ****     {
 200              		.loc 1 94 5 is_stmt 1 view .LVU70
 201              	.LBB40:
  94:task3.c       ****     {
 202              		.loc 1 94 10 view .LVU71
 203              	.LVL2:
  94:task3.c       ****     {
 204              		.loc 1 94 24 discriminator 1 view .LVU72
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 205              		.loc 1 96 9 view .LVU73
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 206              		.loc 1 96 28 is_stmt 0 view .LVU74
 207 008e C2F83457 		str	r5, [r2, #1844]
  94:task3.c       ****     {
 208              		.loc 1 94 32 is_stmt 1 discriminator 3 view .LVU75
 209              	.LVL3:
  94:task3.c       ****     {
 210              		.loc 1 94 24 discriminator 1 view .LVU76
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 211              		.loc 1 96 9 view .LVU77
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 212              		.loc 1 96 28 is_stmt 0 view .LVU78
 213 0092 C2F83857 		str	r5, [r2, #1848]
  94:task3.c       ****     {
 214              		.loc 1 94 32 is_stmt 1 discriminator 3 view .LVU79
 215              	.LVL4:
  94:task3.c       ****     {
 216              		.loc 1 94 24 discriminator 1 view .LVU80
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 217              		.loc 1 96 9 view .LVU81
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 218              		.loc 1 96 28 is_stmt 0 view .LVU82
 219 0096 C2F83C57 		str	r5, [r2, #1852]
  94:task3.c       ****     {
 220              		.loc 1 94 32 is_stmt 1 discriminator 3 view .LVU83
 221              	.LVL5:
  94:task3.c       ****     {
 222              		.loc 1 94 24 discriminator 1 view .LVU84
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 223              		.loc 1 96 9 view .LVU85
  96:task3.c       ****                              BV_BY_NAME(GPIO_PIN_CNF_DRIVE, S0S1) |
 224              		.loc 1 96 28 is_stmt 0 view .LVU86
 225 009a C2F84057 		str	r5, [r2, #1856]
  94:task3.c       ****     {
 226              		.loc 1 94 32 is_stmt 1 discriminator 3 view .LVU87
 227              	.LVL6:
  94:task3.c       ****     {
 228              		.loc 1 94 24 discriminator 1 view .LVU88
 229              	.LBE40:
 100:task3.c       **** 
 230              		.loc 1 100 5 view .LVU89
 100:task3.c       **** 
 231              		.loc 1 100 20 is_stmt 0 view .LVU90
 232 009e C2F80845 		str	r4, [r2, #1288]
 112:task3.c       **** 
 233              		.loc 1 112 5 is_stmt 1 view .LVU91
 112:task3.c       **** 
 234              		.loc 1 112 18 is_stmt 0 view .LVU92
 235 00a2 2A22     		movs	r2, #42
 236 00a4 0270     		strb	r2, [r0]
 116:task3.c       **** 
 237              		.loc 1 116 5 is_stmt 1 view .LVU93
 238              	.LBB41:
 239              	.LBB42:
 273:task3.c       **** 
 240              		.loc 1 273 24 is_stmt 0 view .LVU94
 241 00a6 1D22     		movs	r2, #29
 242              	.LBE42:
 243              	.LBE41:
 116:task3.c       **** 
 244              		.loc 1 116 18 view .LVU95
 245 00a8 4170     		strb	r1, [r0, #1]
 120:task3.c       **** 
 246              		.loc 1 120 5 is_stmt 1 view .LVU96
 247              	.LVL7:
 248              	.LBB45:
 249              	.LBI41:
 261:task3.c       **** {
 250              		.loc 1 261 13 view .LVU97
 251              	.LBB43:
 265:task3.c       **** 
 252              		.loc 1 265 5 view .LVU98
 265:task3.c       **** 
 253              		.loc 1 265 23 is_stmt 0 view .LVU99
 254 00aa C3F800C5 		str	ip, [r3, #1280]
 269:task3.c       **** 
 255              		.loc 1 269 5 is_stmt 1 view .LVU100
 269:task3.c       **** 
 256              		.loc 1 269 23 is_stmt 0 view .LVU101
 257 00ae C3F80072 		str	r7, [r3, #512]
 273:task3.c       **** 
 258              		.loc 1 273 5 is_stmt 1 view .LVU102
 273:task3.c       **** 
 259              		.loc 1 273 24 is_stmt 0 view .LVU103
 260 00b2 C3F88825 		str	r2, [r3, #1416]
 277:task3.c       **** 
 261              		.loc 1 277 5 is_stmt 1 view .LVU104
 277:task3.c       **** 
 262              		.loc 1 277 27 is_stmt 0 view .LVU105
 263 00b6 0222     		movs	r2, #2
 264 00b8 C3F84825 		str	r2, [r3, #1352]
 281:task3.c       **** 
 265              		.loc 1 281 5 is_stmt 1 view .LVU106
 281:task3.c       **** 
 266              		.loc 1 281 24 is_stmt 0 view .LVU107
 267 00bc C3F84405 		str	r0, [r3, #1348]
 284:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 268              		.loc 1 284 5 is_stmt 1 view .LVU108
 284:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 269              		.loc 1 284 31 is_stmt 0 view .LVU109
 270 00c0 C3F80411 		str	r1, [r3, #260]
 285:task3.c       **** 
 271              		.loc 1 285 5 is_stmt 1 view .LVU110
 285:task3.c       **** 
 272              		.loc 1 285 29 is_stmt 0 view .LVU111
 273 00c4 C3F82411 		str	r1, [r3, #292]
 289:task3.c       **** 
 274              		.loc 1 289 5 is_stmt 1 view .LVU112
 289:task3.c       **** 
 275              		.loc 1 289 30 is_stmt 0 view .LVU113
 276 00c8 9E60     		str	r6, [r3, #8]
 292:task3.c       ****         ;
 277              		.loc 1 292 5 is_stmt 1 view .LVU114
 278              	.L2:
 292:task3.c       ****         ;
 279              		.loc 1 292 38 discriminator 1 view .LVU115
 292:task3.c       ****         ;
 280              		.loc 1 292 21 is_stmt 0 discriminator 1 view .LVU116
 281 00ca D3F80421 		ldr	r2, [r3, #260]
 292:task3.c       ****         ;
 282              		.loc 1 292 38 discriminator 1 view .LVU117
 283 00ce 012A     		cmp	r2, #1
 284 00d0 FBD1     		bne	.L2
 297:task3.c       **** }
 285              		.loc 1 297 5 is_stmt 1 view .LVU118
 297:task3.c       **** }
 286              		.loc 1 297 23 is_stmt 0 view .LVU119
 287 00d2 0024     		movs	r4, #0
 288              	.LBE43:
 289              	.LBE45:
 124:task3.c       **** 
 290              		.loc 1 124 18 view .LVU120
 291 00d4 0E21     		movs	r1, #14
 292              	.LBB46:
 293              	.LBB44:
 297:task3.c       **** }
 294              		.loc 1 297 23 view .LVU121
 295 00d6 C3F80045 		str	r4, [r3, #1280]
 296              	.LVL8:
 297:task3.c       **** }
 297              		.loc 1 297 23 view .LVU122
 298              	.LBE44:
 299              	.LBE46:
 124:task3.c       **** 
 300              		.loc 1 124 5 is_stmt 1 view .LVU123
 124:task3.c       **** 
 301              		.loc 1 124 18 is_stmt 0 view .LVU124
 302 00da 0170     		strb	r1, [r0]
 128:task3.c       **** 
 303              		.loc 1 128 5 is_stmt 1 view .LVU125
 304              	.LBB47:
 305              	.LBB48:
 265:task3.c       **** 
 306              		.loc 1 265 23 is_stmt 0 view .LVU126
 307 00dc 0621     		movs	r1, #6
 308              	.LBE48:
 309              	.LBE47:
 128:task3.c       **** 
 310              		.loc 1 128 18 view .LVU127
 311 00de 4470     		strb	r4, [r0, #1]
 132:task3.c       **** 
 312              		.loc 1 132 5 is_stmt 1 view .LVU128
 313              	.LVL9:
 314              	.LBB51:
 315              	.LBI47:
 261:task3.c       **** {
 316              		.loc 1 261 13 view .LVU129
 317              	.LBB49:
 265:task3.c       **** 
 318              		.loc 1 265 5 view .LVU130
 265:task3.c       **** 
 319              		.loc 1 265 23 is_stmt 0 view .LVU131
 320 00e0 C3F80015 		str	r1, [r3, #1280]
 269:task3.c       **** 
 321              		.loc 1 269 5 is_stmt 1 view .LVU132
 269:task3.c       **** 
 322              		.loc 1 269 23 is_stmt 0 view .LVU133
 323 00e4 4FF40071 		mov	r1, #512
 324 00e8 C3F80012 		str	r1, [r3, #512]
 273:task3.c       **** 
 325              		.loc 1 273 5 is_stmt 1 view .LVU134
 273:task3.c       **** 
 326              		.loc 1 273 24 is_stmt 0 view .LVU135
 327 00ec 1D21     		movs	r1, #29
 328 00ee C3F88815 		str	r1, [r3, #1416]
 277:task3.c       **** 
 329              		.loc 1 277 5 is_stmt 1 view .LVU136
 277:task3.c       **** 
 330              		.loc 1 277 27 is_stmt 0 view .LVU137
 331 00f2 0221     		movs	r1, #2
 332 00f4 C3F84815 		str	r1, [r3, #1352]
 281:task3.c       **** 
 333              		.loc 1 281 5 is_stmt 1 view .LVU138
 292:task3.c       ****         ;
 334              		.loc 1 292 21 is_stmt 0 discriminator 1 view .LVU139
 335 00f8 1C49     		ldr	r1, .L11+20
 281:task3.c       **** 
 336              		.loc 1 281 24 view .LVU140
 337 00fa C3F84405 		str	r0, [r3, #1348]
 284:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 338              		.loc 1 284 5 is_stmt 1 view .LVU141
 284:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 339              		.loc 1 284 31 is_stmt 0 view .LVU142
 340 00fe C3F80441 		str	r4, [r3, #260]
 285:task3.c       **** 
 341              		.loc 1 285 5 is_stmt 1 view .LVU143
 285:task3.c       **** 
 342              		.loc 1 285 29 is_stmt 0 view .LVU144
 343 0102 C3F82441 		str	r4, [r3, #292]
 289:task3.c       **** 
 344              		.loc 1 289 5 is_stmt 1 view .LVU145
 289:task3.c       **** 
 345              		.loc 1 289 30 is_stmt 0 view .LVU146
 346 0106 9A60     		str	r2, [r3, #8]
 292:task3.c       ****         ;
 347              		.loc 1 292 5 is_stmt 1 view .LVU147
 348              	.L3:
 292:task3.c       ****         ;
 349              		.loc 1 292 38 discriminator 1 view .LVU148
 292:task3.c       ****         ;
 350              		.loc 1 292 21 is_stmt 0 discriminator 1 view .LVU149
 351 0108 D1F80431 		ldr	r3, [r1, #260]
 292:task3.c       ****         ;
 352              		.loc 1 292 38 discriminator 1 view .LVU150
 353 010c 012B     		cmp	r3, #1
 354 010e FBD1     		bne	.L3
 297:task3.c       **** }
 355              		.loc 1 297 5 is_stmt 1 view .LVU151
 297:task3.c       **** }
 356              		.loc 1 297 23 is_stmt 0 view .LVU152
 357 0110 0024     		movs	r4, #0
 358              	.LBE49:
 359              	.LBE51:
 136:task3.c       **** 
 360              		.loc 1 136 18 view .LVU153
 361 0112 2A22     		movs	r2, #42
 362              	.LBB52:
 363              	.LBB50:
 297:task3.c       **** }
 364              		.loc 1 297 23 view .LVU154
 365 0114 C1F80045 		str	r4, [r1, #1280]
 366              	.LVL10:
 297:task3.c       **** }
 367              		.loc 1 297 23 view .LVU155
 368              	.LBE50:
 369              	.LBE52:
 136:task3.c       **** 
 370              		.loc 1 136 5 is_stmt 1 view .LVU156
 136:task3.c       **** 
 371              		.loc 1 136 18 is_stmt 0 view .LVU157
 372 0118 0270     		strb	r2, [r0]
 140:task3.c       **** 
 373              		.loc 1 140 5 is_stmt 1 view .LVU158
 374              	.LBB53:
 375              	.LBB54:
 265:task3.c       **** 
 376              		.loc 1 265 23 is_stmt 0 view .LVU159
 377 011a 0622     		movs	r2, #6
 378              	.LBE54:
 379              	.LBE53:
 140:task3.c       **** 
 380              		.loc 1 140 18 view .LVU160
 381 011c 4370     		strb	r3, [r0, #1]
 144:task3.c       **** 
 382              		.loc 1 144 5 is_stmt 1 view .LVU161
 383              	.LVL11:
 384              	.LBB56:
 385              	.LBI53:
 261:task3.c       **** {
 386              		.loc 1 261 13 view .LVU162
 387              	.LBB55:
 265:task3.c       **** 
 388              		.loc 1 265 5 view .LVU163
 265:task3.c       **** 
 389              		.loc 1 265 23 is_stmt 0 view .LVU164
 390 011e C1F80025 		str	r2, [r1, #1280]
 269:task3.c       **** 
 391              		.loc 1 269 5 is_stmt 1 view .LVU165
 269:task3.c       **** 
 392              		.loc 1 269 23 is_stmt 0 view .LVU166
 393 0122 4FF40072 		mov	r2, #512
 394 0126 C1F80022 		str	r2, [r1, #512]
 273:task3.c       **** 
 395              		.loc 1 273 5 is_stmt 1 view .LVU167
 273:task3.c       **** 
 396              		.loc 1 273 24 is_stmt 0 view .LVU168
 397 012a 1D22     		movs	r2, #29
 398 012c C1F88825 		str	r2, [r1, #1416]
 277:task3.c       **** 
 399              		.loc 1 277 5 is_stmt 1 view .LVU169
 277:task3.c       **** 
 400              		.loc 1 277 27 is_stmt 0 view .LVU170
 401 0130 0222     		movs	r2, #2
 402 0132 C1F84825 		str	r2, [r1, #1352]
 281:task3.c       **** 
 403              		.loc 1 281 5 is_stmt 1 view .LVU171
 292:task3.c       ****         ;
 404              		.loc 1 292 21 is_stmt 0 discriminator 1 view .LVU172
 405 0136 0D4A     		ldr	r2, .L11+20
 281:task3.c       **** 
 406              		.loc 1 281 24 view .LVU173
 407 0138 C1F84405 		str	r0, [r1, #1348]
 284:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 408              		.loc 1 284 5 is_stmt 1 view .LVU174
 284:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 409              		.loc 1 284 31 is_stmt 0 view .LVU175
 410 013c C1F80441 		str	r4, [r1, #260]
 285:task3.c       **** 
 411              		.loc 1 285 5 is_stmt 1 view .LVU176
 285:task3.c       **** 
 412              		.loc 1 285 29 is_stmt 0 view .LVU177
 413 0140 C1F82441 		str	r4, [r1, #292]
 289:task3.c       **** 
 414              		.loc 1 289 5 is_stmt 1 view .LVU178
 289:task3.c       **** 
 415              		.loc 1 289 30 is_stmt 0 view .LVU179
 416 0144 8B60     		str	r3, [r1, #8]
 292:task3.c       ****         ;
 417              		.loc 1 292 5 is_stmt 1 view .LVU180
 418              	.L4:
 292:task3.c       ****         ;
 419              		.loc 1 292 38 discriminator 1 view .LVU181
 292:task3.c       ****         ;
 420              		.loc 1 292 21 is_stmt 0 discriminator 1 view .LVU182
 421 0146 D2F80431 		ldr	r3, [r2, #260]
 292:task3.c       ****         ;
 422              		.loc 1 292 38 discriminator 1 view .LVU183
 423 014a 012B     		cmp	r3, #1
 424 014c FBD1     		bne	.L4
 297:task3.c       **** }
 425              		.loc 1 297 5 is_stmt 1 view .LVU184
 297:task3.c       **** }
 426              		.loc 1 297 23 is_stmt 0 view .LVU185
 427 014e 0023     		movs	r3, #0
 428 0150 C2F80035 		str	r3, [r2, #1280]
 429              	.LVL12:
 430              	.L5:
 297:task3.c       **** }
 431              		.loc 1 297 23 view .LVU186
 432              	.LBE55:
 433              	.LBE56:
 147:task3.c       ****     {
 434              		.loc 1 147 5 is_stmt 1 view .LVU187
 151:task3.c       ****     }
 435              		.loc 1 151 9 discriminator 1 view .LVU188
 436              		.syntax unified
 437              	@ 151 "task3.c" 1
 438 0154 30BF     		wfi
 439              	@ 0 "" 2
 147:task3.c       ****     {
 440              		.loc 1 147 11 view .LVU189
 441              		.thumb
 442              		.syntax unified
 443 0156 FDE7     		b	.L5
 444              	.L12:
 445              		.align	2
 446              	.L11:
 447 0158 00200040 		.word	1073750016
 448 015c 00800040 		.word	1073774592
 449 0160 00E0D701 		.word	30924800
 450 0164 00900040 		.word	1073778688
 451 0168 00E100E0 		.word	-536813312
 452 016c 00300040 		.word	1073754112
 453 0170 00000000 		.word	tx_buffer
 454              		.cfi_endproc
 455              	.LFE135:
 457              		.section	.rodata.TIMER1_IRQHandler.str1.4,"aMS",%progbits,1
 458              		.align	2
 459              	.LC0:
 460 0000 583A2025 		.ascii	"X: %5d, Y: %5d, Z: %5d | %s\015\012\000"
 460      35642C20 
 460      593A2025 
 460      35642C20 
 460      5A3A2025 
 461              		.section	.text.TIMER1_IRQHandler,"ax",%progbits
 462              		.align	1
 463              		.p2align 2,,3
 464              		.global	TIMER1_IRQHandler
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	TIMER1_IRQHandler:
 470              	.LFB136:
 158:task3.c       ****     // Check if our specific event triggered the interrupt.
 471              		.loc 1 158 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 160:task3.c       ****     {
 475              		.loc 1 160 5 view .LVU191
 160:task3.c       ****     {
 476              		.loc 1 160 36 is_stmt 0 view .LVU192
 477 0000 4C4A     		ldr	r2, .L34
 478 0002 D2F84031 		ldr	r3, [r2, #320]
 160:task3.c       ****     {
 479              		.loc 1 160 8 view .LVU193
 480 0006 DB07     		lsls	r3, r3, #31
 481 0008 7ED5     		bpl	.L30
 482              	.LBB57:
 163:task3.c       **** 
 483              		.loc 1 163 9 is_stmt 1 view .LVU194
 484              	.LBE57:
 158:task3.c       ****     // Check if our specific event triggered the interrupt.
 485              		.loc 1 158 1 is_stmt 0 view .LVU195
 486 000a 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 487              		.cfi_def_cfa_offset 32
 488              		.cfi_offset 4, -32
 489              		.cfi_offset 5, -28
 490              		.cfi_offset 6, -24
 491              		.cfi_offset 7, -20
 492              		.cfi_offset 8, -16
 493              		.cfi_offset 9, -12
 494              		.cfi_offset 10, -8
 495              		.cfi_offset 14, -4
 496              	.LBB66:
 497              	.LBB58:
 498              	.LBB59:
 348:task3.c       **** 
 499              		.loc 1 348 23 view .LVU196
 500 000e 4A4B     		ldr	r3, .L34+4
 501              	.LBE59:
 502              	.LBE58:
 168:task3.c       **** 
 503              		.loc 1 168 22 view .LVU197
 504 0010 4A4D     		ldr	r5, .L34+8
 505              	.LBB63:
 506              	.LBB60:
 373:task3.c       **** 
 507              		.loc 1 373 26 view .LVU198
 508 0012 4B48     		ldr	r0, .L34+12
 509              	.LBE60:
 510              	.LBE63:
 163:task3.c       **** 
 511              		.loc 1 163 39 view .LVU199
 512 0014 0024     		movs	r4, #0
 513              	.LBE66:
 158:task3.c       ****     // Check if our specific event triggered the interrupt.
 514              		.loc 1 158 1 view .LVU200
 515 0016 82B0     		sub	sp, sp, #8
 516              		.cfi_def_cfa_offset 40
 517              	.LBB67:
 168:task3.c       **** 
 518              		.loc 1 168 22 view .LVU201
 519 0018 0121     		movs	r1, #1
 163:task3.c       **** 
 520              		.loc 1 163 39 view .LVU202
 521 001a C2F84041 		str	r4, [r2, #320]
 168:task3.c       **** 
 522              		.loc 1 168 9 is_stmt 1 view .LVU203
 523              	.LBB64:
 524              	.LBB61:
 353:task3.c       **** 
 525              		.loc 1 353 23 is_stmt 0 view .LVU204
 526 001e 4FF48456 		mov	r6, #4224
 348:task3.c       **** 
 527              		.loc 1 348 23 view .LVU205
 528 0022 0622     		movs	r2, #6
 529              	.LBE61:
 530              	.LBE64:
 168:task3.c       **** 
 531              		.loc 1 168 22 view .LVU206
 532 0024 2970     		strb	r1, [r5]
 177:task3.c       **** 
 533              		.loc 1 177 9 is_stmt 1 view .LVU207
 534              	.LVL13:
 535              	.LBB65:
 536              	.LBI58:
 344:task3.c       **** {
 537              		.loc 1 344 13 view .LVU208
 538              	.LBB62:
 348:task3.c       **** 
 539              		.loc 1 348 5 view .LVU209
 348:task3.c       **** 
 540              		.loc 1 348 23 is_stmt 0 view .LVU210
 541 0026 C3F80025 		str	r2, [r3, #1280]
 353:task3.c       **** 
 542              		.loc 1 353 5 is_stmt 1 view .LVU211
 353:task3.c       **** 
 543              		.loc 1 353 23 is_stmt 0 view .LVU212
 544 002a C3F80062 		str	r6, [r3, #512]
 357:task3.c       **** 
 545              		.loc 1 357 5 is_stmt 1 view .LVU213
 357:task3.c       **** 
 546              		.loc 1 357 24 is_stmt 0 view .LVU214
 547 002e 1D26     		movs	r6, #29
 548 0030 C3F88865 		str	r6, [r3, #1416]
 361:task3.c       **** 
 549              		.loc 1 361 5 is_stmt 1 view .LVU215
 361:task3.c       **** 
 550              		.loc 1 361 27 is_stmt 0 view .LVU216
 551 0034 C3F84815 		str	r1, [r3, #1352]
 365:task3.c       **** 
 552              		.loc 1 365 5 is_stmt 1 view .LVU217
 365:task3.c       **** 
 553              		.loc 1 365 24 is_stmt 0 view .LVU218
 554 0038 C3F84455 		str	r5, [r3, #1348]
 369:task3.c       **** 
 555              		.loc 1 369 5 is_stmt 1 view .LVU219
 369:task3.c       **** 
 556              		.loc 1 369 27 is_stmt 0 view .LVU220
 557 003c C3F83825 		str	r2, [r3, #1336]
 373:task3.c       **** 
 558              		.loc 1 373 5 is_stmt 1 view .LVU221
 373:task3.c       **** 
 559              		.loc 1 373 24 is_stmt 0 view .LVU222
 560 0040 C3F83405 		str	r0, [r3, #1332]
 376:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 561              		.loc 1 376 5 is_stmt 1 view .LVU223
 376:task3.c       ****     NRF_TWIM0->EVENTS_ERROR = TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated << TWIM_EVENTS_ERROR_EVEN
 562              		.loc 1 376 31 is_stmt 0 view .LVU224
 563 0044 C3F80441 		str	r4, [r3, #260]
 377:task3.c       **** 
 564              		.loc 1 377 5 is_stmt 1 view .LVU225
 377:task3.c       **** 
 565              		.loc 1 377 29 is_stmt 0 view .LVU226
 566 0048 C3F82441 		str	r4, [r3, #292]
 381:task3.c       **** 
 567              		.loc 1 381 5 is_stmt 1 view .LVU227
 381:task3.c       **** 
 568              		.loc 1 381 30 is_stmt 0 view .LVU228
 569 004c 9960     		str	r1, [r3, #8]
 384:task3.c       ****         ;
 570              		.loc 1 384 5 is_stmt 1 view .LVU229
 571              	.L15:
 384:task3.c       ****         ;
 572              		.loc 1 384 38 discriminator 1 view .LVU230
 384:task3.c       ****         ;
 573              		.loc 1 384 21 is_stmt 0 discriminator 1 view .LVU231
 574 004e D3F80421 		ldr	r2, [r3, #260]
 384:task3.c       ****         ;
 575              		.loc 1 384 38 discriminator 1 view .LVU232
 576 0052 012A     		cmp	r2, #1
 577 0054 FBD1     		bne	.L15
 389:task3.c       **** }
 578              		.loc 1 389 5 is_stmt 1 view .LVU233
 389:task3.c       **** }
 579              		.loc 1 389 23 is_stmt 0 view .LVU234
 580 0056 0022     		movs	r2, #0
 581 0058 C3F80025 		str	r2, [r3, #1280]
 582              	.LVL14:
 389:task3.c       **** }
 583              		.loc 1 389 23 view .LVU235
 584              	.LBE62:
 585              	.LBE65:
 181:task3.c       ****         if (x > 2047)
 586              		.loc 1 181 9 is_stmt 1 view .LVU236
 181:task3.c       ****         if (x > 2047)
 587              		.loc 1 181 40 is_stmt 0 view .LVU237
 588 005c 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 181:task3.c       ****         if (x > 2047)
 589              		.loc 1 181 62 view .LVU238
 590 005e 4578     		ldrb	r5, [r0, #1]	@ zero_extendqisi2
 181:task3.c       ****         if (x > 2047)
 591              		.loc 1 181 50 view .LVU239
 592 0060 2D09     		lsrs	r5, r5, #4
 181:task3.c       ****         if (x > 2047)
 593              		.loc 1 181 17 view .LVU240
 594 0062 45EA0315 		orr	r5, r5, r3, lsl #4
 595              	.LVL15:
 182:task3.c       ****             x -= 4096;
 596              		.loc 1 182 9 is_stmt 1 view .LVU241
 183:task3.c       **** 
 597              		.loc 1 183 13 view .LVU242
 187:task3.c       ****         if (y > 2047)
 598              		.loc 1 187 40 is_stmt 0 view .LVU243
 599 0066 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 187:task3.c       ****         if (y > 2047)
 600              		.loc 1 187 62 view .LVU244
 601 0068 C678     		ldrb	r6, [r0, #3]	@ zero_extendqisi2
 187:task3.c       ****         if (y > 2047)
 602              		.loc 1 187 50 view .LVU245
 603 006a 3609     		lsrs	r6, r6, #4
 187:task3.c       ****         if (y > 2047)
 604              		.loc 1 187 17 view .LVU246
 605 006c 46EA0316 		orr	r6, r6, r3, lsl #4
 193:task3.c       ****         if (z > 2047)
 606              		.loc 1 193 40 view .LVU247
 607 0070 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 193:task3.c       ****         if (z > 2047)
 608              		.loc 1 193 62 view .LVU248
 609 0072 4479     		ldrb	r4, [r0, #5]	@ zero_extendqisi2
 210:task3.c       **** 
 610              		.loc 1 210 9 view .LVU249
 611 0074 3348     		ldr	r0, .L34+16
 182:task3.c       ****             x -= 4096;
 612              		.loc 1 182 12 view .LVU250
 613 0076 B5F5006F 		cmp	r5, #2048
 193:task3.c       ****         if (z > 2047)
 614              		.loc 1 193 50 view .LVU251
 615 007a 4FEA1414 		lsr	r4, r4, #4
 193:task3.c       ****         if (z > 2047)
 616              		.loc 1 193 17 view .LVU252
 617 007e 44EA0314 		orr	r4, r4, r3, lsl #4
 183:task3.c       **** 
 618              		.loc 1 183 15 view .LVU253
 619 0082 A8BF     		it	ge
 620 0084 A5F58055 		subge	r5, r5, #4096
 621              	.LVL16:
 187:task3.c       ****         if (y > 2047)
 622              		.loc 1 187 9 is_stmt 1 view .LVU254
 188:task3.c       ****             y -= 4096;
 623              		.loc 1 188 9 view .LVU255
 189:task3.c       **** 
 624              		.loc 1 189 13 view .LVU256
 204:task3.c       **** 
 625              		.loc 1 204 24 is_stmt 0 view .LVU257
 626 0088 4FF0A04A 		mov	r10, #1342177280
 188:task3.c       ****             y -= 4096;
 627              		.loc 1 188 12 view .LVU258
 628 008c B6F5006F 		cmp	r6, #2048
 189:task3.c       **** 
 629              		.loc 1 189 15 view .LVU259
 630 0090 A8BF     		it	ge
 631 0092 A6F58056 		subge	r6, r6, #4096
 632              	.LVL17:
 193:task3.c       ****         if (z > 2047)
 633              		.loc 1 193 9 is_stmt 1 view .LVU260
 194:task3.c       ****             z -= 4096;
 634              		.loc 1 194 9 view .LVU261
 195:task3.c       **** 
 635              		.loc 1 195 13 view .LVU262
 204:task3.c       **** 
 636              		.loc 1 204 24 is_stmt 0 view .LVU263
 637 0096 4FF4F033 		mov	r3, #122880
 194:task3.c       ****             z -= 4096;
 638              		.loc 1 194 12 view .LVU264
 639 009a B4F5006F 		cmp	r4, #2048
 195:task3.c       **** 
 640              		.loc 1 195 15 view .LVU265
 641 009e A8BF     		it	ge
 642 00a0 A4F58054 		subge	r4, r4, #4096
 643              	.LVL18:
 199:task3.c       ****         int16_t abs_y = (y < 0) ? -y : y;
 644              		.loc 1 199 9 is_stmt 1 view .LVU266
 204:task3.c       **** 
 645              		.loc 1 204 24 is_stmt 0 view .LVU267
 646 00a4 CAF80835 		str	r3, [r10, #1288]
 210:task3.c       **** 
 647              		.loc 1 210 9 view .LVU268
 648 00a8 0023     		movs	r3, #0
 649 00aa 0093     		str	r3, [sp]
 199:task3.c       ****         int16_t abs_y = (y < 0) ? -y : y;
 650              		.loc 1 199 38 view .LVU269
 651 00ac 85EAE577 		eor	r7, r5, r5, asr #31
 200:task3.c       ****         int16_t abs_z = (z < 0) ? -z : z;
 652              		.loc 1 200 38 view .LVU270
 653 00b0 86EAE678 		eor	r8, r6, r6, asr #31
 201:task3.c       **** 
 654              		.loc 1 201 38 view .LVU271
 655 00b4 84EAE473 		eor	r3, r4, r4, asr #31
 656 00b8 A3EBE473 		sub	r3, r3, r4, asr #31
 199:task3.c       ****         int16_t abs_y = (y < 0) ? -y : y;
 657              		.loc 1 199 38 view .LVU272
 658 00bc A7EBE577 		sub	r7, r7, r5, asr #31
 200:task3.c       ****         int16_t abs_z = (z < 0) ? -z : z;
 659              		.loc 1 200 38 view .LVU273
 660 00c0 A8EBE678 		sub	r8, r8, r6, asr #31
 199:task3.c       ****         int16_t abs_y = (y < 0) ? -y : y;
 661              		.loc 1 199 17 view .LVU274
 662 00c4 3FB2     		sxth	r7, r7
 663              	.LVL19:
 200:task3.c       ****         int16_t abs_z = (z < 0) ? -z : z;
 664              		.loc 1 200 9 is_stmt 1 view .LVU275
 200:task3.c       ****         int16_t abs_z = (z < 0) ? -z : z;
 665              		.loc 1 200 17 is_stmt 0 view .LVU276
 666 00c6 0FFA88F8 		sxth	r8, r8
 667              	.LVL20:
 201:task3.c       **** 
 668              		.loc 1 201 9 is_stmt 1 view .LVU277
 201:task3.c       **** 
 669              		.loc 1 201 17 is_stmt 0 view .LVU278
 670 00ca 0FFA83F9 		sxth	r9, r3
 671              	.LVL21:
 204:task3.c       **** 
 672              		.loc 1 204 9 is_stmt 1 view .LVU279
 206:task3.c       **** 
 673              		.loc 1 206 9 view .LVU280
 210:task3.c       **** 
 674              		.loc 1 210 9 view .LVU281
 675 00ce 3246     		mov	r2, r6
 676 00d0 2346     		mov	r3, r4
 677 00d2 2946     		mov	r1, r5
 678 00d4 FFF7FEFF 		bl	printf_
 679              	.LVL22:
 212:task3.c       ****         {
 680              		.loc 1 212 9 view .LVU282
 212:task3.c       ****         {
 681              		.loc 1 212 12 is_stmt 0 view .LVU283
 682 00d8 4745     		cmp	r7, r8
 683 00da 16DD     		ble	.L19
 212:task3.c       ****         {
 684              		.loc 1 212 27 discriminator 1 view .LVU284
 685 00dc 4F45     		cmp	r7, r9
 686 00de 20DC     		bgt	.L33
 687              	.L20:
 240:task3.c       ****             {
 688              		.loc 1 240 13 is_stmt 1 view .LVU285
 240:task3.c       ****             {
 689              		.loc 1 240 16 is_stmt 0 view .LVU286
 690 00e0 002C     		cmp	r4, #0
 242:task3.c       ****                 NRF_P0->OUTCLR = Z_UP; // Turn ON
 691              		.loc 1 242 17 is_stmt 1 view .LVU287
 692              	.LVL23:
 243:task3.c       ****             }
 693              		.loc 1 243 17 view .LVU288
 243:task3.c       ****             }
 694              		.loc 1 243 32 is_stmt 0 view .LVU289
 695 00e2 4FF0A043 		mov	r3, #1342177280
 696 00e6 CCBF     		ite	gt
 697 00e8 4FF49032 		movgt	r2, #73728
 247:task3.c       ****                 NRF_P0->OUTCLR = Z_DOWN; // Turn ON
 698              		.loc 1 247 17 is_stmt 1 view .LVU290
 699              	.LVL24:
 248:task3.c       ****             }
 700              		.loc 1 248 17 view .LVU291
 248:task3.c       ****             }
 701              		.loc 1 248 32 is_stmt 0 view .LVU292
 702 00ec 4FF44042 		movle	r2, #49152
 703 00f0 C3F80C25 		str	r2, [r3, #1292]
 704              	.LVL25:
 705              	.L22:
 253:task3.c       ****         // Update the target count value to trigger the interrupt again after 0.5 seconds.
 706              		.loc 1 253 9 is_stmt 1 view .LVU293
 253:task3.c       ****         // Update the target count value to trigger the interrupt again after 0.5 seconds.
 707              		.loc 1 253 33 is_stmt 0 view .LVU294
 708 00f4 0F4B     		ldr	r3, .L34
 709 00f6 0121     		movs	r1, #1
 255:task3.c       ****     }
 710              		.loc 1 255 27 view .LVU295
 711 00f8 47F61222 		movw	r2, #31250
 253:task3.c       ****         // Update the target count value to trigger the interrupt again after 0.5 seconds.
 712              		.loc 1 253 33 view .LVU296
 713 00fc D960     		str	r1, [r3, #12]
 255:task3.c       ****     }
 714              		.loc 1 255 9 is_stmt 1 view .LVU297
 255:task3.c       ****     }
 715              		.loc 1 255 27 is_stmt 0 view .LVU298
 716 00fe C3F84025 		str	r2, [r3, #1344]
 717              	.LBE67:
 257:task3.c       **** 
 718              		.loc 1 257 1 view .LVU299
 719 0102 02B0     		add	sp, sp, #8
 720              		.cfi_def_cfa_offset 32
 721              		@ sp needed
 722 0104 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 723              	.LVL26:
 724              	.L30:
 725              		.cfi_def_cfa_offset 0
 726              		.cfi_restore 4
 727              		.cfi_restore 5
 728              		.cfi_restore 6
 729              		.cfi_restore 7
 730              		.cfi_restore 8
 731              		.cfi_restore 9
 732              		.cfi_restore 10
 733              		.cfi_restore 14
 257:task3.c       **** 
 734              		.loc 1 257 1 view .LVU300
 735 0108 7047     		bx	lr
 736              	.LVL27:
 737              	.L19:
 738              		.cfi_def_cfa_offset 40
 739              		.cfi_offset 4, -32
 740              		.cfi_offset 5, -28
 741              		.cfi_offset 6, -24
 742              		.cfi_offset 7, -20
 743              		.cfi_offset 8, -16
 744              		.cfi_offset 9, -12
 745              		.cfi_offset 10, -8
 746              		.cfi_offset 14, -4
 747              	.LBB68:
 225:task3.c       ****         {
 748              		.loc 1 225 14 is_stmt 1 view .LVU301
 225:task3.c       ****         {
 749              		.loc 1 225 17 is_stmt 0 view .LVU302
 750 010a E9DA     		bge	.L20
 225:task3.c       ****         {
 751              		.loc 1 225 32 discriminator 1 view .LVU303
 752 010c C845     		cmp	r8, r9
 753 010e E7DD     		ble	.L20
 227:task3.c       ****             {
 754              		.loc 1 227 13 is_stmt 1 view .LVU304
 227:task3.c       ****             {
 755              		.loc 1 227 16 is_stmt 0 view .LVU305
 756 0110 002E     		cmp	r6, #0
 229:task3.c       ****                 NRF_P0->OUTCLR = Y_UP; // Turn ON
 757              		.loc 1 229 17 is_stmt 1 view .LVU306
 758              	.LVL28:
 230:task3.c       ****             }
 759              		.loc 1 230 17 view .LVU307
 230:task3.c       ****             }
 760              		.loc 1 230 32 is_stmt 0 view .LVU308
 761 0112 CCBF     		ite	gt
 762 0114 4FF42043 		movgt	r3, #40960
 234:task3.c       ****                 NRF_P0->OUTCLR = Y_DOWN; // Turn ON
 763              		.loc 1 234 17 is_stmt 1 view .LVU309
 764              	.LVL29:
 235:task3.c       ****             }
 765              		.loc 1 235 17 view .LVU310
 235:task3.c       ****             }
 766              		.loc 1 235 32 is_stmt 0 view .LVU311
 767 0118 4FF4A033 		movle	r3, #81920
 768 011c CAF80C35 		str	r3, [r10, #1292]
 769 0120 E8E7     		b	.L22
 770              	.LVL30:
 771              	.L33:
 214:task3.c       ****             {
 772              		.loc 1 214 13 is_stmt 1 view .LVU312
 214:task3.c       ****             {
 773              		.loc 1 214 16 is_stmt 0 view .LVU313
 774 0122 002D     		cmp	r5, #0
 216:task3.c       ****                 NRF_P0->OUTCLR = X_UP; // Turn ON
 775              		.loc 1 216 17 is_stmt 1 view .LVU314
 776              	.LVL31:
 217:task3.c       ****             }
 777              		.loc 1 217 17 view .LVU315
 217:task3.c       ****             }
 778              		.loc 1 217 32 is_stmt 0 view .LVU316
 779 0124 CCBF     		ite	gt
 780 0126 4FF4C043 		movgt	r3, #24576
 221:task3.c       ****                 NRF_P0->OUTCLR = X_DOWN; // Turn ON
 781              		.loc 1 221 17 is_stmt 1 view .LVU317
 782              	.LVL32:
 222:task3.c       ****             }
 783              		.loc 1 222 17 view .LVU318
 222:task3.c       ****             }
 784              		.loc 1 222 32 is_stmt 0 view .LVU319
 785 012a 4FF4C033 		movle	r3, #98304
 786 012e CAF80C35 		str	r3, [r10, #1292]
 787 0132 DFE7     		b	.L22
 788              	.L35:
 789              		.align	2
 790              	.L34:
 791 0134 00900040 		.word	1073778688
 792 0138 00300040 		.word	1073754112
 793 013c 00000000 		.word	tx_buffer
 794 0140 00000000 		.word	rx_buffer
 795 0144 00000000 		.word	.LC0
 796              	.LBE68:
 797              		.cfi_endproc
 798              	.LFE136:
 800              		.global	tx_buffer
 801              		.section	.bss.tx_buffer,"aw",%nobits
 802              		.align	2
 805              	tx_buffer:
 806 0000 00000000 		.space	64
 806      00000000 
 806      00000000 
 806      00000000 
 806      00000000 
 807              		.global	rx_buffer
 808              		.section	.bss.rx_buffer,"aw",%nobits
 809              		.align	2
 812              	rx_buffer:
 813 0000 00000000 		.space	64
 813      00000000 
 813      00000000 
 813      00000000 
 813      00000000 
 814              		.text
 815              	.Letext0:
 816              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 817              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 818              		.file 5 "./Include/nrf52840.h"
 819              		.file 6 "printf.h"
DEFINED SYMBOLS
                            *ABS*:00000000 task3.c
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:21     .text.startup.main:00000000 $t
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:28     .text.startup.main:00000000 main
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:447    .text.startup.main:00000158 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:805    .bss.tx_buffer:00000000 tx_buffer
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:458    .rodata.TIMER1_IRQHandler.str1.4:00000000 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:462    .text.TIMER1_IRQHandler:00000000 $t
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:469    .text.TIMER1_IRQHandler:00000000 TIMER1_IRQHandler
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:791    .text.TIMER1_IRQHandler:00000134 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:812    .bss.rx_buffer:00000000 rx_buffer
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:802    .bss.tx_buffer:00000000 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//ccWAjz4W.s:809    .bss.rx_buffer:00000000 $d
                           .group:00000000 wm4.0.a9292fe2a95fc49667a00dda3dad9215
                           .group:00000000 wm4._newlib_version.h.4.0eb654b64686e2bd29646258853f6c22
                           .group:00000000 wm4.features.h.33.d554620bb17bd3b714c3fb5c268772bc
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.nrf.h.36.2c9771b922e05998cb98cd38e577d26d
                           .group:00000000 wm4.nrf52840.h.54.2eff2f64e4f718309725743e020c1c3e
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm4.h.66.d954c01095d518cd043caf62225efced
                           .group:00000000 wm4.cmsis_gcc.h.26.ec732d7dec3e44b4b15b499f7fbfba3f
                           .group:00000000 wm4.core_cm4.h.186.369ba2229bf6f92b71e2ad1ae8388018
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.nrf52840.h.2760.94facbe4f0b1a63284aed08b8635f538
                           .group:00000000 wm4.nrf52840_bitfields.h.36.6f0372e47edb7eb297e4f285382d0a6c
                           .group:00000000 wm4.nrf51_to_nrf52840.h.36.a52984f77ed625f80506d6aa3574a54b
                           .group:00000000 wm4.nrf52_to_nrf52840.h.36.718b4211de2aa9d86eb1b548550c2d83
                           .group:00000000 wm4.compiler_abstraction.h.36.11adf2fa28a4f329a07fa847d09bfcb7
                           .group:00000000 wm4.newlib.h.7.cf8eb215de583de90082131629e599f8
                           .group:00000000 wm4.ieeefp.h.77.61a77db5804869b1dadd307a77cf78c9
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stddef.h.39.811583f327f35b0df7808fda70b062a0
                           .group:00000000 wm4.cdefs.h.49.56fd742369e655e7e8a7e365e706e208
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.173.4903093a50a8482cb062b176ea61fac3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.078903e3d6b56074951b57c5af815ad6
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.173.1cea4f16a943c8e875db6791959c3141
                           .group:00000000 wm4.inttypes.h.14.b28deb26920e51e0da310220ef0f9003
                           .group:00000000 wm4.inttypes.h.28.684aa7736e7ecc9a6ffc44acc61c7a90
                           .group:00000000 wm4.stdarg.h.31.f7f4f3bfddce9ed034956076d59396f7
                           .group:00000000 wm4.printf.h.60.4e905941388f8572eb1bb13f71697bea

UNDEFINED SYMBOLS
printf_
