// Library - 16nm, Cell - WCHB_Read, View - schematic
// LAST TIME SAVED: Apr 25 22:08:40 2015
// NETLIST TIME: May 27 21:54:27 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module WCHB_Read (Lack, Out, L0, L1, Rack);


input  Rack;

output [3:0]  Out;
output [1:0]  Lack;

input [1:0]  L1;
input [1:0]  L0;

// Buses in the design

wire  [0:1]  n0;

wire  [0:1]  n1;

wire  [0:3]  \~Out ;

wire  [0:3]  m;


nor_1x I23 ( .Y(Lack[1]), .B(n1[1]), .A(n0[1]));

nor_1x I12 ( .Y(Lack[0]), .B(n1[0]), .A(n0[0]));

and4_1x I34 ( .D(\~Out [3]), .C(\~Out [2]), .Y(outAck), .B(\~Out [1]), 
    .A(\~Out [0]));

nand_1x I29 ( .Y(m[2]), .B(n1[1]), .A(n0[0]));

nand_1x I26 ( .Y(m[3]), .B(n1[1]), .A(n1[0]));

nand_1x I25 ( .Y(m[1]), .B(n0[1]), .A(n1[0]));

nand_1x I24 ( .Y(m[0]), .B(n0[1]), .A(n0[0]));

TH22 I28 ( .Y(\~Out [2]), .B(m[2]), .A(Rack));

TH22 I27 ( .Y(\~Out [3]), .B(m[3]), .A(Rack));

TH22 I0 ( .Y(n0[0]), .B(outAck), .A(L0[0]));

TH22 I7 ( .Y(\~Out [0]), .B(m[0]), .A(Rack));

TH22 I1 ( .Y(n1[0]), .B(outAck), .A(L1[0]));

TH22 I21 ( .Y(n0[1]), .B(outAck), .A(L0[1]));

TH22 I6 ( .Y(\~Out [1]), .B(m[1]), .A(Rack));

TH22 I22 ( .Y(n1[1]), .B(outAck), .A(L1[1]));

inv_1x I42 ( .Y(Out[3]), .A(\~Out [3]));

inv_1x I41 ( .Y(Out[2]), .A(\~Out [2]));

inv_1x I39 ( .Y(Out[0]), .A(\~Out [0]));

inv_1x I40 ( .Y(Out[1]), .A(\~Out [1]));

endmodule
