Timing Analyzer report for openMSP430_fpga
Mon Jul  1 02:27:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Mon Jul  1 02:27:00 2019 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period   ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1000.000 ; 1.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+----------+-----------------+--------------+------+
; Fmax     ; Restricted Fmax ; Clock Name   ; Note ;
+----------+-----------------+--------------+------+
; 27.4 MHz ; 27.4 MHz        ; FPGA_CLK1_50 ;      ;
+----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 963.509 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.357 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 995.998 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.918 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.978 ; 0.000                      ;
+--------------+-------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                             ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 963.509 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 36.750     ;
; 963.528 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 36.733     ;
; 963.549 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.225      ; 36.704     ;
; 963.567 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 36.688     ;
; 963.568 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 36.689     ;
; 963.593 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 36.658     ;
; 963.599 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 36.660     ;
; 963.618 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 36.643     ;
; 963.639 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.225      ; 36.614     ;
; 963.657 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 36.598     ;
; 963.658 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 36.599     ;
; 963.683 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 36.568     ;
; 963.882 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 36.372     ;
; 963.885 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 36.371     ;
; 963.972 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 36.282     ;
; 963.975 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 36.281     ;
; 963.982 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.234      ; 36.280     ;
; 964.036 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 36.227     ;
; 964.049 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 36.214     ;
; 964.072 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.234      ; 36.190     ;
; 964.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 36.189     ;
; 964.126 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 36.137     ;
; 964.139 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 36.124     ;
; 964.149 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 36.125     ;
; 964.155 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 36.117     ;
; 964.164 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 36.099     ;
; 964.165 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 36.104     ;
; 964.173 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 36.095     ;
; 964.174 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 36.102     ;
; 964.178 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 36.081     ;
; 964.197 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 36.064     ;
; 964.218 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.225      ; 36.035     ;
; 964.236 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 36.019     ;
; 964.237 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 36.020     ;
; 964.239 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 36.035     ;
; 964.245 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 36.027     ;
; 964.255 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 36.014     ;
; 964.262 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 35.989     ;
; 964.263 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 36.005     ;
; 964.264 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 36.012     ;
; 964.326 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 35.925     ;
; 964.339 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 35.909     ;
; 964.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 35.910     ;
; 964.377 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 35.875     ;
; 964.390 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 35.877     ;
; 964.402 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.867     ;
; 964.416 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 35.835     ;
; 964.417 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.852     ;
; 964.429 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 35.819     ;
; 964.430 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 35.820     ;
; 964.439 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 35.833     ;
; 964.452 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.817     ;
; 964.467 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 35.785     ;
; 964.480 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 35.787     ;
; 964.492 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.777     ;
; 964.497 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 35.771     ;
; 964.507 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.762     ;
; 964.529 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 35.743     ;
; 964.530 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.242      ; 35.740     ;
; 964.530 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.242      ; 35.740     ;
; 964.542 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.727     ;
; 964.551 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 35.703     ;
; 964.554 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 35.702     ;
; 964.564 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 35.695     ;
; 964.583 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 35.678     ;
; 964.587 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 35.681     ;
; 964.604 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.225      ; 35.649     ;
; 964.620 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.242      ; 35.650     ;
; 964.620 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.242      ; 35.650     ;
; 964.622 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 35.633     ;
; 964.623 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 35.634     ;
; 964.648 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 35.603     ;
; 964.650 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.219      ; 35.597     ;
; 964.651 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.234      ; 35.611     ;
; 964.653 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 35.599     ;
; 964.654 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 35.596     ;
; 964.667 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.596     ;
; 964.677 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.586     ;
; 964.689 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 35.566     ;
; 964.705 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.558     ;
; 964.718 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.545     ;
; 964.740 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.219      ; 35.507     ;
; 964.743 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.520     ;
; 964.743 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 35.509     ;
; 964.744 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 35.506     ;
; 964.757 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.506     ;
; 964.761 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 35.515     ;
; 964.767 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.496     ;
; 964.779 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 35.476     ;
; 964.799 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.464     ;
; 964.806 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 35.462     ;
; 964.818 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 35.456     ;
; 964.824 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 35.448     ;
; 964.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 35.435     ;
; 964.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 35.426     ;
; 964.843 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 35.433     ;
; 964.851 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 35.425     ;
; 964.868 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 35.400     ;
; 964.889 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 35.374     ;
; 964.896 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 35.372     ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; omsp_uart:uart_0|txfer_buf[8]                                                                                        ; omsp_uart:uart_0|txfer_buf[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.952      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 3.939      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.956      ;
; 995.998 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.953      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.949      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 3.942      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.935      ;
; 996.012 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 3.931      ;
; 996.013 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.938      ;
; 996.013 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.938      ;
; 996.013 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.938      ;
; 996.013 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.938      ;
; 996.013 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.938      ;
; 996.013 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.938      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 3.939      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 3.934      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 3.934      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 3.934      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 3.934      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 3.934      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 3.933      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 3.932      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
; 996.014 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.935      ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.137      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 1.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.539      ;
; 1.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 1.539      ;
; 1.325 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.540      ;
; 2.097 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 2.332      ;
; 2.097 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 2.332      ;
; 2.300 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 2.558      ;
; 2.300 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 2.558      ;
; 3.057 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.271      ; 3.485      ;
; 3.057 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.271      ; 3.485      ;
; 3.057 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.271      ; 3.485      ;
; 3.057 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.271      ; 3.485      ;
; 3.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.491      ;
; 3.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 3.492      ;
; 3.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.488      ;
; 3.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.488      ;
; 3.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.488      ;
; 3.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 3.475      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[3]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.486      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.486      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.480      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT1                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.487      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.482      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.482      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.487      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.482      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.489      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.486      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.489      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.486      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[2]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.489      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.489      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[3]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.481      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.485      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.486      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 3.489      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 3.488      ;
; 3.251 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.487      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1994.776 ns




+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 30.47 MHz ; 30.47 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 967.183 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.311 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.417 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.828 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.984 ; 0.000                     ;
+--------------+-------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                              ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 967.183 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 33.041     ;
; 967.188 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 33.030     ;
; 967.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 33.033     ;
; 967.205 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 33.015     ;
; 967.206 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.202      ; 33.016     ;
; 967.225 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.991     ;
; 967.284 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 32.940     ;
; 967.289 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 32.929     ;
; 967.294 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 32.932     ;
; 967.306 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 32.914     ;
; 967.307 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.202      ; 32.915     ;
; 967.326 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.890     ;
; 967.487 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 32.732     ;
; 967.490 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.201      ; 32.731     ;
; 967.509 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.718     ;
; 967.561 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.666     ;
; 967.584 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.644     ;
; 967.588 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 32.631     ;
; 967.591 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.201      ; 32.630     ;
; 967.610 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.617     ;
; 967.615 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.612     ;
; 967.662 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.565     ;
; 967.685 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.543     ;
; 967.716 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.511     ;
; 967.769 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.465     ;
; 967.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.445     ;
; 967.782 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.452     ;
; 967.794 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.440     ;
; 967.797 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.435     ;
; 967.798 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 32.435     ;
; 967.804 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.210      ; 32.426     ;
; 967.813 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.192      ; 32.399     ;
; 967.815 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.195      ; 32.400     ;
; 967.816 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.420     ;
; 967.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 32.386     ;
; 967.869 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 32.355     ;
; 967.870 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.364     ;
; 967.872 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.344     ;
; 967.874 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 32.344     ;
; 967.879 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 32.347     ;
; 967.883 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.351     ;
; 967.890 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.345     ;
; 967.891 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.344     ;
; 967.891 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 32.329     ;
; 967.892 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.202      ; 32.330     ;
; 967.895 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.339     ;
; 967.898 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.334     ;
; 967.899 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 32.334     ;
; 967.905 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.210      ; 32.325     ;
; 967.911 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.305     ;
; 967.914 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.192      ; 32.298     ;
; 967.916 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.195      ; 32.299     ;
; 967.917 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.319     ;
; 967.932 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 32.285     ;
; 967.948 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.284     ;
; 967.979 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.211      ; 32.252     ;
; 967.991 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.244     ;
; 967.992 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.243     ;
; 968.009 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.210      ; 32.221     ;
; 968.010 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.217     ;
; 968.021 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.206     ;
; 968.046 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 32.187     ;
; 968.049 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.183     ;
; 968.075 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.191      ; 32.136     ;
; 968.080 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.195      ; 32.135     ;
; 968.080 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.211      ; 32.151     ;
; 968.082 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 32.142     ;
; 968.087 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 32.131     ;
; 968.092 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 32.134     ;
; 968.097 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 32.120     ;
; 968.104 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 32.116     ;
; 968.105 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.202      ; 32.117     ;
; 968.110 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.210      ; 32.120     ;
; 968.111 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.116     ;
; 968.122 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.105     ;
; 968.124 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.092     ;
; 968.125 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 32.095     ;
; 968.136 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.092     ;
; 968.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 32.088     ;
; 968.147 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 32.086     ;
; 968.173 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 32.046     ;
; 968.176 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.201      ; 32.045     ;
; 968.176 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.191      ; 32.035     ;
; 968.181 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.195      ; 32.034     ;
; 968.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 32.034     ;
; 968.198 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 32.019     ;
; 968.225 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 32.015     ;
; 968.226 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 31.994     ;
; 968.237 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 31.991     ;
; 968.245 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 31.982     ;
; 968.246 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 31.987     ;
; 968.268 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 31.960     ;
; 968.287 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 31.946     ;
; 968.299 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 31.918     ;
; 968.301 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 31.926     ;
; 968.326 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 31.914     ;
; 968.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 31.894     ;
; 968.386 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 31.833     ;
; 968.388 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 31.845     ;
; 968.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.201      ; 31.832     ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_buf[8]                                                                                        ; omsp_uart:uart_0|txfer_buf[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.537      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 3.525      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.541      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.538      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.535      ;
; 996.417 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.534      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.531      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.526      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.531      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.530      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.531      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.531      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.531      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.530      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.529      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 3.527      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.530      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 3.530      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 3.525      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
; 996.425 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.532      ;
+---------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.033      ;
; 1.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.401      ;
; 1.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.401      ;
; 1.202 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.399      ;
; 1.202 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.399      ;
; 1.889 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.101      ;
; 1.889 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.101      ;
; 2.108 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 2.342      ;
; 2.108 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 2.342      ;
; 2.751 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 3.142      ;
; 2.751 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 3.142      ;
; 2.751 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 3.142      ;
; 2.751 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 3.142      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.149      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.149      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.146      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.146      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.148      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl13[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.148      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.146      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.146      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl13[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.148      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.148      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|cntrl8[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 3.148      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.144      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.144      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.146      ;
; 2.927 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[11]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.149      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[3]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.144      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.144      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT1                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.145      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.140      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.140      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_ad[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.144      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.140      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|pc_inc[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.142      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.147      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.143      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.074      ; 3.146      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.147      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.144      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[2]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.147      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.147      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
; 2.928 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.138      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.348 ns




+----------------------------------------+
; Fast 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 978.055 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.186 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Fast 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 997.588 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.503 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 978.055 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 22.081     ;
; 978.068 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 22.070     ;
; 978.073 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 22.058     ;
; 978.081 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.124      ; 22.052     ;
; 978.082 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.126      ; 22.053     ;
; 978.099 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 22.030     ;
; 978.231 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 21.905     ;
; 978.244 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.894     ;
; 978.249 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 21.882     ;
; 978.257 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.124      ; 21.876     ;
; 978.258 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.126      ; 21.877     ;
; 978.275 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 21.854     ;
; 978.282 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.850     ;
; 978.285 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.125      ; 21.849     ;
; 978.348 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.791     ;
; 978.421 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 21.715     ;
; 978.434 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.704     ;
; 978.439 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 21.692     ;
; 978.447 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.124      ; 21.686     ;
; 978.448 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.126      ; 21.687     ;
; 978.449 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.694     ;
; 978.457 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.684     ;
; 978.458 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.674     ;
; 978.461 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.125      ; 21.673     ;
; 978.465 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 21.664     ;
; 978.466 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.136      ; 21.679     ;
; 978.467 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.672     ;
; 978.468 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.675     ;
; 978.511 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.627     ;
; 978.524 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.615     ;
; 978.538 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.600     ;
; 978.551 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.586     ;
; 978.618 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.523     ;
; 978.625 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.518     ;
; 978.633 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.508     ;
; 978.642 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.136      ; 21.503     ;
; 978.643 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.496     ;
; 978.644 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.499     ;
; 978.648 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.484     ;
; 978.649 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.493     ;
; 978.651 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.125      ; 21.483     ;
; 978.659 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 21.477     ;
; 978.672 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.466     ;
; 978.677 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 21.454     ;
; 978.685 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.124      ; 21.448     ;
; 978.686 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.126      ; 21.449     ;
; 978.687 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.451     ;
; 978.697 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 21.434     ;
; 978.703 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 21.426     ;
; 978.714 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.425     ;
; 978.714 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.424     ;
; 978.720 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 21.409     ;
; 978.720 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.119      ; 21.408     ;
; 978.727 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.410     ;
; 978.733 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.399     ;
; 978.735 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.408     ;
; 978.762 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.380     ;
; 978.794 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.347     ;
; 978.815 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.328     ;
; 978.823 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.318     ;
; 978.825 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.317     ;
; 978.832 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.136      ; 21.313     ;
; 978.833 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.306     ;
; 978.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.309     ;
; 978.873 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 21.258     ;
; 978.877 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.261     ;
; 978.886 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.246     ;
; 978.889 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.125      ; 21.245     ;
; 978.896 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 21.233     ;
; 978.896 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.119      ; 21.232     ;
; 978.904 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.234     ;
; 978.907 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.117      ; 21.219     ;
; 978.909 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.223     ;
; 978.911 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.232     ;
; 978.912 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 21.217     ;
; 978.917 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.220     ;
; 978.921 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 21.226     ;
; 978.923 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 21.209     ;
; 978.938 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.204     ;
; 978.946 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.125      ; 21.188     ;
; 978.952 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.187     ;
; 978.963 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.179     ;
; 978.964 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.135      ; 21.180     ;
; 978.984 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.157     ;
; 979.006 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.145      ; 21.148     ;
; 979.009 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.134     ;
; 979.015 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.127     ;
; 979.019 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.137     ;
; 979.022 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.136      ; 21.123     ;
; 979.024 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 21.125     ;
; 979.027 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.111     ;
; 979.028 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.113     ;
; 979.032 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.142      ; 21.119     ;
; 979.033 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 21.120     ;
; 979.035 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a29~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.107     ;
; 979.035 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.131      ; 21.105     ;
; 979.036 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.106     ;
; 979.050 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 21.097     ;
; 979.052 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.135      ; 21.092     ;
; 979.052 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.135      ; 21.092     ;
+---------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_buf[8]                                                                                        ; omsp_uart:uart_0|txfer_buf[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.313      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                        ;
+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 997.588 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.025     ; 2.374      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.370      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 2.361      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.589 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.027     ; 2.371      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.022     ; 2.374      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.591 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.368      ;
; 997.592 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.367      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.125     ; 2.266      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.125     ; 2.266      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.125     ; 2.266      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.125     ; 2.266      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.363      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.363      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.363      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.363      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.363      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.363      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.596 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.365      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.026     ; 2.364      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.030     ; 2.360      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.030     ; 2.360      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.030     ; 2.360      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.030     ; 2.360      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.030     ; 2.360      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 2.358      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 2.359      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 2.362      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 2.358      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 2.358      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 2.358      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 2.358      ;
; 997.597 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 2.358      ;
+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.505 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.626      ;
; 0.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 0.849      ;
; 0.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 0.849      ;
; 0.723 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.843      ;
; 1.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.330      ;
; 1.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.330      ;
; 1.306 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.448      ;
; 1.306 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.448      ;
; 1.760 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.161      ; 2.005      ;
; 1.760 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.161      ; 2.005      ;
; 1.760 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.161      ; 2.005      ;
; 1.760 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.161      ; 2.005      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_bw                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[13]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pmem_busy                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 2.011      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 2.011      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 2.009      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 2.009      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 2.011      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 2.009      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 2.011      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.010      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 2.011      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 2.011      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_pc[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.004      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.998      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.998      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.006      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 2.001      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 2.000      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 2.009      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 2.002      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 2.002      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 2.001      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.004      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.998      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.998      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 2.001      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 2.001      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 2.002      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 2.002      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.004      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[7]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 2.009      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 2.009      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.007      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.004      ;
; 1.871 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 2.001      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1997.000 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; 963.509 ; 0.186 ; 995.998  ; 0.503   ; 9.978               ;
;  FPGA_CLK1_50    ; 963.509 ; 0.186 ; 995.998  ; 0.503   ; 9.978               ;
; Design-wide TNS  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_RST                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1350     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1350     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; EX_RST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_1MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_4MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; EX_RST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_1MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_4MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul  1 02:26:58 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 963.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   963.509               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 995.998
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.998               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.918               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.978               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1994.776 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 967.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   967.183               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.417               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.984               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.348 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 978.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   978.055               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 997.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   997.588               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1997.000 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 862 megabytes
    Info: Processing ended: Mon Jul  1 02:27:18 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:20


