var g_data = {"name":"/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_F0/NR_QUESTA_INT_DEBUG_LONG/workdir/core-v-cores/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v","src":"/*Copyright 2020-2021 T-Head Semiconductor Co., Ltd.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n*/\n\n// &ModuleBeg; @23\nmodule pa_fdsu_top(\n  cp0_fpu_icg_en,\n  cp0_fpu_xx_dqnan,\n  cp0_yy_clk_en,\n  cpurst_b,\n  ctrl_fdsu_ex1_sel,\n  ctrl_xx_ex1_cmplt_dp,\n  ctrl_xx_ex1_inst_vld,\n  ctrl_xx_ex1_stall,\n  ctrl_xx_ex1_warm_up,\n  ctrl_xx_ex2_warm_up,\n  ctrl_xx_ex3_warm_up,\n  dp_xx_ex1_cnan,\n  dp_xx_ex1_id,\n  dp_xx_ex1_inf,\n  dp_xx_ex1_qnan,\n  dp_xx_ex1_rm,\n  dp_xx_ex1_snan,\n  dp_xx_ex1_zero,\n  fdsu_fpu_debug_info,\n  fdsu_fpu_ex1_cmplt,\n  fdsu_fpu_ex1_cmplt_dp,\n  fdsu_fpu_ex1_fflags,\n  fdsu_fpu_ex1_special_sel,\n  fdsu_fpu_ex1_special_sign,\n  fdsu_fpu_ex1_stall,\n  fdsu_fpu_no_op,\n  fdsu_frbus_data,\n  fdsu_frbus_fflags,\n  fdsu_frbus_freg,\n  fdsu_frbus_wb_vld,\n  forever_cpuclk,\n  frbus_fdsu_wb_grant,\n  idu_fpu_ex1_dst_freg,\n  idu_fpu_ex1_eu_sel,\n  idu_fpu_ex1_func,\n  idu_fpu_ex1_srcf0,\n  idu_fpu_ex1_srcf1,\n  pad_yy_icg_scan_en,\n  rtu_xx_ex1_cancel,\n  rtu_xx_ex2_cancel,\n  rtu_yy_xx_async_flush,\n  rtu_yy_xx_flush\n);\n\n// &Ports; @24\ninput           cp0_fpu_icg_en;                      \ninput           cp0_fpu_xx_dqnan;                    \ninput           cp0_yy_clk_en;                       \ninput           cpurst_b;                            \ninput           ctrl_fdsu_ex1_sel;                   \ninput           ctrl_xx_ex1_cmplt_dp;                \ninput           ctrl_xx_ex1_inst_vld;                \ninput           ctrl_xx_ex1_stall;                   \ninput           ctrl_xx_ex1_warm_up;                 \ninput           ctrl_xx_ex2_warm_up;                 \ninput           ctrl_xx_ex3_warm_up;                 \ninput   [2 :0]  dp_xx_ex1_cnan;                      \ninput   [2 :0]  dp_xx_ex1_id;                        \ninput   [2 :0]  dp_xx_ex1_inf;                       \ninput   [2 :0]  dp_xx_ex1_qnan;                      \ninput   [2 :0]  dp_xx_ex1_rm;                        \ninput   [2 :0]  dp_xx_ex1_snan;                      \ninput   [2 :0]  dp_xx_ex1_zero;                      \ninput           forever_cpuclk;                      \ninput           frbus_fdsu_wb_grant;                 \ninput   [4 :0]  idu_fpu_ex1_dst_freg;                \ninput   [2 :0]  idu_fpu_ex1_eu_sel;                  \ninput   [9 :0]  idu_fpu_ex1_func;                    \ninput   [31:0]  idu_fpu_ex1_srcf0;                   \ninput   [31:0]  idu_fpu_ex1_srcf1;                   \ninput           pad_yy_icg_scan_en;                  \ninput           rtu_xx_ex1_cancel;                   \ninput           rtu_xx_ex2_cancel;                   \ninput           rtu_yy_xx_async_flush;               \ninput           rtu_yy_xx_flush;                     \noutput  [4 :0]  fdsu_fpu_debug_info;                 \noutput          fdsu_fpu_ex1_cmplt;                  \noutput          fdsu_fpu_ex1_cmplt_dp;               \noutput  [4 :0]  fdsu_fpu_ex1_fflags;                 \noutput  [7 :0]  fdsu_fpu_ex1_special_sel;            \noutput  [3 :0]  fdsu_fpu_ex1_special_sign;           \noutput          fdsu_fpu_ex1_stall;                  \noutput          fdsu_fpu_no_op;                      \noutput  [31:0]  fdsu_frbus_data;                     \noutput  [4 :0]  fdsu_frbus_fflags;                   \noutput  [4 :0]  fdsu_frbus_freg;                     \noutput          fdsu_frbus_wb_vld;                   \n\n// &Regs; @25\n\n// &Wires; @26\nwire            cp0_fpu_icg_en;                      \nwire            cp0_fpu_xx_dqnan;                    \nwire            cp0_yy_clk_en;                       \nwire            cpurst_b;                            \nwire            ctrl_fdsu_ex1_sel;                   \nwire            ctrl_xx_ex1_cmplt_dp;                \nwire            ctrl_xx_ex1_inst_vld;                \nwire            ctrl_xx_ex1_stall;                   \nwire            ctrl_xx_ex1_warm_up;                 \nwire            ctrl_xx_ex2_warm_up;                 \nwire            ctrl_xx_ex3_warm_up;                 \nwire    [2 :0]  dp_xx_ex1_cnan;                      \nwire    [2 :0]  dp_xx_ex1_id;                        \nwire    [2 :0]  dp_xx_ex1_inf;                       \nwire    [2 :0]  dp_xx_ex1_qnan;                      \nwire    [2 :0]  dp_xx_ex1_rm;                        \nwire    [2 :0]  dp_xx_ex1_snan;                      \nwire    [2 :0]  dp_xx_ex1_zero;                      \nwire            ex1_div;                             \nwire    [23:0]  ex1_divisor;                         \nwire    [12:0]  ex1_expnt_adder_op0;                 \nwire    [12:0]  ex1_expnt_adder_op1;                 \nwire            ex1_of_result_lfn;                   \nwire            ex1_op0_id;                          \nwire            ex1_op0_norm;                        \nwire            ex1_op0_sign;                        \nwire            ex1_op1_id;                          \nwire            ex1_op1_id_vld;                      \nwire            ex1_op1_norm;                        \nwire            ex1_op1_sel;                         \nwire    [12:0]  ex1_oper_id_expnt;                   \nwire    [12:0]  ex1_oper_id_expnt_f;                 \nwire    [51:0]  ex1_oper_id_frac;                    \nwire    [51:0]  ex1_oper_id_frac_f;                  \nwire            ex1_pipedown;                        \nwire            ex1_pipedown_gate;                   \nwire    [31:0]  ex1_remainder;                       \nwire            ex1_result_sign;                     \nwire    [2 :0]  ex1_rm;                              \nwire            ex1_save_op0;                        \nwire            ex1_save_op0_gate;                   \nwire            ex1_sqrt;                            \nwire            ex1_srt_skip;                        \nwire    [9 :0]  ex2_expnt_adder_op0;                 \nwire            ex2_of;                              \nwire            ex2_pipe_clk;                        \nwire            ex2_pipedown;                        \nwire            ex2_potnt_of;                        \nwire            ex2_potnt_uf;                        \nwire            ex2_result_inf;                      \nwire            ex2_result_lfn;                      \nwire            ex2_rslt_denorm;                     \nwire    [9 :0]  ex2_srt_expnt_rst;                   \nwire            ex2_srt_first_round;                 \nwire            ex2_uf;                              \nwire            ex2_uf_srt_skip;                     \nwire    [9 :0]  ex3_expnt_adjust_result;             \nwire    [25:0]  ex3_frac_final_rst;                  \nwire            ex3_pipedown;                        \nwire            ex3_rslt_denorm;                     \nwire            fdsu_ex1_sel;                        \nwire            fdsu_ex3_id_srt_skip;                \nwire            fdsu_ex3_rem_sign;                   \nwire            fdsu_ex3_rem_zero;                   \nwire    [23:0]  fdsu_ex3_result_denorm_round_add_num; \nwire            fdsu_ex4_denorm_to_tiny_frac;        \nwire    [25:0]  fdsu_ex4_frac;                       \nwire            fdsu_ex4_nx;                         \nwire    [1 :0]  fdsu_ex4_potnt_norm;                 \nwire            fdsu_ex4_result_nor;                 \nwire    [4 :0]  fdsu_fpu_debug_info;                 \nwire            fdsu_fpu_ex1_cmplt;                  \nwire            fdsu_fpu_ex1_cmplt_dp;               \nwire    [4 :0]  fdsu_fpu_ex1_fflags;                 \nwire    [7 :0]  fdsu_fpu_ex1_special_sel;            \nwire    [3 :0]  fdsu_fpu_ex1_special_sign;           \nwire            fdsu_fpu_ex1_stall;                  \nwire            fdsu_fpu_no_op;                      \nwire    [31:0]  fdsu_frbus_data;                     \nwire    [4 :0]  fdsu_frbus_fflags;                   \nwire    [4 :0]  fdsu_frbus_freg;                     \nwire            fdsu_frbus_wb_vld;                   \nwire            fdsu_yy_div;                         \nwire    [9 :0]  fdsu_yy_expnt_rst;                   \nwire            fdsu_yy_of;                          \nwire            fdsu_yy_of_rm_lfn;                   \nwire            fdsu_yy_op0_norm;                    \nwire            fdsu_yy_op1_norm;                    \nwire            fdsu_yy_potnt_of;                    \nwire            fdsu_yy_potnt_uf;                    \nwire            fdsu_yy_result_inf;                  \nwire            fdsu_yy_result_lfn;                  \nwire            fdsu_yy_result_sign;                 \nwire    [2 :0]  fdsu_yy_rm;                          \nwire            fdsu_yy_rslt_denorm;                 \nwire            fdsu_yy_sqrt;                        \nwire            fdsu_yy_uf;                          \nwire    [4 :0]  fdsu_yy_wb_freg;                     \nwire            forever_cpuclk;                      \nwire            frbus_fdsu_wb_grant;                 \nwire    [4 :0]  idu_fpu_ex1_dst_freg;                \nwire    [2 :0]  idu_fpu_ex1_eu_sel;                  \nwire    [9 :0]  idu_fpu_ex1_func;                    \nwire    [31:0]  idu_fpu_ex1_srcf0;                   \nwire    [31:0]  idu_fpu_ex1_srcf1;                   \nwire            pad_yy_icg_scan_en;                  \nwire            rtu_xx_ex1_cancel;                   \nwire            rtu_xx_ex2_cancel;                   \nwire            rtu_yy_xx_async_flush;               \nwire            rtu_yy_xx_flush;                     \nwire            srt_remainder_zero;                  \nwire            srt_sm_on;                           \nwire    [29:0]  total_qt_rt_30;                      \n\n\n\n// &Instance(\"pa_fdsu_special\"); @29\npa_fdsu_special  x_pa_fdsu_special (\n  .cp0_fpu_xx_dqnan          (cp0_fpu_xx_dqnan         ),\n  .dp_xx_ex1_cnan            (dp_xx_ex1_cnan           ),\n  .dp_xx_ex1_id              (dp_xx_ex1_id             ),\n  .dp_xx_ex1_inf             (dp_xx_ex1_inf            ),\n  .dp_xx_ex1_qnan            (dp_xx_ex1_qnan           ),\n  .dp_xx_ex1_snan            (dp_xx_ex1_snan           ),\n  .dp_xx_ex1_zero            (dp_xx_ex1_zero           ),\n  .ex1_div                   (ex1_div                  ),\n  .ex1_op0_id                (ex1_op0_id               ),\n  .ex1_op0_norm              (ex1_op0_norm             ),\n  .ex1_op0_sign              (ex1_op0_sign             ),\n  .ex1_op1_id                (ex1_op1_id               ),\n  .ex1_op1_norm              (ex1_op1_norm             ),\n  .ex1_result_sign           (ex1_result_sign          ),\n  .ex1_sqrt                  (ex1_sqrt                 ),\n  .ex1_srt_skip              (ex1_srt_skip             ),\n  .fdsu_fpu_ex1_fflags       (fdsu_fpu_ex1_fflags      ),\n  .fdsu_fpu_ex1_special_sel  (fdsu_fpu_ex1_special_sel ),\n  .fdsu_fpu_ex1_special_sign (fdsu_fpu_ex1_special_sign)\n);\n\n// &Instance(\"pa_fdsu_prepare\"); @30\npa_fdsu_prepare  x_pa_fdsu_prepare (\n  .dp_xx_ex1_rm        (dp_xx_ex1_rm       ),\n  .ex1_div             (ex1_div            ),\n  .ex1_divisor         (ex1_divisor        ),\n  .ex1_expnt_adder_op0 (ex1_expnt_adder_op0),\n  .ex1_expnt_adder_op1 (ex1_expnt_adder_op1),\n  .ex1_of_result_lfn   (ex1_of_result_lfn  ),\n  .ex1_op0_id          (ex1_op0_id         ),\n  .ex1_op0_sign        (ex1_op0_sign       ),\n  .ex1_op1_id          (ex1_op1_id         ),\n  .ex1_op1_id_vld      (ex1_op1_id_vld     ),\n  .ex1_op1_sel         (ex1_op1_sel        ),\n  .ex1_oper_id_expnt   (ex1_oper_id_expnt  ),\n  .ex1_oper_id_expnt_f (ex1_oper_id_expnt_f),\n  .ex1_oper_id_frac    (ex1_oper_id_frac   ),\n  .ex1_oper_id_frac_f  (ex1_oper_id_frac_f ),\n  .ex1_remainder       (ex1_remainder      ),\n  .ex1_result_sign     (ex1_result_sign    ),\n  .ex1_rm              (ex1_rm             ),\n  .ex1_sqrt            (ex1_sqrt           ),\n  .fdsu_ex1_sel        (fdsu_ex1_sel       ),\n  .idu_fpu_ex1_func    (idu_fpu_ex1_func   ),\n  .idu_fpu_ex1_srcf0   (idu_fpu_ex1_srcf0  ),\n  .idu_fpu_ex1_srcf1   (idu_fpu_ex1_srcf1  )\n);\n\n// &Instance(\"pa_fdsu_srt\"); @32\n// &Instance(\"pa_fdsu_round\"); @33\n// &Instance(\"pa_fdsu_pack\"); @34\n// &Instance(\"pa_fdsu_srt_single\", \"x_pa_fdsu_srt\"); @36\npa_fdsu_srt_single  x_pa_fdsu_srt (\n  .cp0_fpu_icg_en                       (cp0_fpu_icg_en                      ),\n  .cp0_yy_clk_en                        (cp0_yy_clk_en                       ),\n  .ex1_divisor                          (ex1_divisor                         ),\n  .ex1_expnt_adder_op1                  (ex1_expnt_adder_op1                 ),\n  .ex1_oper_id_frac                     (ex1_oper_id_frac                    ),\n  .ex1_oper_id_frac_f                   (ex1_oper_id_frac_f                  ),\n  .ex1_pipedown                         (ex1_pipedown                        ),\n  .ex1_pipedown_gate                    (ex1_pipedown_gate                   ),\n  .ex1_remainder                        (ex1_remainder                       ),\n  .ex1_save_op0                         (ex1_save_op0                        ),\n  .ex1_save_op0_gate                    (ex1_save_op0_gate                   ),\n  .ex2_expnt_adder_op0                  (ex2_expnt_adder_op0                 ),\n  .ex2_of                               (ex2_of                              ),\n  .ex2_pipe_clk                         (ex2_pipe_clk                        ),\n  .ex2_pipedown                         (ex2_pipedown                        ),\n  .ex2_potnt_of                         (ex2_potnt_of                        ),\n  .ex2_potnt_uf                         (ex2_potnt_uf                        ),\n  .ex2_result_inf                       (ex2_result_inf                      ),\n  .ex2_result_lfn                       (ex2_result_lfn                      ),\n  .ex2_rslt_denorm                      (ex2_rslt_denorm                     ),\n  .ex2_srt_expnt_rst                    (ex2_srt_expnt_rst                   ),\n  .ex2_srt_first_round                  (ex2_srt_first_round                 ),\n  .ex2_uf                               (ex2_uf                              ),\n  .ex2_uf_srt_skip                      (ex2_uf_srt_skip                     ),\n  .ex3_frac_final_rst                   (ex3_frac_final_rst                  ),\n  .ex3_pipedown                         (ex3_pipedown                        ),\n  .fdsu_ex3_id_srt_skip                 (fdsu_ex3_id_srt_skip                ),\n  .fdsu_ex3_rem_sign                    (fdsu_ex3_rem_sign                   ),\n  .fdsu_ex3_rem_zero                    (fdsu_ex3_rem_zero                   ),\n  .fdsu_ex3_result_denorm_round_add_num (fdsu_ex3_result_denorm_round_add_num),\n  .fdsu_ex4_frac                        (fdsu_ex4_frac                       ),\n  .fdsu_yy_div                          (fdsu_yy_div                         ),\n  .fdsu_yy_of_rm_lfn                    (fdsu_yy_of_rm_lfn                   ),\n  .fdsu_yy_op0_norm                     (fdsu_yy_op0_norm                    ),\n  .fdsu_yy_op1_norm                     (fdsu_yy_op1_norm                    ),\n  .fdsu_yy_sqrt                         (fdsu_yy_sqrt                        ),\n  .forever_cpuclk                       (forever_cpuclk                      ),\n  .pad_yy_icg_scan_en                   (pad_yy_icg_scan_en                  ),\n  .srt_remainder_zero                   (srt_remainder_zero                  ),\n  .srt_sm_on                            (srt_sm_on                           ),\n  .total_qt_rt_30                       (total_qt_rt_30                      )\n);\n\n// &Instance(\"pa_fdsu_round_single\", \"x_pa_fdsu_round\"); @37\npa_fdsu_round_single  x_pa_fdsu_round (\n  .cp0_fpu_icg_en                       (cp0_fpu_icg_en                      ),\n  .cp0_yy_clk_en                        (cp0_yy_clk_en                       ),\n  .ex3_expnt_adjust_result              (ex3_expnt_adjust_result             ),\n  .ex3_frac_final_rst                   (ex3_frac_final_rst                  ),\n  .ex3_pipedown                         (ex3_pipedown                        ),\n  .ex3_rslt_denorm                      (ex3_rslt_denorm                     ),\n  .fdsu_ex3_id_srt_skip                 (fdsu_ex3_id_srt_skip                ),\n  .fdsu_ex3_rem_sign                    (fdsu_ex3_rem_sign                   ),\n  .fdsu_ex3_rem_zero                    (fdsu_ex3_rem_zero                   ),\n  .fdsu_ex3_result_denorm_round_add_num (fdsu_ex3_result_denorm_round_add_num),\n  .fdsu_ex4_denorm_to_tiny_frac         (fdsu_ex4_denorm_to_tiny_frac        ),\n  .fdsu_ex4_nx                          (fdsu_ex4_nx                         ),\n  .fdsu_ex4_potnt_norm                  (fdsu_ex4_potnt_norm                 ),\n  .fdsu_ex4_result_nor                  (fdsu_ex4_result_nor                 ),\n  .fdsu_yy_expnt_rst                    (fdsu_yy_expnt_rst                   ),\n  .fdsu_yy_result_inf                   (fdsu_yy_result_inf                  ),\n  .fdsu_yy_result_lfn                   (fdsu_yy_result_lfn                  ),\n  .fdsu_yy_result_sign                  (fdsu_yy_result_sign                 ),\n  .fdsu_yy_rm                           (fdsu_yy_rm                          ),\n  .fdsu_yy_rslt_denorm                  (fdsu_yy_rslt_denorm                 ),\n  .forever_cpuclk                       (forever_cpuclk                      ),\n  .pad_yy_icg_scan_en                   (pad_yy_icg_scan_en                  ),\n  .total_qt_rt_30                       (total_qt_rt_30                      )\n);\n\n// &Instance(\"pa_fdsu_pack_single\", \"x_pa_fdsu_pack\"); @38\npa_fdsu_pack_single  x_pa_fdsu_pack (\n  .fdsu_ex4_denorm_to_tiny_frac (fdsu_ex4_denorm_to_tiny_frac),\n  .fdsu_ex4_frac                (fdsu_ex4_frac               ),\n  .fdsu_ex4_nx                  (fdsu_ex4_nx                 ),\n  .fdsu_ex4_potnt_norm          (fdsu_ex4_potnt_norm         ),\n  .fdsu_ex4_result_nor          (fdsu_ex4_result_nor         ),\n  .fdsu_frbus_data              (fdsu_frbus_data             ),\n  .fdsu_frbus_fflags            (fdsu_frbus_fflags           ),\n  .fdsu_frbus_freg              (fdsu_frbus_freg             ),\n  .fdsu_yy_expnt_rst            (fdsu_yy_expnt_rst           ),\n  .fdsu_yy_of                   (fdsu_yy_of                  ),\n  .fdsu_yy_of_rm_lfn            (fdsu_yy_of_rm_lfn           ),\n  .fdsu_yy_potnt_of             (fdsu_yy_potnt_of            ),\n  .fdsu_yy_potnt_uf             (fdsu_yy_potnt_uf            ),\n  .fdsu_yy_result_inf           (fdsu_yy_result_inf          ),\n  .fdsu_yy_result_lfn           (fdsu_yy_result_lfn          ),\n  .fdsu_yy_result_sign          (fdsu_yy_result_sign         ),\n  .fdsu_yy_rslt_denorm          (fdsu_yy_rslt_denorm         ),\n  .fdsu_yy_uf                   (fdsu_yy_uf                  ),\n  .fdsu_yy_wb_freg              (fdsu_yy_wb_freg             )\n);\n\n\n// &Instance(\"pa_fdsu_ctrl\"); @41\npa_fdsu_ctrl  x_pa_fdsu_ctrl (\n  .cp0_fpu_icg_en          (cp0_fpu_icg_en         ),\n  .cp0_yy_clk_en           (cp0_yy_clk_en          ),\n  .cpurst_b                (cpurst_b               ),\n  .ctrl_fdsu_ex1_sel       (ctrl_fdsu_ex1_sel      ),\n  .ctrl_xx_ex1_cmplt_dp    (ctrl_xx_ex1_cmplt_dp   ),\n  .ctrl_xx_ex1_inst_vld    (ctrl_xx_ex1_inst_vld   ),\n  .ctrl_xx_ex1_stall       (ctrl_xx_ex1_stall      ),\n  .ctrl_xx_ex1_warm_up     (ctrl_xx_ex1_warm_up    ),\n  .ctrl_xx_ex2_warm_up     (ctrl_xx_ex2_warm_up    ),\n  .ctrl_xx_ex3_warm_up     (ctrl_xx_ex3_warm_up    ),\n  .ex1_div                 (ex1_div                ),\n  .ex1_expnt_adder_op0     (ex1_expnt_adder_op0    ),\n  .ex1_of_result_lfn       (ex1_of_result_lfn      ),\n  .ex1_op0_id              (ex1_op0_id             ),\n  .ex1_op0_norm            (ex1_op0_norm           ),\n  .ex1_op1_id_vld          (ex1_op1_id_vld         ),\n  .ex1_op1_norm            (ex1_op1_norm           ),\n  .ex1_op1_sel             (ex1_op1_sel            ),\n  .ex1_oper_id_expnt       (ex1_oper_id_expnt      ),\n  .ex1_oper_id_expnt_f     (ex1_oper_id_expnt_f    ),\n  .ex1_pipedown            (ex1_pipedown           ),\n  .ex1_pipedown_gate       (ex1_pipedown_gate      ),\n  .ex1_result_sign         (ex1_result_sign        ),\n  .ex1_rm                  (ex1_rm                 ),\n  .ex1_save_op0            (ex1_save_op0           ),\n  .ex1_save_op0_gate       (ex1_save_op0_gate      ),\n  .ex1_sqrt                (ex1_sqrt               ),\n  .ex1_srt_skip            (ex1_srt_skip           ),\n  .ex2_expnt_adder_op0     (ex2_expnt_adder_op0    ),\n  .ex2_of                  (ex2_of                 ),\n  .ex2_pipe_clk            (ex2_pipe_clk           ),\n  .ex2_pipedown            (ex2_pipedown           ),\n  .ex2_potnt_of            (ex2_potnt_of           ),\n  .ex2_potnt_uf            (ex2_potnt_uf           ),\n  .ex2_result_inf          (ex2_result_inf         ),\n  .ex2_result_lfn          (ex2_result_lfn         ),\n  .ex2_rslt_denorm         (ex2_rslt_denorm        ),\n  .ex2_srt_expnt_rst       (ex2_srt_expnt_rst      ),\n  .ex2_srt_first_round     (ex2_srt_first_round    ),\n  .ex2_uf                  (ex2_uf                 ),\n  .ex2_uf_srt_skip         (ex2_uf_srt_skip        ),\n  .ex3_expnt_adjust_result (ex3_expnt_adjust_result),\n  .ex3_pipedown            (ex3_pipedown           ),\n  .ex3_rslt_denorm         (ex3_rslt_denorm        ),\n  .fdsu_ex1_sel            (fdsu_ex1_sel           ),\n  .fdsu_fpu_debug_info     (fdsu_fpu_debug_info    ),\n  .fdsu_fpu_ex1_cmplt      (fdsu_fpu_ex1_cmplt     ),\n  .fdsu_fpu_ex1_cmplt_dp   (fdsu_fpu_ex1_cmplt_dp  ),\n  .fdsu_fpu_ex1_stall      (fdsu_fpu_ex1_stall     ),\n  .fdsu_fpu_no_op          (fdsu_fpu_no_op         ),\n  .fdsu_frbus_wb_vld       (fdsu_frbus_wb_vld      ),\n  .fdsu_yy_div             (fdsu_yy_div            ),\n  .fdsu_yy_expnt_rst       (fdsu_yy_expnt_rst      ),\n  .fdsu_yy_of              (fdsu_yy_of             ),\n  .fdsu_yy_of_rm_lfn       (fdsu_yy_of_rm_lfn      ),\n  .fdsu_yy_op0_norm        (fdsu_yy_op0_norm       ),\n  .fdsu_yy_op1_norm        (fdsu_yy_op1_norm       ),\n  .fdsu_yy_potnt_of        (fdsu_yy_potnt_of       ),\n  .fdsu_yy_potnt_uf        (fdsu_yy_potnt_uf       ),\n  .fdsu_yy_result_inf      (fdsu_yy_result_inf     ),\n  .fdsu_yy_result_lfn      (fdsu_yy_result_lfn     ),\n  .fdsu_yy_result_sign     (fdsu_yy_result_sign    ),\n  .fdsu_yy_rm              (fdsu_yy_rm             ),\n  .fdsu_yy_rslt_denorm     (fdsu_yy_rslt_denorm    ),\n  .fdsu_yy_sqrt            (fdsu_yy_sqrt           ),\n  .fdsu_yy_uf              (fdsu_yy_uf             ),\n  .fdsu_yy_wb_freg         (fdsu_yy_wb_freg        ),\n  .forever_cpuclk          (forever_cpuclk         ),\n  .frbus_fdsu_wb_grant     (frbus_fdsu_wb_grant    ),\n  .idu_fpu_ex1_dst_freg    (idu_fpu_ex1_dst_freg   ),\n  .idu_fpu_ex1_eu_sel      (idu_fpu_ex1_eu_sel     ),\n  .pad_yy_icg_scan_en      (pad_yy_icg_scan_en     ),\n  .rtu_xx_ex1_cancel       (rtu_xx_ex1_cancel      ),\n  .rtu_xx_ex2_cancel       (rtu_xx_ex2_cancel      ),\n  .rtu_yy_xx_async_flush   (rtu_yy_xx_async_flush  ),\n  .rtu_yy_xx_flush         (rtu_yy_xx_flush        ),\n  .srt_remainder_zero      (srt_remainder_zero     ),\n  .srt_sm_on               (srt_sm_on              )\n);\n\n\n\n// &ModuleEnd; @44\nendmodule\n\n\n","lang":"verilog"};
processSrcData(g_data);