<!doctype html>
<html>
<head>
<title>LOC_AUX_PWR_STATE (PMU_LOCAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_local.html")>PMU_LOCAL Module</a> &gt; LOC_AUX_PWR_STATE (PMU_LOCAL) Register</p><h1>LOC_AUX_PWR_STATE (PMU_LOCAL) Register</h1>
<h2>LOC_AUX_PWR_STATE (PMU_LOCAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>LOC_AUX_PWR_STATE</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000104</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD60104 (PMU_LOCAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x000FF080</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>RAM Retention and Processor Emulation States.</td></tr>
</table>
<p>RAM retention state for the PS memories (1=Retention) and Power-down Emulation State for the Arm processor (1=Powered-down Emulation State). The register maintains its contents during a System Reset.</p>
<h2>LOC_AUX_PWR_STATE (PMU_LOCAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>ACPU3_Emul</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 3 power emulation state.</td></tr>
<tr valign=top><td>ACPU2_Emul</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 2 power emulation state.</td></tr>
<tr valign=top><td>ACPU1_Emul</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 1 power emulation state.</td></tr>
<tr valign=top><td>ACPU0_Emul</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 0 power emulation state.</td></tr>
<tr valign=top><td>RPU_Emul</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU MPCore power emulation state.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">26:20</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>OCM_Bank3</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>OCM bank 3 data retension state.</td></tr>
<tr valign=top><td>OCM_Bank2</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>OCM bank 2 data retension state.</td></tr>
<tr valign=top><td>OCM_Bank1</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>OCM bank 1 data retension state.</td></tr>
<tr valign=top><td>OCM_Bank0</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>OCM bank 0 data retension state.</td></tr>
<tr valign=top><td>TCM1B</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>RPU core 1, TCM_B data retension state.</td></tr>
<tr valign=top><td>TCM1A</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>RPU core 1, TCM_A data retension state.</td></tr>
<tr valign=top><td>TCM0B</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>RPU core 0, TCM_B data retension state.</td></tr>
<tr valign=top><td>TCM0A</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>RPU core 0, TCM_A data retension state.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:9</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>L2</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>APU L2 Cache data retention state.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 6:0</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>