# ECEN-489-Final-Project
Improving AES algorithm using pipelining in Verilog
