################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/03/29 18:54:15)
# requested at line 3 in /Users/aayush/Desktop/canny_edge/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

arc_tan.sv
sqrt_22b.sv
testBench/arc_tan_tb.sv
testBench/canny_edge_tb.sv
testBench/gradient_calculation_tb.sv
testBench/hysteresis_tb.sv
testBench/non_max_suppression_tb.sv
testBench/pixel_loader_tb.sv
testBench/rx_top.sv
testBench/sqrt_22b_tb.sv
testBench/tx_top.sv
definitions_pkg.sv
uart/uart_tx.sv
uart/uart_top.sv
uart/uart_rx.sv
uart/fifo/fifo_data.sv
uart/fifo/fifo_control.sv
uart/fifo/fifo.sv
uart/baud_gen.sv
testBench/uart_tx_tb.sv
testBench/uart_top_tb.sv
testBench/uart_rx_tb.sv
testBench/line_buffer_tb.sv
testBench/fifo_tb.sv
testBench/chip_top_tb.sv
pixel_loader.sv
non_max_suppression.sv
line_buffer.sv
hysteresis.sv
gradient_calculation.sv
gaussian_filter.sv
double_thresholding.sv
chip_top.sv
canny_edge_top.sv

