5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (signed5.vcd) 2 -o (signed5.cdd) 2 -v (signed5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 signed5.v 8 34 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 b 2 10 107000d 1 0 3 0 4 17 0 f 0 0 0 0
1 x 3 11 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 y 4 11 107000d 1 0 0 0 1 17 0 1 0 1 0 0
4 1 13 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 signed5.v 0 23 1
2 2 0 14 50008 1 61008 0 0 4 16 3 0
2 3 1 14 10001 0 1410 0 0 4 1 a
2 4 37 14 10008 1 1a 2 3
2 5 0 15 50008 1 61008 0 0 4 16 4 0
2 6 1 15 10001 0 1410 0 0 4 1 b
2 7 37 15 10008 1 1a 5 6
2 8 0 16 50008 1 21004 0 0 1 16 0 0
2 9 1 16 10001 0 1410 0 0 1 1 x
2 10 37 16 10008 1 16 8 9
2 11 0 17 50008 1 21004 0 0 1 16 0 0
2 12 1 17 10001 0 1410 0 0 1 1 y
2 13 37 17 10008 1 16 11 12
2 14 0 18 20002 1 1008 0 0 32 48 5 0
2 15 2c 18 10002 2 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 0 19 f000f 1 1004 0 0 32 48 0 0
2 17 1 19 a000a 1 1008 0 0 4 1 b
2 18 1 19 60006 1 1008 0 0 4 1 a
2 19 7 19 6000a 1 201208 17 18 4 18 0 f 8 4 3 0
2 20 d 19 5000f 1 1104 16 19 1 18 0 1 1 0 0 0
2 21 39 19 10011 1 6 20 0
2 22 0 21 180018 1 1004 0 0 32 48 0 0
2 23 1 21 120012 1 1008 0 0 4 1 b
2 24 1 21 e000e 1 1008 0 0 4 1 a
2 25 7 21 e0012 1 1208 23 24 4 18 0 f 8 4 3 0
2 26 78 21 50014 1 1000 0 25 4 50 0 f 8 4 3 0
2 27 d 21 50018 1 1008 22 26 1 18 0 1 0 1 0 0
2 28 39 21 1001a 1 a 27 0
2 29 0 22 7000a 1 21008 0 0 1 16 1 0
2 30 1 22 30003 0 1410 0 0 1 1 y
2 31 37 22 3000a 1 1a 29 30
2 32 0 20 7000a 0 21010 0 0 1 16 1 0
2 33 1 20 30003 0 1410 0 0 1 1 x
2 34 37 20 3000a 0 32 32 33
4 4 14 1 11 7 7 4
4 7 15 1 0 10 10 4
4 10 16 1 0 13 13 4
4 13 17 1 0 15 15 4
4 15 18 1 0 21 0 4
4 21 19 1 0 34 28 4
4 34 20 3 6 28 28 4
4 28 21 1 0 31 0 4
4 31 22 3 0 0 0 4
3 1 main.$u1 "main.$u1" 0 signed5.v 0 32 1
