// Seed: 414603068
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input tri id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input wand id_11,
    input tri0 id_12,
    output tri id_13,
    output wire id_14,
    output tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input uwire id_18,
    input wor id_19,
    input supply1 id_20,
    input uwire id_21,
    input supply1 id_22,
    output tri0 id_23,
    output tri0 id_24,
    input supply1 id_25,
    input supply0 id_26,
    output tri1 id_27,
    input tri id_28,
    output supply0 id_29,
    output tri id_30,
    output supply0 id_31
);
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri id_2,
    output supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wand id_11
);
  assign id_9 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_9,
      id_6,
      id_4,
      id_5,
      id_9,
      id_11,
      id_0,
      id_0,
      id_1,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_8,
      id_8,
      id_10,
      id_2,
      id_0,
      id_2,
      id_9,
      id_4,
      id_5,
      id_11,
      id_9,
      id_11,
      id_3,
      id_3,
      id_9
  );
  assign modCall_1.id_23 = 0;
  logic id_13;
endmodule
