<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>SCR2_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">SCR2_EL3, Secure Configuration Register</h1><p>The SCR2_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>Defines the configuration of the current Security state.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_SCR2 is implemented, EL3 is implemented, and FEAT_AA64 is implemented. Otherwise, direct accesses to SCR2_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>SCR2_EL3 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_3">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="29"><a href="#fieldset_0-63_3">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2-1">SRMASK2En</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1-1">NV3En</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0-1">FDIT</a></td></tr></tbody></table><h4 id="fieldset_0-63_3">Bits [63:3]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-2_2-1">SRMASK2En, bit [2]<span class="condition"><br/>When FEAT_SRMASK2 is implemented:
                        </span></h4><div class="field"><p>Enables access to the following registers:</p>
<ul>
<li><a href="AArch64-hcrmask_el2.html">HCRMASK_EL2</a>.
</li><li><a href="AArch64-hcrxmask_el2.html">HCRXMASK_EL2</a>.
</li><li>If <span class="xref">FEAT_NV3</span> is implemented, <a href="AArch64-nvhcrx_el2.html">NVHCRX_EL2</a>, <a href="AArch64-nvhcrmask_el2.html">NVHCRMASK_EL2</a>, and <a href="AArch64-nvhcrxmask_el2.html">NVHCRXMASK_EL2</a>.
</li></ul><table class="valuetable"><tr><th>SRMASK2En</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>EL2 accesses to the specified registers are trapped to EL3.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>No accesses are trapped by this mechanism.</p>
        </td></tr></table><p>Traps are reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>
<p>When EL3 is not implemented, the Effective value of this field is 1.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul></div><h4 id="fieldset_0-2_2-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1-1">NV3En, bit [1]<span class="condition"><br/>When FEAT_NV3 is implemented:
                        </span></h4><div class="field">
      <p>Enables access to the <a href="AArch64-nvhcr_el2.html">NVHCR_EL2</a> register at EL2.</p>
    <table class="valuetable"><tr><th>NV3En</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>EL2 accesses to the specified register is trapped to EL3. The Effective value of <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.NVTGE is 0.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>No accesses are trapped by this mechanism.</p>
        </td></tr></table><p>Access to <a href="AArch64-nvhcr_el2.html">NVHCR_EL2</a> is trapped to EL3 and reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>
<p>When EL3 is not implemented, the Effective value of this field is 1.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul></div><h4 id="fieldset_0-1_1-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-0_0-1">FDIT, bit [0]<span class="condition"><br/>When FEAT_FDIT is implemented:
                        </span></h4><div class="field">
      <p>Enforce data-independent timing for execution at EL2, EL1 and EL0.</p>
    <table class="valuetable"><tr><th>FDIT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not affect data-independent timing of execution.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Data-independent timing of execution is enforced.</p>
        </td></tr></table>
      <p>When EL3 is not implemented, the Effective value of this field is 0.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul></div><h4 id="fieldset_0-0_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><div class="access_mechanisms"><h2>Accessing SCR2_EL3</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, SCR2_EL3</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0010</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SCR2) &amp;&amp; HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    X{64}(t) = SCR2_EL3();
end;
                </p><div><h4 class="assembler">MSR SCR2_EL3, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0010</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SCR2) &amp;&amp; HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    SCR2_EL3() = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
