-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "12/16/2021 20:55:24"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	processor IS
    PORT (
	resetn : IN std_logic;
	slow_clk : IN std_logic;
	fast_clk : IN std_logic;
	pc_out : BUFFER std_logic_vector(31 DOWNTO 0);
	inst_out : BUFFER std_logic_vector(31 DOWNTO 0);
	read_reg1_out : BUFFER std_logic_vector(4 DOWNTO 0);
	read_reg2_out : BUFFER std_logic_vector(4 DOWNTO 0);
	write_reg_out : BUFFER std_logic_vector(4 DOWNTO 0);
	read_data1_out : BUFFER std_logic_vector(31 DOWNTO 0);
	read_data2_out : BUFFER std_logic_vector(31 DOWNTO 0);
	write_data_out : BUFFER std_logic_vector(31 DOWNTO 0);
	branch_out : BUFFER std_logic;
	jump_out : BUFFER std_logic;
	bneo : BUFFER std_logic;
	beqo : BUFFER std_logic
	);
END processor;

-- Design Ports Information
-- pc_out[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[9]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[14]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[16]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[18]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[19]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[20]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[22]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[23]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[24]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[25]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[26]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[27]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[28]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[29]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[30]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[31]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[8]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[9]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[10]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[11]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[13]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[14]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[16]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[17]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[18]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[19]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[20]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[21]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[22]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[23]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[24]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[27]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[28]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[30]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst_out[31]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1_out[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1_out[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1_out[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1_out[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1_out[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2_out[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2_out[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2_out[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2_out[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2_out[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[0]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[6]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[7]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[8]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[9]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[11]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[13]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[14]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[16]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[17]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[18]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[19]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[20]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[21]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[22]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[23]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[24]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[25]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[26]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[27]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[28]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[29]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[30]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1_out[31]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[2]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[5]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[8]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[9]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[10]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[11]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[14]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[15]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[16]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[17]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[18]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[19]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[20]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[21]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[22]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[23]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[24]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[25]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[26]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[27]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[28]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[29]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[30]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2_out[31]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[6]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[8]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[10]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[11]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[12]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[13]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[14]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[15]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[16]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[17]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[18]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[19]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[20]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[21]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[22]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[23]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[24]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[25]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[26]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[27]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[28]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[29]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[30]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[31]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- branch_out	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- jump_out	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- bneo	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beqo	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slow_clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- resetn	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fast_clk	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF processor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_resetn : std_logic;
SIGNAL ww_slow_clk : std_logic;
SIGNAL ww_fast_clk : std_logic;
SIGNAL ww_pc_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inst_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_reg1_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_read_reg2_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_write_reg_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_read_data1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_branch_out : std_logic;
SIGNAL ww_jump_out : std_logic;
SIGNAL ww_bneo : std_logic;
SIGNAL ww_beqo : std_logic;
SIGNAL \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \slow_clk~input_o\ : std_logic;
SIGNAL \slow_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \fast_clk~input_o\ : std_logic;
SIGNAL \fast_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \controller|ALUsrc~2_combout\ : std_logic;
SIGNAL \controller|Mux1~0_combout\ : std_logic;
SIGNAL \controller|Mux5~0_combout\ : std_logic;
SIGNAL \controller|Mux5~1_combout\ : std_logic;
SIGNAL \controller|ALUControl[2]~7_combout\ : std_logic;
SIGNAL \controller|Mux0~0_combout\ : std_logic;
SIGNAL \controller|ALUControl[3]~2_combout\ : std_logic;
SIGNAL \controller|ALUControl[3]~3_combout\ : std_logic;
SIGNAL \controller|ALUControl[1]~5_combout\ : std_logic;
SIGNAL \controller|ALUControl[1]~4_combout\ : std_logic;
SIGNAL \controller|ALUControl[1]~6_combout\ : std_logic;
SIGNAL \mainALU|Mux158~1_combout\ : std_logic;
SIGNAL \controller|Mux7~0_combout\ : std_logic;
SIGNAL \controller|ALUControl[0]~0_combout\ : std_logic;
SIGNAL \controller|ALUControl[0]~1_combout\ : std_logic;
SIGNAL \registers|registers[4][2]~feeder_combout\ : std_logic;
SIGNAL \resetn~input_o\ : std_logic;
SIGNAL \resetn~inputCLKENA0_outclk\ : std_logic;
SIGNAL \writeReg[1]~1_combout\ : std_logic;
SIGNAL \controller|RegWrite~0_combout\ : std_logic;
SIGNAL \writeReg[4]~4_combout\ : std_logic;
SIGNAL \writeReg[3]~3_combout\ : std_logic;
SIGNAL \writeReg[0]~0_combout\ : std_logic;
SIGNAL \writeReg[2]~2_combout\ : std_logic;
SIGNAL \registers|Decoder0~24_combout\ : std_logic;
SIGNAL \registers|registers[4][2]~q\ : std_logic;
SIGNAL \registers|registers[6][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~26_combout\ : std_logic;
SIGNAL \registers|registers[6][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~25_combout\ : std_logic;
SIGNAL \registers|registers[5][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~27_combout\ : std_logic;
SIGNAL \registers|registers[7][2]~q\ : std_logic;
SIGNAL \registers|Mux61~7_combout\ : std_logic;
SIGNAL \registers|Decoder0~29_combout\ : std_logic;
SIGNAL \registers|registers[1][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~30_combout\ : std_logic;
SIGNAL \registers|registers[2][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~31_combout\ : std_logic;
SIGNAL \registers|registers[3][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~28_combout\ : std_logic;
SIGNAL \registers|registers[0][2]~q\ : std_logic;
SIGNAL \registers|Mux61~8_combout\ : std_logic;
SIGNAL \registers|Decoder0~20_combout\ : std_logic;
SIGNAL \registers|registers[12][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~23_combout\ : std_logic;
SIGNAL \registers|registers[15][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~21_combout\ : std_logic;
SIGNAL \registers|registers[13][2]~q\ : std_logic;
SIGNAL \registers|Mux61~6_combout\ : std_logic;
SIGNAL \registers|Mux61~9_combout\ : std_logic;
SIGNAL \controller|ALUsrc~0_combout\ : std_logic;
SIGNAL \registers|registers[8][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~16_combout\ : std_logic;
SIGNAL \registers|registers[8][2]~q\ : std_logic;
SIGNAL \registers|registers[9][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~17_combout\ : std_logic;
SIGNAL \registers|registers[9][2]~q\ : std_logic;
SIGNAL \registers|registers[11][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~19_combout\ : std_logic;
SIGNAL \registers|registers[11][2]~q\ : std_logic;
SIGNAL \registers|registers[10][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~18_combout\ : std_logic;
SIGNAL \registers|registers[10][2]~q\ : std_logic;
SIGNAL \registers|Mux61~11_combout\ : std_logic;
SIGNAL \registers|Mux61~5_combout\ : std_logic;
SIGNAL \registers|Decoder0~10_combout\ : std_logic;
SIGNAL \registers|registers[26][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~11_combout\ : std_logic;
SIGNAL \registers|registers[30][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~8_combout\ : std_logic;
SIGNAL \registers|registers[18][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~9_combout\ : std_logic;
SIGNAL \registers|registers[22][2]~q\ : std_logic;
SIGNAL \registers|Mux61~2_combout\ : std_logic;
SIGNAL \registers|registers[28][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~3_combout\ : std_logic;
SIGNAL \registers|registers[28][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~1_combout\ : std_logic;
SIGNAL \registers|registers[20][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~2_combout\ : std_logic;
SIGNAL \registers|registers[24][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~0_combout\ : std_logic;
SIGNAL \registers|registers[16][2]~q\ : std_logic;
SIGNAL \registers|Mux61~0_combout\ : std_logic;
SIGNAL \registers|registers[29][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~7_combout\ : std_logic;
SIGNAL \registers|registers[29][2]~q\ : std_logic;
SIGNAL \registers|registers[21][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~5_combout\ : std_logic;
SIGNAL \registers|registers[21][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~6_combout\ : std_logic;
SIGNAL \registers|registers[25][2]~q\ : std_logic;
SIGNAL \registers|registers[17][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~4_combout\ : std_logic;
SIGNAL \registers|registers[17][2]~q\ : std_logic;
SIGNAL \registers|Mux61~1_combout\ : std_logic;
SIGNAL \registers|registers[19][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~12_combout\ : std_logic;
SIGNAL \registers|registers[19][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~14_combout\ : std_logic;
SIGNAL \registers|registers[27][2]~q\ : std_logic;
SIGNAL \registers|registers[31][2]~feeder_combout\ : std_logic;
SIGNAL \registers|Decoder0~15_combout\ : std_logic;
SIGNAL \registers|registers[31][2]~q\ : std_logic;
SIGNAL \registers|Decoder0~13_combout\ : std_logic;
SIGNAL \registers|registers[23][2]~q\ : std_logic;
SIGNAL \registers|Mux61~3_combout\ : std_logic;
SIGNAL \registers|Mux61~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[2]~25_combout\ : std_logic;
SIGNAL \controller|Mux5~2_combout\ : std_logic;
SIGNAL \controller|Mux1~1_combout\ : std_logic;
SIGNAL \mainALU|Mux156~6_combout\ : std_logic;
SIGNAL \mainALU|Mux155~5_combout\ : std_logic;
SIGNAL \mainALU|Mux155~2_combout\ : std_logic;
SIGNAL \mainALU|Mux155~1_combout\ : std_logic;
SIGNAL \mainALU|Mux155~10_combout\ : std_logic;
SIGNAL \controller|Equal10~0_combout\ : std_logic;
SIGNAL \mainALU|Mux156~7_combout\ : std_logic;
SIGNAL \registers|registers[18][7]~q\ : std_logic;
SIGNAL \registers|registers[22][7]~q\ : std_logic;
SIGNAL \registers|registers[30][7]~q\ : std_logic;
SIGNAL \registers|registers[26][7]~q\ : std_logic;
SIGNAL \registers|Mux56~2_combout\ : std_logic;
SIGNAL \registers|registers[27][7]~q\ : std_logic;
SIGNAL \registers|registers[31][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][7]~q\ : std_logic;
SIGNAL \registers|registers[23][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][7]~q\ : std_logic;
SIGNAL \registers|registers[19][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][7]~q\ : std_logic;
SIGNAL \registers|Mux56~3_combout\ : std_logic;
SIGNAL \registers|registers[17][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][7]~q\ : std_logic;
SIGNAL \registers|registers[25][7]~q\ : std_logic;
SIGNAL \registers|registers[29][7]~q\ : std_logic;
SIGNAL \registers|registers[21][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[21][7]~q\ : std_logic;
SIGNAL \registers|Mux56~1_combout\ : std_logic;
SIGNAL \registers|registers[24][7]~q\ : std_logic;
SIGNAL \registers|registers[20][7]~q\ : std_logic;
SIGNAL \registers|registers[28][7]~q\ : std_logic;
SIGNAL \registers|registers[16][7]~q\ : std_logic;
SIGNAL \registers|Mux56~0_combout\ : std_logic;
SIGNAL \registers|Mux56~4_combout\ : std_logic;
SIGNAL \registers|registers[8][7]~q\ : std_logic;
SIGNAL \registers|registers[9][7]~q\ : std_logic;
SIGNAL \registers|registers[10][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][7]~q\ : std_logic;
SIGNAL \registers|Mux56~11_combout\ : std_logic;
SIGNAL \registers|Mux56~5_combout\ : std_logic;
SIGNAL \registers|registers[7][7]~q\ : std_logic;
SIGNAL \registers|registers[6][7]~q\ : std_logic;
SIGNAL \registers|registers[4][7]~q\ : std_logic;
SIGNAL \registers|registers[5][7]~q\ : std_logic;
SIGNAL \registers|Mux56~7_combout\ : std_logic;
SIGNAL \registers|registers[13][7]~q\ : std_logic;
SIGNAL \registers|registers[12][7]~q\ : std_logic;
SIGNAL \registers|registers[15][7]~q\ : std_logic;
SIGNAL \registers|Decoder0~22_combout\ : std_logic;
SIGNAL \registers|registers[14][7]~q\ : std_logic;
SIGNAL \registers|Mux56~6_combout\ : std_logic;
SIGNAL \registers|registers[3][7]~q\ : std_logic;
SIGNAL \registers|registers[2][7]~q\ : std_logic;
SIGNAL \registers|registers[1][7]~q\ : std_logic;
SIGNAL \registers|registers[0][7]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][7]~q\ : std_logic;
SIGNAL \registers|Mux56~8_combout\ : std_logic;
SIGNAL \registers|Mux56~9_combout\ : std_logic;
SIGNAL \ALUbaseInput[7]~14_combout\ : std_logic;
SIGNAL \registers|registers[30][6]~q\ : std_logic;
SIGNAL \registers|registers[18][6]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][6]~q\ : std_logic;
SIGNAL \registers|registers[22][6]~q\ : std_logic;
SIGNAL \registers|registers[26][6]~q\ : std_logic;
SIGNAL \registers|Mux25~2_combout\ : std_logic;
SIGNAL \registers|registers[24][6]~q\ : std_logic;
SIGNAL \registers|registers[20][6]~q\ : std_logic;
SIGNAL \registers|registers[16][6]~q\ : std_logic;
SIGNAL \registers|Mux25~0_combout\ : std_logic;
SIGNAL \registers|registers[25][6]~q\ : std_logic;
SIGNAL \registers|registers[29][6]~q\ : std_logic;
SIGNAL \registers|registers[17][6]~q\ : std_logic;
SIGNAL \registers|registers[21][6]~q\ : std_logic;
SIGNAL \registers|Mux25~1_combout\ : std_logic;
SIGNAL \registers|registers[31][6]~q\ : std_logic;
SIGNAL \registers|registers[27][6]~q\ : std_logic;
SIGNAL \registers|registers[19][6]~q\ : std_logic;
SIGNAL \registers|registers[23][6]~q\ : std_logic;
SIGNAL \registers|Mux25~3_combout\ : std_logic;
SIGNAL \registers|Mux25~9_combout\ : std_logic;
SIGNAL \registers|registers[12][6]~q\ : std_logic;
SIGNAL \registers|registers[15][6]~q\ : std_logic;
SIGNAL \registers|registers[14][6]~q\ : std_logic;
SIGNAL \registers|registers[13][6]~q\ : std_logic;
SIGNAL \registers|Mux25~5_combout\ : std_logic;
SIGNAL \registers|registers[8][6]~q\ : std_logic;
SIGNAL \registers|registers[11][6]~q\ : std_logic;
SIGNAL \registers|registers[9][6]~q\ : std_logic;
SIGNAL \registers|registers[10][6]~q\ : std_logic;
SIGNAL \registers|Mux25~4_combout\ : std_logic;
SIGNAL \registers|registers[7][6]~q\ : std_logic;
SIGNAL \registers|registers[5][6]~q\ : std_logic;
SIGNAL \registers|registers[4][6]~q\ : std_logic;
SIGNAL \registers|registers[6][6]~q\ : std_logic;
SIGNAL \registers|Mux25~6_combout\ : std_logic;
SIGNAL \registers|registers[1][6]~q\ : std_logic;
SIGNAL \registers|registers[0][6]~q\ : std_logic;
SIGNAL \registers|registers[2][6]~q\ : std_logic;
SIGNAL \registers|registers[3][6]~q\ : std_logic;
SIGNAL \registers|Mux25~7_combout\ : std_logic;
SIGNAL \registers|Mux25~10_combout\ : std_logic;
SIGNAL \registers|Mux25~8_combout\ : std_logic;
SIGNAL \registers|registers[8][5]~q\ : std_logic;
SIGNAL \registers|registers[9][5]~q\ : std_logic;
SIGNAL \registers|registers[10][5]~q\ : std_logic;
SIGNAL \registers|Mux26~4_combout\ : std_logic;
SIGNAL \registers|registers[15][5]~q\ : std_logic;
SIGNAL \registers|registers[14][5]~q\ : std_logic;
SIGNAL \registers|registers[12][5]~q\ : std_logic;
SIGNAL \registers|registers[13][5]~q\ : std_logic;
SIGNAL \registers|Mux26~5_combout\ : std_logic;
SIGNAL \registers|registers[1][5]~q\ : std_logic;
SIGNAL \registers|registers[2][5]~q\ : std_logic;
SIGNAL \registers|registers[0][5]~q\ : std_logic;
SIGNAL \registers|registers[3][5]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][5]~q\ : std_logic;
SIGNAL \registers|Mux26~7_combout\ : std_logic;
SIGNAL \registers|registers[5][5]~q\ : std_logic;
SIGNAL \registers|registers[7][5]~q\ : std_logic;
SIGNAL \registers|registers[6][5]~q\ : std_logic;
SIGNAL \registers|registers[4][5]~q\ : std_logic;
SIGNAL \registers|Mux26~6_combout\ : std_logic;
SIGNAL \registers|Mux26~10_combout\ : std_logic;
SIGNAL \registers|registers[22][5]~q\ : std_logic;
SIGNAL \registers|registers[30][5]~q\ : std_logic;
SIGNAL \registers|registers[18][5]~q\ : std_logic;
SIGNAL \registers|registers[26][5]~q\ : std_logic;
SIGNAL \registers|Mux26~2_combout\ : std_logic;
SIGNAL \registers|registers[24][5]~q\ : std_logic;
SIGNAL \registers|registers[28][5]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][5]~q\ : std_logic;
SIGNAL \registers|registers[20][5]~q\ : std_logic;
SIGNAL \registers|registers[16][5]~q\ : std_logic;
SIGNAL \registers|Mux26~0_combout\ : std_logic;
SIGNAL \registers|registers[31][5]~q\ : std_logic;
SIGNAL \registers|registers[27][5]~q\ : std_logic;
SIGNAL \registers|registers[23][5]~q\ : std_logic;
SIGNAL \registers|registers[19][5]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][5]~q\ : std_logic;
SIGNAL \registers|Mux26~3_combout\ : std_logic;
SIGNAL \registers|registers[17][5]~q\ : std_logic;
SIGNAL \registers|registers[21][5]~q\ : std_logic;
SIGNAL \registers|registers[29][5]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[29][5]~q\ : std_logic;
SIGNAL \registers|registers[25][5]~q\ : std_logic;
SIGNAL \registers|Mux26~1_combout\ : std_logic;
SIGNAL \registers|Mux26~9_combout\ : std_logic;
SIGNAL \registers|Mux26~8_combout\ : std_logic;
SIGNAL \registers|registers[9][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][4]~q\ : std_logic;
SIGNAL \registers|registers[10][4]~q\ : std_logic;
SIGNAL \registers|registers[11][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][4]~q\ : std_logic;
SIGNAL \registers|registers[8][4]~q\ : std_logic;
SIGNAL \registers|Mux59~11_combout\ : std_logic;
SIGNAL \registers|Mux59~5_combout\ : std_logic;
SIGNAL \registers|registers[26][4]~q\ : std_logic;
SIGNAL \registers|registers[22][4]~q\ : std_logic;
SIGNAL \registers|registers[18][4]~q\ : std_logic;
SIGNAL \registers|registers[30][4]~q\ : std_logic;
SIGNAL \registers|Mux59~2_combout\ : std_logic;
SIGNAL \registers|registers[21][4]~q\ : std_logic;
SIGNAL \registers|registers[29][4]~q\ : std_logic;
SIGNAL \registers|registers[17][4]~q\ : std_logic;
SIGNAL \registers|registers[25][4]~q\ : std_logic;
SIGNAL \registers|Mux59~1_combout\ : std_logic;
SIGNAL \registers|registers[16][4]~q\ : std_logic;
SIGNAL \registers|registers[24][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][4]~q\ : std_logic;
SIGNAL \registers|registers[20][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[20][4]~q\ : std_logic;
SIGNAL \registers|registers[28][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][4]~q\ : std_logic;
SIGNAL \registers|Mux59~0_combout\ : std_logic;
SIGNAL \registers|registers[23][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][4]~q\ : std_logic;
SIGNAL \registers|registers[19][4]~q\ : std_logic;
SIGNAL \registers|registers[31][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][4]~q\ : std_logic;
SIGNAL \registers|registers[27][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][4]~q\ : std_logic;
SIGNAL \registers|Mux59~3_combout\ : std_logic;
SIGNAL \registers|Mux59~4_combout\ : std_logic;
SIGNAL \registers|registers[15][4]~q\ : std_logic;
SIGNAL \registers|registers[12][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][4]~q\ : std_logic;
SIGNAL \registers|registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][4]~q\ : std_logic;
SIGNAL \registers|Mux59~6_combout\ : std_logic;
SIGNAL \registers|registers[5][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][4]~q\ : std_logic;
SIGNAL \registers|registers[4][4]~q\ : std_logic;
SIGNAL \registers|registers[7][4]~q\ : std_logic;
SIGNAL \registers|registers[6][4]~q\ : std_logic;
SIGNAL \registers|Mux59~7_combout\ : std_logic;
SIGNAL \registers|registers[1][4]~q\ : std_logic;
SIGNAL \registers|registers[2][4]~q\ : std_logic;
SIGNAL \registers|registers[0][4]~q\ : std_logic;
SIGNAL \registers|registers[3][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][4]~q\ : std_logic;
SIGNAL \registers|Mux59~8_combout\ : std_logic;
SIGNAL \registers|Mux59~9_combout\ : std_logic;
SIGNAL \ALUbaseInput[4]~21_combout\ : std_logic;
SIGNAL \registers|registers[10][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][3]~q\ : std_logic;
SIGNAL \registers|registers[11][3]~q\ : std_logic;
SIGNAL \registers|registers[9][3]~q\ : std_logic;
SIGNAL \registers|registers[8][3]~q\ : std_logic;
SIGNAL \registers|Mux28~4_combout\ : std_logic;
SIGNAL \registers|registers[2][3]~q\ : std_logic;
SIGNAL \registers|registers[3][3]~q\ : std_logic;
SIGNAL \registers|registers[0][3]~q\ : std_logic;
SIGNAL \registers|registers[1][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][3]~q\ : std_logic;
SIGNAL \registers|Mux28~7_combout\ : std_logic;
SIGNAL \registers|registers[5][3]~q\ : std_logic;
SIGNAL \registers|registers[4][3]~q\ : std_logic;
SIGNAL \registers|registers[7][3]~q\ : std_logic;
SIGNAL \registers|registers[6][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][3]~q\ : std_logic;
SIGNAL \registers|Mux28~6_combout\ : std_logic;
SIGNAL \registers|Mux28~10_combout\ : std_logic;
SIGNAL \registers|registers[15][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[15][3]~q\ : std_logic;
SIGNAL \registers|registers[13][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][3]~q\ : std_logic;
SIGNAL \registers|registers[12][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][3]~q\ : std_logic;
SIGNAL \registers|registers[14][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][3]~q\ : std_logic;
SIGNAL \registers|Mux28~5_combout\ : std_logic;
SIGNAL \registers|registers[25][3]~q\ : std_logic;
SIGNAL \registers|registers[17][3]~q\ : std_logic;
SIGNAL \registers|registers[29][3]~q\ : std_logic;
SIGNAL \registers|registers[21][3]~q\ : std_logic;
SIGNAL \registers|Mux28~1_combout\ : std_logic;
SIGNAL \registers|registers[19][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][3]~q\ : std_logic;
SIGNAL \registers|registers[23][3]~q\ : std_logic;
SIGNAL \registers|registers[31][3]~q\ : std_logic;
SIGNAL \registers|registers[27][3]~q\ : std_logic;
SIGNAL \registers|Mux28~3_combout\ : std_logic;
SIGNAL \registers|registers[20][3]~q\ : std_logic;
SIGNAL \registers|registers[28][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][3]~q\ : std_logic;
SIGNAL \registers|registers[16][3]~q\ : std_logic;
SIGNAL \registers|registers[24][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][3]~q\ : std_logic;
SIGNAL \registers|Mux28~0_combout\ : std_logic;
SIGNAL \registers|registers[26][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][3]~q\ : std_logic;
SIGNAL \registers|registers[18][3]~q\ : std_logic;
SIGNAL \registers|registers[22][3]~q\ : std_logic;
SIGNAL \registers|Mux28~2_combout\ : std_logic;
SIGNAL \registers|Mux28~9_combout\ : std_logic;
SIGNAL \registers|Mux28~8_combout\ : std_logic;
SIGNAL \mainALU|Add0~10\ : std_logic;
SIGNAL \mainALU|Add0~14\ : std_logic;
SIGNAL \mainALU|Add0~18\ : std_logic;
SIGNAL \mainALU|Add0~22\ : std_logic;
SIGNAL \mainALU|Add0~26\ : std_logic;
SIGNAL \mainALU|Add0~29_sumout\ : std_logic;
SIGNAL \mainALU|Mux152~5_combout\ : std_logic;
SIGNAL \mainALU|Mux156~0_combout\ : std_logic;
SIGNAL \mainALU|Mux155~4_combout\ : std_logic;
SIGNAL \mainALU|Mux155~3_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \ALUbaseInput[16]~3_combout\ : std_logic;
SIGNAL \registers|registers[19][12]~q\ : std_logic;
SIGNAL \registers|registers[31][12]~q\ : std_logic;
SIGNAL \registers|registers[23][12]~q\ : std_logic;
SIGNAL \registers|registers[27][12]~q\ : std_logic;
SIGNAL \registers|Mux51~3_combout\ : std_logic;
SIGNAL \registers|registers[18][12]~q\ : std_logic;
SIGNAL \registers|registers[26][12]~q\ : std_logic;
SIGNAL \registers|registers[30][12]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][12]~q\ : std_logic;
SIGNAL \registers|registers[22][12]~q\ : std_logic;
SIGNAL \registers|Mux51~2_combout\ : std_logic;
SIGNAL \registers|registers[17][12]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][12]~q\ : std_logic;
SIGNAL \registers|registers[21][12]~q\ : std_logic;
SIGNAL \registers|registers[29][12]~q\ : std_logic;
SIGNAL \registers|registers[25][12]~q\ : std_logic;
SIGNAL \registers|Mux51~1_combout\ : std_logic;
SIGNAL \registers|registers[28][12]~q\ : std_logic;
SIGNAL \registers|registers[16][12]~q\ : std_logic;
SIGNAL \registers|registers[20][12]~q\ : std_logic;
SIGNAL \registers|registers[24][12]~q\ : std_logic;
SIGNAL \registers|Mux51~0_combout\ : std_logic;
SIGNAL \registers|Mux51~4_combout\ : std_logic;
SIGNAL \registers|registers[8][12]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][12]~q\ : std_logic;
SIGNAL \registers|registers[9][12]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][12]~q\ : std_logic;
SIGNAL \registers|registers[11][12]~q\ : std_logic;
SIGNAL \registers|registers[10][12]~q\ : std_logic;
SIGNAL \registers|Mux51~11_combout\ : std_logic;
SIGNAL \registers|Mux51~5_combout\ : std_logic;
SIGNAL \ALUbaseInput[12]~22_combout\ : std_logic;
SIGNAL \registers|Mux19~0_combout\ : std_logic;
SIGNAL \registers|Mux19~1_combout\ : std_logic;
SIGNAL \registers|Mux19~2_combout\ : std_logic;
SIGNAL \registers|Mux19~3_combout\ : std_logic;
SIGNAL \registers|Mux19~10_combout\ : std_logic;
SIGNAL \registers|registers[2][12]~q\ : std_logic;
SIGNAL \registers|registers[3][12]~q\ : std_logic;
SIGNAL \registers|registers[1][12]~q\ : std_logic;
SIGNAL \registers|registers[0][12]~q\ : std_logic;
SIGNAL \registers|Mux19~7_combout\ : std_logic;
SIGNAL \registers|Mux19~4_combout\ : std_logic;
SIGNAL \registers|registers[15][12]~q\ : std_logic;
SIGNAL \registers|registers[13][12]~q\ : std_logic;
SIGNAL \registers|registers[14][12]~q\ : std_logic;
SIGNAL \registers|Mux19~5_combout\ : std_logic;
SIGNAL \registers|registers[5][12]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][12]~q\ : std_logic;
SIGNAL \registers|registers[7][12]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[7][12]~q\ : std_logic;
SIGNAL \registers|registers[6][12]~q\ : std_logic;
SIGNAL \registers|registers[4][12]~q\ : std_logic;
SIGNAL \registers|Mux19~6_combout\ : std_logic;
SIGNAL \registers|Mux19~9_combout\ : std_logic;
SIGNAL \registers|Mux19~8_combout\ : std_logic;
SIGNAL \registers|registers[28][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][11]~q\ : std_logic;
SIGNAL \registers|registers[16][11]~q\ : std_logic;
SIGNAL \registers|registers[20][11]~q\ : std_logic;
SIGNAL \registers|Mux20~0_combout\ : std_logic;
SIGNAL \registers|registers[25][11]~q\ : std_logic;
SIGNAL \registers|registers[21][11]~q\ : std_logic;
SIGNAL \registers|registers[29][11]~q\ : std_logic;
SIGNAL \registers|registers[17][11]~q\ : std_logic;
SIGNAL \registers|Mux20~1_combout\ : std_logic;
SIGNAL \registers|registers[30][11]~q\ : std_logic;
SIGNAL \registers|registers[18][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][11]~q\ : std_logic;
SIGNAL \registers|registers[26][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][11]~q\ : std_logic;
SIGNAL \registers|registers[22][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[22][11]~q\ : std_logic;
SIGNAL \registers|Mux20~2_combout\ : std_logic;
SIGNAL \registers|registers[23][11]~q\ : std_logic;
SIGNAL \registers|registers[19][11]~q\ : std_logic;
SIGNAL \registers|registers[27][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][11]~q\ : std_logic;
SIGNAL \registers|registers[31][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][11]~q\ : std_logic;
SIGNAL \registers|Mux20~3_combout\ : std_logic;
SIGNAL \registers|Mux20~10_combout\ : std_logic;
SIGNAL \registers|registers[7][11]~q\ : std_logic;
SIGNAL \registers|registers[5][11]~q\ : std_logic;
SIGNAL \registers|registers[6][11]~q\ : std_logic;
SIGNAL \registers|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][11]~q\ : std_logic;
SIGNAL \registers|Mux20~6_combout\ : std_logic;
SIGNAL \registers|registers[11][11]~q\ : std_logic;
SIGNAL \registers|registers[10][11]~q\ : std_logic;
SIGNAL \registers|registers[9][11]~q\ : std_logic;
SIGNAL \registers|registers[8][11]~q\ : std_logic;
SIGNAL \registers|Mux20~4_combout\ : std_logic;
SIGNAL \registers|registers[15][11]~q\ : std_logic;
SIGNAL \registers|registers[12][11]~q\ : std_logic;
SIGNAL \registers|registers[14][11]~q\ : std_logic;
SIGNAL \registers|registers[13][11]~q\ : std_logic;
SIGNAL \registers|Mux20~5_combout\ : std_logic;
SIGNAL \registers|registers[2][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][11]~q\ : std_logic;
SIGNAL \registers|registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][11]~q\ : std_logic;
SIGNAL \registers|registers[1][11]~q\ : std_logic;
SIGNAL \registers|registers[3][11]~q\ : std_logic;
SIGNAL \registers|Mux20~7_combout\ : std_logic;
SIGNAL \registers|Mux20~9_combout\ : std_logic;
SIGNAL \registers|Mux20~8_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \registers|registers[31][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][1]~q\ : std_logic;
SIGNAL \registers|registers[19][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][1]~q\ : std_logic;
SIGNAL \registers|registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][1]~q\ : std_logic;
SIGNAL \registers|registers[27][1]~q\ : std_logic;
SIGNAL \registers|Mux62~3_combout\ : std_logic;
SIGNAL \registers|registers[26][1]~q\ : std_logic;
SIGNAL \registers|registers[30][1]~q\ : std_logic;
SIGNAL \registers|registers[18][1]~q\ : std_logic;
SIGNAL \registers|registers[22][1]~q\ : std_logic;
SIGNAL \registers|Mux62~2_combout\ : std_logic;
SIGNAL \registers|registers[28][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][1]~q\ : std_logic;
SIGNAL \registers|registers[16][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][1]~q\ : std_logic;
SIGNAL \registers|registers[20][1]~q\ : std_logic;
SIGNAL \registers|registers[24][1]~q\ : std_logic;
SIGNAL \registers|Mux62~0_combout\ : std_logic;
SIGNAL \registers|registers[17][1]~q\ : std_logic;
SIGNAL \registers|registers[29][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[29][1]~q\ : std_logic;
SIGNAL \registers|registers[21][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[21][1]~q\ : std_logic;
SIGNAL \registers|registers[25][1]~q\ : std_logic;
SIGNAL \registers|Mux62~1_combout\ : std_logic;
SIGNAL \registers|Mux62~4_combout\ : std_logic;
SIGNAL \registers|registers[10][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][1]~q\ : std_logic;
SIGNAL \registers|registers[9][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][1]~q\ : std_logic;
SIGNAL \registers|registers[8][1]~q\ : std_logic;
SIGNAL \registers|registers[11][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][1]~q\ : std_logic;
SIGNAL \registers|Mux62~11_combout\ : std_logic;
SIGNAL \registers|Mux62~5_combout\ : std_logic;
SIGNAL \registers|Mux62~10_combout\ : std_logic;
SIGNAL \registers|Mux61~10_combout\ : std_logic;
SIGNAL \registers|Mux60~6_combout\ : std_logic;
SIGNAL \registers|Mux60~7_combout\ : std_logic;
SIGNAL \registers|Mux60~8_combout\ : std_logic;
SIGNAL \registers|Mux60~9_combout\ : std_logic;
SIGNAL \registers|Mux60~11_combout\ : std_logic;
SIGNAL \registers|Mux60~5_combout\ : std_logic;
SIGNAL \registers|Mux60~10_combout\ : std_logic;
SIGNAL \registers|Mux59~10_combout\ : std_logic;
SIGNAL \registers|Mux58~3_combout\ : std_logic;
SIGNAL \registers|Mux58~0_combout\ : std_logic;
SIGNAL \registers|Mux58~2_combout\ : std_logic;
SIGNAL \registers|Mux58~1_combout\ : std_logic;
SIGNAL \registers|Mux58~4_combout\ : std_logic;
SIGNAL \registers|Mux58~7_combout\ : std_logic;
SIGNAL \registers|Mux58~8_combout\ : std_logic;
SIGNAL \registers|Mux58~6_combout\ : std_logic;
SIGNAL \registers|Mux58~9_combout\ : std_logic;
SIGNAL \registers|Mux58~10_combout\ : std_logic;
SIGNAL \registers|Mux57~8_combout\ : std_logic;
SIGNAL \registers|Mux57~7_combout\ : std_logic;
SIGNAL \registers|Mux57~6_combout\ : std_logic;
SIGNAL \registers|Mux57~9_combout\ : std_logic;
SIGNAL \registers|Mux57~11_combout\ : std_logic;
SIGNAL \registers|Mux57~5_combout\ : std_logic;
SIGNAL \registers|Mux57~10_combout\ : std_logic;
SIGNAL \registers|Mux56~10_combout\ : std_logic;
SIGNAL \registers|registers[10][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][8]~q\ : std_logic;
SIGNAL \registers|registers[11][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][8]~q\ : std_logic;
SIGNAL \registers|registers[8][8]~q\ : std_logic;
SIGNAL \registers|registers[9][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][8]~q\ : std_logic;
SIGNAL \registers|Mux55~11_combout\ : std_logic;
SIGNAL \registers|Mux55~5_combout\ : std_logic;
SIGNAL \registers|registers[5][8]~q\ : std_logic;
SIGNAL \registers|registers[6][8]~q\ : std_logic;
SIGNAL \registers|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][8]~q\ : std_logic;
SIGNAL \registers|registers[7][8]~q\ : std_logic;
SIGNAL \registers|Mux55~7_combout\ : std_logic;
SIGNAL \registers|registers[1][8]~q\ : std_logic;
SIGNAL \registers|registers[2][8]~q\ : std_logic;
SIGNAL \registers|registers[3][8]~q\ : std_logic;
SIGNAL \registers|registers[0][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][8]~q\ : std_logic;
SIGNAL \registers|Mux55~8_combout\ : std_logic;
SIGNAL \registers|registers[12][8]~q\ : std_logic;
SIGNAL \registers|registers[14][8]~q\ : std_logic;
SIGNAL \registers|registers[15][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[15][8]~q\ : std_logic;
SIGNAL \registers|registers[13][8]~q\ : std_logic;
SIGNAL \registers|Mux55~6_combout\ : std_logic;
SIGNAL \registers|Mux55~9_combout\ : std_logic;
SIGNAL \registers|registers[27][8]~q\ : std_logic;
SIGNAL \registers|registers[23][8]~q\ : std_logic;
SIGNAL \registers|registers[31][8]~q\ : std_logic;
SIGNAL \registers|registers[19][8]~q\ : std_logic;
SIGNAL \registers|Mux55~3_combout\ : std_logic;
SIGNAL \registers|registers[20][8]~q\ : std_logic;
SIGNAL \registers|registers[28][8]~q\ : std_logic;
SIGNAL \registers|registers[24][8]~q\ : std_logic;
SIGNAL \registers|Mux55~0_combout\ : std_logic;
SIGNAL \registers|registers[21][8]~q\ : std_logic;
SIGNAL \registers|registers[17][8]~q\ : std_logic;
SIGNAL \registers|registers[25][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][8]~q\ : std_logic;
SIGNAL \registers|registers[29][8]~q\ : std_logic;
SIGNAL \registers|Mux55~1_combout\ : std_logic;
SIGNAL \registers|registers[30][8]~q\ : std_logic;
SIGNAL \registers|registers[26][8]~q\ : std_logic;
SIGNAL \registers|registers[18][8]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][8]~q\ : std_logic;
SIGNAL \registers|registers[22][8]~q\ : std_logic;
SIGNAL \registers|Mux55~2_combout\ : std_logic;
SIGNAL \registers|Mux55~4_combout\ : std_logic;
SIGNAL \registers|Mux55~10_combout\ : std_logic;
SIGNAL \registers|registers[11][10]~q\ : std_logic;
SIGNAL \registers|registers[10][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][10]~q\ : std_logic;
SIGNAL \registers|registers[9][10]~q\ : std_logic;
SIGNAL \registers|registers[8][10]~q\ : std_logic;
SIGNAL \registers|Mux53~11_combout\ : std_logic;
SIGNAL \registers|Mux53~5_combout\ : std_logic;
SIGNAL \registers|registers[28][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][10]~q\ : std_logic;
SIGNAL \registers|registers[24][10]~q\ : std_logic;
SIGNAL \registers|registers[20][10]~q\ : std_logic;
SIGNAL \registers|registers[16][10]~q\ : std_logic;
SIGNAL \registers|Mux53~0_combout\ : std_logic;
SIGNAL \registers|registers[21][10]~q\ : std_logic;
SIGNAL \registers|registers[29][10]~q\ : std_logic;
SIGNAL \registers|registers[17][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][10]~q\ : std_logic;
SIGNAL \registers|registers[25][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][10]~q\ : std_logic;
SIGNAL \registers|Mux53~1_combout\ : std_logic;
SIGNAL \registers|registers[19][10]~q\ : std_logic;
SIGNAL \registers|registers[27][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][10]~q\ : std_logic;
SIGNAL \registers|registers[31][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][10]~q\ : std_logic;
SIGNAL \registers|registers[23][10]~q\ : std_logic;
SIGNAL \registers|Mux53~3_combout\ : std_logic;
SIGNAL \registers|registers[22][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[22][10]~q\ : std_logic;
SIGNAL \registers|registers[26][10]~q\ : std_logic;
SIGNAL \registers|registers[30][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][10]~q\ : std_logic;
SIGNAL \registers|registers[18][10]~q\ : std_logic;
SIGNAL \registers|Mux53~2_combout\ : std_logic;
SIGNAL \registers|Mux53~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[10]~34_combout\ : std_logic;
SIGNAL \registers|Mux21~1_combout\ : std_logic;
SIGNAL \registers|Mux21~0_combout\ : std_logic;
SIGNAL \registers|Mux21~4_combout\ : std_logic;
SIGNAL \registers|registers[3][10]~q\ : std_logic;
SIGNAL \registers|registers[2][10]~q\ : std_logic;
SIGNAL \registers|registers[0][10]~q\ : std_logic;
SIGNAL \registers|Mux21~7_combout\ : std_logic;
SIGNAL \registers|registers[6][10]~q\ : std_logic;
SIGNAL \registers|registers[5][10]~q\ : std_logic;
SIGNAL \registers|registers[4][10]~q\ : std_logic;
SIGNAL \registers|registers[7][10]~q\ : std_logic;
SIGNAL \registers|Mux21~6_combout\ : std_logic;
SIGNAL \registers|registers[15][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[15][10]~q\ : std_logic;
SIGNAL \registers|registers[12][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][10]~q\ : std_logic;
SIGNAL \registers|registers[14][10]~q\ : std_logic;
SIGNAL \registers|registers[13][10]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][10]~q\ : std_logic;
SIGNAL \registers|Mux21~5_combout\ : std_logic;
SIGNAL \registers|Mux21~9_combout\ : std_logic;
SIGNAL \registers|Mux21~2_combout\ : std_logic;
SIGNAL \registers|Mux21~3_combout\ : std_logic;
SIGNAL \registers|Mux21~10_combout\ : std_logic;
SIGNAL \registers|Mux21~8_combout\ : std_logic;
SIGNAL \registers|registers[29][9]~q\ : std_logic;
SIGNAL \registers|registers[21][9]~q\ : std_logic;
SIGNAL \registers|registers[25][9]~q\ : std_logic;
SIGNAL \registers|registers[17][9]~q\ : std_logic;
SIGNAL \registers|Mux54~1_combout\ : std_logic;
SIGNAL \registers|registers[18][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][9]~q\ : std_logic;
SIGNAL \registers|registers[26][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][9]~q\ : std_logic;
SIGNAL \registers|registers[22][9]~q\ : std_logic;
SIGNAL \registers|registers[30][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][9]~q\ : std_logic;
SIGNAL \registers|Mux54~2_combout\ : std_logic;
SIGNAL \registers|registers[24][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][9]~q\ : std_logic;
SIGNAL \registers|registers[28][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][9]~q\ : std_logic;
SIGNAL \registers|registers[20][9]~q\ : std_logic;
SIGNAL \registers|registers[16][9]~q\ : std_logic;
SIGNAL \registers|Mux54~0_combout\ : std_logic;
SIGNAL \registers|registers[31][9]~q\ : std_logic;
SIGNAL \registers|registers[23][9]~q\ : std_logic;
SIGNAL \registers|registers[27][9]~q\ : std_logic;
SIGNAL \registers|registers[19][9]~q\ : std_logic;
SIGNAL \registers|Mux54~3_combout\ : std_logic;
SIGNAL \registers|Mux54~4_combout\ : std_logic;
SIGNAL \registers|registers[2][9]~q\ : std_logic;
SIGNAL \registers|registers[0][9]~q\ : std_logic;
SIGNAL \registers|registers[1][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][9]~q\ : std_logic;
SIGNAL \registers|registers[3][9]~q\ : std_logic;
SIGNAL \registers|Mux54~8_combout\ : std_logic;
SIGNAL \registers|registers[14][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][9]~q\ : std_logic;
SIGNAL \registers|registers[13][9]~q\ : std_logic;
SIGNAL \registers|registers[15][9]~q\ : std_logic;
SIGNAL \registers|registers[12][9]~q\ : std_logic;
SIGNAL \registers|Mux54~6_combout\ : std_logic;
SIGNAL \registers|registers[7][9]~q\ : std_logic;
SIGNAL \registers|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][9]~q\ : std_logic;
SIGNAL \registers|registers[5][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][9]~q\ : std_logic;
SIGNAL \registers|registers[6][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][9]~q\ : std_logic;
SIGNAL \registers|Mux54~7_combout\ : std_logic;
SIGNAL \registers|Mux54~9_combout\ : std_logic;
SIGNAL \ALUbaseInput[9]~33_combout\ : std_logic;
SIGNAL \registers|registers[11][9]~q\ : std_logic;
SIGNAL \registers|registers[10][9]~q\ : std_logic;
SIGNAL \registers|registers[9][9]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][9]~q\ : std_logic;
SIGNAL \registers|Mux22~5_combout\ : std_logic;
SIGNAL \registers|Mux22~6_combout\ : std_logic;
SIGNAL \registers|Mux22~8_combout\ : std_logic;
SIGNAL \registers|Mux22~7_combout\ : std_logic;
SIGNAL \registers|Mux22~9_combout\ : std_logic;
SIGNAL \registers|Mux22~3_combout\ : std_logic;
SIGNAL \registers|Mux22~0_combout\ : std_logic;
SIGNAL \registers|Mux22~1_combout\ : std_logic;
SIGNAL \registers|Mux22~2_combout\ : std_logic;
SIGNAL \registers|Mux22~4_combout\ : std_logic;
SIGNAL \registers|Mux22~10_combout\ : std_logic;
SIGNAL \ALUbaseInput[8]~18_combout\ : std_logic;
SIGNAL \mainALU|Add0~30\ : std_logic;
SIGNAL \mainALU|Add0~34\ : std_logic;
SIGNAL \mainALU|Add0~38\ : std_logic;
SIGNAL \mainALU|Add0~41_sumout\ : std_logic;
SIGNAL \mainALU|Mux149~5_combout\ : std_logic;
SIGNAL \registers|Mux52~11_combout\ : std_logic;
SIGNAL \registers|Mux52~5_combout\ : std_logic;
SIGNAL \registers|Mux52~6_combout\ : std_logic;
SIGNAL \registers|Mux52~8_combout\ : std_logic;
SIGNAL \registers|Mux52~7_combout\ : std_logic;
SIGNAL \registers|Mux52~9_combout\ : std_logic;
SIGNAL \registers|Mux52~10_combout\ : std_logic;
SIGNAL \registers|Mux42~0_combout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \controller|ALUsrc~1_combout\ : std_logic;
SIGNAL \branch~0_combout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \registers|registers[24][14]~q\ : std_logic;
SIGNAL \registers|registers[16][14]~q\ : std_logic;
SIGNAL \registers|registers[20][14]~q\ : std_logic;
SIGNAL \registers|registers[28][14]~q\ : std_logic;
SIGNAL \registers|Mux17~0_combout\ : std_logic;
SIGNAL \registers|registers[30][14]~q\ : std_logic;
SIGNAL \registers|registers[18][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][14]~q\ : std_logic;
SIGNAL \registers|registers[26][14]~q\ : std_logic;
SIGNAL \registers|registers[22][14]~q\ : std_logic;
SIGNAL \registers|Mux17~2_combout\ : std_logic;
SIGNAL \registers|registers[19][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][14]~q\ : std_logic;
SIGNAL \registers|registers[23][14]~q\ : std_logic;
SIGNAL \registers|registers[31][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][14]~q\ : std_logic;
SIGNAL \registers|registers[27][14]~q\ : std_logic;
SIGNAL \registers|Mux17~3_combout\ : std_logic;
SIGNAL \registers|Mux17~10_combout\ : std_logic;
SIGNAL \registers|registers[21][14]~q\ : std_logic;
SIGNAL \registers|registers[25][14]~q\ : std_logic;
SIGNAL \registers|registers[29][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[29][14]~q\ : std_logic;
SIGNAL \registers|registers[17][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][14]~q\ : std_logic;
SIGNAL \registers|Mux17~1_combout\ : std_logic;
SIGNAL \registers|registers[12][14]~q\ : std_logic;
SIGNAL \registers|registers[15][14]~q\ : std_logic;
SIGNAL \registers|registers[13][14]~q\ : std_logic;
SIGNAL \registers|registers[14][14]~q\ : std_logic;
SIGNAL \registers|Mux17~5_combout\ : std_logic;
SIGNAL \registers|registers[6][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][14]~q\ : std_logic;
SIGNAL \registers|registers[4][14]~q\ : std_logic;
SIGNAL \registers|registers[5][14]~q\ : std_logic;
SIGNAL \registers|Mux17~6_combout\ : std_logic;
SIGNAL \registers|registers[1][14]~q\ : std_logic;
SIGNAL \registers|registers[3][14]~q\ : std_logic;
SIGNAL \registers|registers[2][14]~q\ : std_logic;
SIGNAL \registers|registers[0][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][14]~q\ : std_logic;
SIGNAL \registers|Mux17~7_combout\ : std_logic;
SIGNAL \registers|registers[11][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][14]~q\ : std_logic;
SIGNAL \registers|registers[10][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][14]~q\ : std_logic;
SIGNAL \registers|registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][14]~q\ : std_logic;
SIGNAL \registers|registers[9][14]~q\ : std_logic;
SIGNAL \registers|Mux17~4_combout\ : std_logic;
SIGNAL \registers|Mux17~9_combout\ : std_logic;
SIGNAL \registers|Mux17~8_combout\ : std_logic;
SIGNAL \pcAddr[14]~14_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \registers|registers[2][15]~q\ : std_logic;
SIGNAL \registers|registers[0][15]~q\ : std_logic;
SIGNAL \registers|registers[1][15]~q\ : std_logic;
SIGNAL \registers|registers[3][15]~q\ : std_logic;
SIGNAL \registers|Mux16~6_combout\ : std_logic;
SIGNAL \registers|registers[6][15]~q\ : std_logic;
SIGNAL \registers|registers[7][15]~q\ : std_logic;
SIGNAL \registers|registers[4][15]~q\ : std_logic;
SIGNAL \registers|registers[5][15]~q\ : std_logic;
SIGNAL \registers|Mux16~8_combout\ : std_logic;
SIGNAL \registers|registers[14][15]~q\ : std_logic;
SIGNAL \registers|registers[12][15]~q\ : std_logic;
SIGNAL \registers|registers[13][15]~q\ : std_logic;
SIGNAL \registers|registers[15][15]~q\ : std_logic;
SIGNAL \registers|Mux16~7_combout\ : std_logic;
SIGNAL \registers|registers[8][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][15]~q\ : std_logic;
SIGNAL \registers|registers[10][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][15]~q\ : std_logic;
SIGNAL \registers|registers[9][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][15]~q\ : std_logic;
SIGNAL \registers|registers[11][15]~q\ : std_logic;
SIGNAL \registers|Mux16~5_combout\ : std_logic;
SIGNAL \registers|Mux16~9_combout\ : std_logic;
SIGNAL \registers|registers[27][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][15]~q\ : std_logic;
SIGNAL \registers|registers[19][15]~q\ : std_logic;
SIGNAL \registers|registers[31][15]~q\ : std_logic;
SIGNAL \registers|Mux16~3_combout\ : std_logic;
SIGNAL \registers|registers[20][15]~q\ : std_logic;
SIGNAL \registers|registers[28][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][15]~q\ : std_logic;
SIGNAL \registers|registers[24][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][15]~q\ : std_logic;
SIGNAL \registers|registers[16][15]~q\ : std_logic;
SIGNAL \registers|Mux16~0_combout\ : std_logic;
SIGNAL \registers|registers[26][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][15]~q\ : std_logic;
SIGNAL \registers|registers[18][15]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][15]~q\ : std_logic;
SIGNAL \registers|registers[22][15]~q\ : std_logic;
SIGNAL \registers|registers[30][15]~q\ : std_logic;
SIGNAL \registers|Mux16~2_combout\ : std_logic;
SIGNAL \registers|registers[25][15]~q\ : std_logic;
SIGNAL \registers|registers[17][15]~q\ : std_logic;
SIGNAL \registers|registers[29][15]~q\ : std_logic;
SIGNAL \registers|registers[21][15]~q\ : std_logic;
SIGNAL \registers|Mux16~1_combout\ : std_logic;
SIGNAL \registers|Mux16~4_combout\ : std_logic;
SIGNAL \registers|Mux16~10_combout\ : std_logic;
SIGNAL \pcAddr[15]~15_combout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \registers|registers[18][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][16]~q\ : std_logic;
SIGNAL \registers|registers[22][16]~q\ : std_logic;
SIGNAL \registers|registers[30][16]~q\ : std_logic;
SIGNAL \registers|registers[26][16]~q\ : std_logic;
SIGNAL \registers|Mux15~2_combout\ : std_logic;
SIGNAL \registers|registers[20][16]~q\ : std_logic;
SIGNAL \registers|registers[28][16]~q\ : std_logic;
SIGNAL \registers|registers[16][16]~q\ : std_logic;
SIGNAL \registers|registers[24][16]~q\ : std_logic;
SIGNAL \registers|Mux15~0_combout\ : std_logic;
SIGNAL \registers|registers[25][16]~q\ : std_logic;
SIGNAL \registers|registers[17][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][16]~q\ : std_logic;
SIGNAL \registers|registers[29][16]~q\ : std_logic;
SIGNAL \registers|registers[21][16]~q\ : std_logic;
SIGNAL \registers|Mux15~1_combout\ : std_logic;
SIGNAL \registers|registers[19][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][16]~q\ : std_logic;
SIGNAL \registers|registers[23][16]~q\ : std_logic;
SIGNAL \registers|registers[31][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][16]~q\ : std_logic;
SIGNAL \registers|registers[27][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][16]~q\ : std_logic;
SIGNAL \registers|Mux15~3_combout\ : std_logic;
SIGNAL \registers|Mux15~4_combout\ : std_logic;
SIGNAL \registers|registers[2][16]~q\ : std_logic;
SIGNAL \registers|registers[0][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][16]~q\ : std_logic;
SIGNAL \registers|registers[1][16]~q\ : std_logic;
SIGNAL \registers|Mux15~6_combout\ : std_logic;
SIGNAL \registers|registers[14][16]~q\ : std_logic;
SIGNAL \registers|registers[13][16]~q\ : std_logic;
SIGNAL \registers|registers[12][16]~q\ : std_logic;
SIGNAL \registers|registers[15][16]~q\ : std_logic;
SIGNAL \registers|Mux15~7_combout\ : std_logic;
SIGNAL \registers|registers[7][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[7][16]~q\ : std_logic;
SIGNAL \registers|registers[6][16]~q\ : std_logic;
SIGNAL \registers|registers[4][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][16]~q\ : std_logic;
SIGNAL \registers|registers[5][16]~q\ : std_logic;
SIGNAL \registers|Mux15~8_combout\ : std_logic;
SIGNAL \registers|registers[10][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][16]~q\ : std_logic;
SIGNAL \registers|registers[11][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][16]~q\ : std_logic;
SIGNAL \registers|registers[9][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][16]~q\ : std_logic;
SIGNAL \registers|registers[8][16]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][16]~q\ : std_logic;
SIGNAL \registers|Mux15~5_combout\ : std_logic;
SIGNAL \registers|Mux15~9_combout\ : std_logic;
SIGNAL \registers|Mux15~10_combout\ : std_logic;
SIGNAL \pcAddr[16]~16_combout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \registers|registers[29][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[29][17]~q\ : std_logic;
SIGNAL \registers|registers[21][17]~q\ : std_logic;
SIGNAL \registers|registers[17][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][17]~q\ : std_logic;
SIGNAL \registers|registers[25][17]~q\ : std_logic;
SIGNAL \registers|Mux14~1_combout\ : std_logic;
SIGNAL \registers|registers[16][17]~q\ : std_logic;
SIGNAL \registers|registers[24][17]~q\ : std_logic;
SIGNAL \registers|registers[28][17]~q\ : std_logic;
SIGNAL \registers|registers[20][17]~q\ : std_logic;
SIGNAL \registers|Mux14~0_combout\ : std_logic;
SIGNAL \registers|registers[23][17]~q\ : std_logic;
SIGNAL \registers|registers[31][17]~q\ : std_logic;
SIGNAL \registers|registers[19][17]~q\ : std_logic;
SIGNAL \registers|registers[27][17]~q\ : std_logic;
SIGNAL \registers|Mux14~3_combout\ : std_logic;
SIGNAL \registers|registers[22][17]~q\ : std_logic;
SIGNAL \registers|registers[26][17]~q\ : std_logic;
SIGNAL \registers|registers[30][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][17]~q\ : std_logic;
SIGNAL \registers|registers[18][17]~q\ : std_logic;
SIGNAL \registers|Mux14~2_combout\ : std_logic;
SIGNAL \registers|Mux14~4_combout\ : std_logic;
SIGNAL \registers|registers[6][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][17]~q\ : std_logic;
SIGNAL \registers|registers[5][17]~q\ : std_logic;
SIGNAL \registers|registers[4][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][17]~q\ : std_logic;
SIGNAL \registers|registers[7][17]~q\ : std_logic;
SIGNAL \registers|Mux14~8_combout\ : std_logic;
SIGNAL \registers|registers[0][17]~q\ : std_logic;
SIGNAL \registers|registers[3][17]~q\ : std_logic;
SIGNAL \registers|registers[2][17]~q\ : std_logic;
SIGNAL \registers|registers[1][17]~q\ : std_logic;
SIGNAL \registers|Mux14~6_combout\ : std_logic;
SIGNAL \registers|registers[12][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][17]~q\ : std_logic;
SIGNAL \registers|registers[15][17]~q\ : std_logic;
SIGNAL \registers|registers[14][17]~q\ : std_logic;
SIGNAL \registers|registers[13][17]~q\ : std_logic;
SIGNAL \registers|Mux14~7_combout\ : std_logic;
SIGNAL \registers|registers[11][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][17]~q\ : std_logic;
SIGNAL \registers|registers[9][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][17]~q\ : std_logic;
SIGNAL \registers|registers[10][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][17]~q\ : std_logic;
SIGNAL \registers|Mux14~5_combout\ : std_logic;
SIGNAL \registers|Mux14~9_combout\ : std_logic;
SIGNAL \registers|Mux14~10_combout\ : std_logic;
SIGNAL \pcAddr[17]~17_combout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \registers|registers[16][18]~q\ : std_logic;
SIGNAL \registers|registers[20][18]~q\ : std_logic;
SIGNAL \registers|registers[24][18]~q\ : std_logic;
SIGNAL \registers|registers[28][18]~q\ : std_logic;
SIGNAL \registers|Mux45~0_combout\ : std_logic;
SIGNAL \registers|registers[30][18]~q\ : std_logic;
SIGNAL \registers|registers[22][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[22][18]~q\ : std_logic;
SIGNAL \registers|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][18]~q\ : std_logic;
SIGNAL \registers|registers[26][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][18]~q\ : std_logic;
SIGNAL \registers|Mux45~2_combout\ : std_logic;
SIGNAL \registers|registers[19][18]~q\ : std_logic;
SIGNAL \registers|registers[27][18]~q\ : std_logic;
SIGNAL \registers|registers[23][18]~q\ : std_logic;
SIGNAL \registers|registers[31][18]~q\ : std_logic;
SIGNAL \registers|Mux45~3_combout\ : std_logic;
SIGNAL \registers|registers[17][18]~q\ : std_logic;
SIGNAL \registers|registers[21][18]~q\ : std_logic;
SIGNAL \registers|registers[25][18]~q\ : std_logic;
SIGNAL \registers|registers[29][18]~q\ : std_logic;
SIGNAL \registers|Mux45~1_combout\ : std_logic;
SIGNAL \registers|Mux45~4_combout\ : std_logic;
SIGNAL \registers|registers[10][18]~q\ : std_logic;
SIGNAL \registers|registers[11][18]~q\ : std_logic;
SIGNAL \registers|registers[9][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][18]~q\ : std_logic;
SIGNAL \registers|registers[8][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][18]~q\ : std_logic;
SIGNAL \registers|Mux45~5_combout\ : std_logic;
SIGNAL \registers|Mux45~6_combout\ : std_logic;
SIGNAL \registers|Mux45~11_combout\ : std_logic;
SIGNAL \registers|registers[6][19]~q\ : std_logic;
SIGNAL \registers|registers[5][19]~q\ : std_logic;
SIGNAL \registers|registers[4][19]~q\ : std_logic;
SIGNAL \registers|registers[7][19]~q\ : std_logic;
SIGNAL \registers|Mux12~8_combout\ : std_logic;
SIGNAL \registers|registers[1][19]~q\ : std_logic;
SIGNAL \registers|registers[3][19]~q\ : std_logic;
SIGNAL \registers|registers[0][19]~q\ : std_logic;
SIGNAL \registers|registers[2][19]~q\ : std_logic;
SIGNAL \registers|Mux12~6_combout\ : std_logic;
SIGNAL \registers|registers[8][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][19]~q\ : std_logic;
SIGNAL \registers|registers[11][19]~q\ : std_logic;
SIGNAL \registers|registers[9][19]~q\ : std_logic;
SIGNAL \registers|Mux12~5_combout\ : std_logic;
SIGNAL \registers|registers[14][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][19]~q\ : std_logic;
SIGNAL \registers|registers[12][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][19]~q\ : std_logic;
SIGNAL \registers|registers[13][19]~q\ : std_logic;
SIGNAL \registers|registers[15][19]~q\ : std_logic;
SIGNAL \registers|Mux12~7_combout\ : std_logic;
SIGNAL \registers|Mux12~9_combout\ : std_logic;
SIGNAL \registers|registers[18][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][19]~q\ : std_logic;
SIGNAL \registers|registers[22][19]~q\ : std_logic;
SIGNAL \registers|registers[26][19]~q\ : std_logic;
SIGNAL \registers|registers[30][19]~q\ : std_logic;
SIGNAL \registers|Mux12~2_combout\ : std_logic;
SIGNAL \registers|registers[29][19]~q\ : std_logic;
SIGNAL \registers|registers[21][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[21][19]~q\ : std_logic;
SIGNAL \registers|registers[25][19]~q\ : std_logic;
SIGNAL \registers|registers[17][19]~q\ : std_logic;
SIGNAL \registers|Mux12~1_combout\ : std_logic;
SIGNAL \registers|registers[16][19]~q\ : std_logic;
SIGNAL \registers|registers[20][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[20][19]~q\ : std_logic;
SIGNAL \registers|registers[24][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][19]~q\ : std_logic;
SIGNAL \registers|registers[28][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][19]~q\ : std_logic;
SIGNAL \registers|Mux12~0_combout\ : std_logic;
SIGNAL \registers|registers[31][19]~q\ : std_logic;
SIGNAL \registers|registers[27][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][19]~q\ : std_logic;
SIGNAL \registers|registers[19][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][19]~q\ : std_logic;
SIGNAL \registers|registers[23][19]~q\ : std_logic;
SIGNAL \registers|Mux12~3_combout\ : std_logic;
SIGNAL \registers|Mux12~4_combout\ : std_logic;
SIGNAL \registers|Mux12~10_combout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \registers|registers[14][18]~q\ : std_logic;
SIGNAL \registers|registers[15][18]~q\ : std_logic;
SIGNAL \registers|registers[13][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][18]~q\ : std_logic;
SIGNAL \registers|Mux13~7_combout\ : std_logic;
SIGNAL \registers|registers[4][18]~q\ : std_logic;
SIGNAL \registers|registers[5][18]~q\ : std_logic;
SIGNAL \registers|registers[7][18]~q\ : std_logic;
SIGNAL \registers|registers[6][18]~q\ : std_logic;
SIGNAL \registers|Mux13~8_combout\ : std_logic;
SIGNAL \registers|Mux13~5_combout\ : std_logic;
SIGNAL \registers|registers[2][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][18]~q\ : std_logic;
SIGNAL \registers|registers[0][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][18]~q\ : std_logic;
SIGNAL \registers|registers[1][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][18]~q\ : std_logic;
SIGNAL \registers|registers[3][18]~q\ : std_logic;
SIGNAL \registers|Mux13~6_combout\ : std_logic;
SIGNAL \registers|Mux13~9_combout\ : std_logic;
SIGNAL \registers|Mux13~1_combout\ : std_logic;
SIGNAL \registers|Mux13~2_combout\ : std_logic;
SIGNAL \registers|Mux13~0_combout\ : std_logic;
SIGNAL \registers|Mux13~3_combout\ : std_logic;
SIGNAL \registers|Mux13~4_combout\ : std_logic;
SIGNAL \registers|Mux13~10_combout\ : std_logic;
SIGNAL \pcAddr[18]~18_combout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \pcAddr[19]~19_combout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \registers|registers[14][20]~q\ : std_logic;
SIGNAL \registers|registers[12][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][20]~q\ : std_logic;
SIGNAL \registers|registers[15][20]~q\ : std_logic;
SIGNAL \registers|registers[13][20]~q\ : std_logic;
SIGNAL \registers|Mux11~7_combout\ : std_logic;
SIGNAL \registers|registers[5][20]~q\ : std_logic;
SIGNAL \registers|registers[4][20]~q\ : std_logic;
SIGNAL \registers|registers[6][20]~q\ : std_logic;
SIGNAL \registers|registers[7][20]~q\ : std_logic;
SIGNAL \registers|Mux11~8_combout\ : std_logic;
SIGNAL \registers|registers[11][20]~q\ : std_logic;
SIGNAL \registers|registers[10][20]~q\ : std_logic;
SIGNAL \registers|registers[8][20]~q\ : std_logic;
SIGNAL \registers|Mux11~5_combout\ : std_logic;
SIGNAL \registers|registers[1][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][20]~q\ : std_logic;
SIGNAL \registers|registers[3][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][20]~q\ : std_logic;
SIGNAL \registers|registers[0][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][20]~q\ : std_logic;
SIGNAL \registers|registers[2][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][20]~q\ : std_logic;
SIGNAL \registers|Mux11~6_combout\ : std_logic;
SIGNAL \registers|Mux11~9_combout\ : std_logic;
SIGNAL \registers|registers[27][20]~q\ : std_logic;
SIGNAL \registers|registers[31][20]~q\ : std_logic;
SIGNAL \registers|registers[19][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][20]~q\ : std_logic;
SIGNAL \registers|registers[23][20]~q\ : std_logic;
SIGNAL \registers|Mux11~3_combout\ : std_logic;
SIGNAL \registers|registers[16][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][20]~q\ : std_logic;
SIGNAL \registers|registers[24][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][20]~q\ : std_logic;
SIGNAL \registers|registers[20][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[20][20]~q\ : std_logic;
SIGNAL \registers|registers[28][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][20]~q\ : std_logic;
SIGNAL \registers|Mux11~0_combout\ : std_logic;
SIGNAL \registers|registers[22][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[22][20]~q\ : std_logic;
SIGNAL \registers|registers[26][20]~q\ : std_logic;
SIGNAL \registers|registers[30][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][20]~q\ : std_logic;
SIGNAL \registers|registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][20]~q\ : std_logic;
SIGNAL \registers|Mux11~2_combout\ : std_logic;
SIGNAL \registers|registers[17][20]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][20]~q\ : std_logic;
SIGNAL \registers|registers[21][20]~q\ : std_logic;
SIGNAL \registers|registers[29][20]~q\ : std_logic;
SIGNAL \registers|registers[25][20]~q\ : std_logic;
SIGNAL \registers|Mux11~1_combout\ : std_logic;
SIGNAL \registers|Mux11~4_combout\ : std_logic;
SIGNAL \registers|Mux11~10_combout\ : std_logic;
SIGNAL \pcAddr[20]~20_combout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~73_sumout\ : std_logic;
SIGNAL \registers|registers[25][23]~q\ : std_logic;
SIGNAL \registers|registers[17][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][23]~q\ : std_logic;
SIGNAL \registers|registers[21][23]~q\ : std_logic;
SIGNAL \registers|registers[29][23]~q\ : std_logic;
SIGNAL \registers|Mux8~1_combout\ : std_logic;
SIGNAL \registers|registers[19][23]~q\ : std_logic;
SIGNAL \registers|registers[23][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][23]~q\ : std_logic;
SIGNAL \registers|registers[27][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][23]~q\ : std_logic;
SIGNAL \registers|registers[31][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][23]~q\ : std_logic;
SIGNAL \registers|Mux8~3_combout\ : std_logic;
SIGNAL \registers|registers[18][23]~q\ : std_logic;
SIGNAL \registers|registers[22][23]~q\ : std_logic;
SIGNAL \registers|registers[26][23]~q\ : std_logic;
SIGNAL \registers|registers[30][23]~q\ : std_logic;
SIGNAL \registers|Mux8~2_combout\ : std_logic;
SIGNAL \registers|registers[20][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[20][23]~q\ : std_logic;
SIGNAL \registers|registers[24][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][23]~q\ : std_logic;
SIGNAL \registers|registers[16][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][23]~q\ : std_logic;
SIGNAL \registers|registers[28][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][23]~q\ : std_logic;
SIGNAL \registers|Mux8~0_combout\ : std_logic;
SIGNAL \registers|Mux8~4_combout\ : std_logic;
SIGNAL \registers|registers[14][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][23]~q\ : std_logic;
SIGNAL \registers|registers[12][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][23]~q\ : std_logic;
SIGNAL \registers|registers[13][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][23]~q\ : std_logic;
SIGNAL \registers|registers[15][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[15][23]~q\ : std_logic;
SIGNAL \registers|Mux8~7_combout\ : std_logic;
SIGNAL \registers|registers[3][23]~q\ : std_logic;
SIGNAL \registers|registers[2][23]~q\ : std_logic;
SIGNAL \registers|registers[1][23]~q\ : std_logic;
SIGNAL \registers|registers[0][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][23]~q\ : std_logic;
SIGNAL \registers|Mux8~6_combout\ : std_logic;
SIGNAL \registers|registers[4][23]~q\ : std_logic;
SIGNAL \registers|registers[7][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[7][23]~q\ : std_logic;
SIGNAL \registers|registers[6][23]~q\ : std_logic;
SIGNAL \registers|Mux8~8_combout\ : std_logic;
SIGNAL \registers|registers[10][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][23]~q\ : std_logic;
SIGNAL \registers|registers[9][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][23]~q\ : std_logic;
SIGNAL \registers|registers[11][23]~q\ : std_logic;
SIGNAL \registers|registers[8][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][23]~q\ : std_logic;
SIGNAL \registers|Mux8~5_combout\ : std_logic;
SIGNAL \registers|Mux8~9_combout\ : std_logic;
SIGNAL \registers|Mux8~10_combout\ : std_logic;
SIGNAL \registers|registers[4][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][22]~q\ : std_logic;
SIGNAL \registers|registers[7][22]~q\ : std_logic;
SIGNAL \registers|registers[5][22]~q\ : std_logic;
SIGNAL \registers|registers[6][22]~q\ : std_logic;
SIGNAL \registers|Mux9~8_combout\ : std_logic;
SIGNAL \registers|registers[8][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][22]~q\ : std_logic;
SIGNAL \registers|registers[11][22]~q\ : std_logic;
SIGNAL \registers|registers[10][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][22]~q\ : std_logic;
SIGNAL \registers|Mux9~5_combout\ : std_logic;
SIGNAL \registers|registers[14][22]~q\ : std_logic;
SIGNAL \registers|registers[13][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][22]~q\ : std_logic;
SIGNAL \registers|registers[15][22]~q\ : std_logic;
SIGNAL \registers|registers[12][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][22]~q\ : std_logic;
SIGNAL \registers|Mux9~7_combout\ : std_logic;
SIGNAL \registers|registers[3][22]~q\ : std_logic;
SIGNAL \registers|registers[1][22]~q\ : std_logic;
SIGNAL \registers|registers[0][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][22]~q\ : std_logic;
SIGNAL \registers|registers[2][22]~q\ : std_logic;
SIGNAL \registers|Mux9~6_combout\ : std_logic;
SIGNAL \registers|Mux9~9_combout\ : std_logic;
SIGNAL \registers|registers[16][22]~q\ : std_logic;
SIGNAL \registers|registers[24][22]~q\ : std_logic;
SIGNAL \registers|registers[20][22]~q\ : std_logic;
SIGNAL \registers|registers[28][22]~q\ : std_logic;
SIGNAL \registers|Mux9~0_combout\ : std_logic;
SIGNAL \registers|registers[25][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][22]~q\ : std_logic;
SIGNAL \registers|registers[21][22]~q\ : std_logic;
SIGNAL \registers|registers[17][22]~q\ : std_logic;
SIGNAL \registers|registers[29][22]~q\ : std_logic;
SIGNAL \registers|Mux9~1_combout\ : std_logic;
SIGNAL \registers|registers[26][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][22]~q\ : std_logic;
SIGNAL \registers|registers[22][22]~q\ : std_logic;
SIGNAL \registers|registers[18][22]~q\ : std_logic;
SIGNAL \registers|registers[30][22]~q\ : std_logic;
SIGNAL \registers|Mux9~2_combout\ : std_logic;
SIGNAL \registers|registers[23][22]~q\ : std_logic;
SIGNAL \registers|registers[19][22]~q\ : std_logic;
SIGNAL \registers|registers[27][22]~q\ : std_logic;
SIGNAL \registers|registers[31][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][22]~q\ : std_logic;
SIGNAL \registers|Mux9~3_combout\ : std_logic;
SIGNAL \registers|Mux9~4_combout\ : std_logic;
SIGNAL \registers|Mux9~10_combout\ : std_logic;
SIGNAL \pcAddr[22]~24_combout\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \registers|registers[26][21]~q\ : std_logic;
SIGNAL \registers|registers[30][21]~q\ : std_logic;
SIGNAL \registers|registers[22][21]~q\ : std_logic;
SIGNAL \registers|registers[18][21]~q\ : std_logic;
SIGNAL \registers|Mux10~2_combout\ : std_logic;
SIGNAL \registers|registers[17][21]~q\ : std_logic;
SIGNAL \registers|registers[21][21]~q\ : std_logic;
SIGNAL \registers|registers[25][21]~q\ : std_logic;
SIGNAL \registers|registers[29][21]~q\ : std_logic;
SIGNAL \registers|Mux10~1_combout\ : std_logic;
SIGNAL \registers|registers[28][21]~q\ : std_logic;
SIGNAL \registers|registers[20][21]~q\ : std_logic;
SIGNAL \registers|registers[16][21]~q\ : std_logic;
SIGNAL \registers|registers[24][21]~q\ : std_logic;
SIGNAL \registers|Mux10~0_combout\ : std_logic;
SIGNAL \registers|registers[23][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][21]~q\ : std_logic;
SIGNAL \registers|registers[19][21]~q\ : std_logic;
SIGNAL \registers|registers[31][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][21]~q\ : std_logic;
SIGNAL \registers|registers[27][21]~q\ : std_logic;
SIGNAL \registers|Mux10~3_combout\ : std_logic;
SIGNAL \registers|Mux10~4_combout\ : std_logic;
SIGNAL \registers|registers[3][21]~q\ : std_logic;
SIGNAL \registers|registers[0][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][21]~q\ : std_logic;
SIGNAL \registers|registers[2][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][21]~q\ : std_logic;
SIGNAL \registers|registers[1][21]~q\ : std_logic;
SIGNAL \registers|Mux10~6_combout\ : std_logic;
SIGNAL \registers|registers[5][21]~q\ : std_logic;
SIGNAL \registers|registers[6][21]~q\ : std_logic;
SIGNAL \registers|registers[7][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[7][21]~q\ : std_logic;
SIGNAL \registers|registers[4][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][21]~q\ : std_logic;
SIGNAL \registers|Mux10~8_combout\ : std_logic;
SIGNAL \registers|registers[9][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][21]~q\ : std_logic;
SIGNAL \registers|registers[11][21]~q\ : std_logic;
SIGNAL \registers|registers[8][21]~q\ : std_logic;
SIGNAL \registers|registers[10][21]~q\ : std_logic;
SIGNAL \registers|Mux10~5_combout\ : std_logic;
SIGNAL \registers|registers[15][21]~q\ : std_logic;
SIGNAL \registers|registers[14][21]~q\ : std_logic;
SIGNAL \registers|registers[13][21]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][21]~q\ : std_logic;
SIGNAL \registers|Mux10~7_combout\ : std_logic;
SIGNAL \registers|Mux10~9_combout\ : std_logic;
SIGNAL \registers|Mux10~10_combout\ : std_logic;
SIGNAL \pcAddr[21]~21_combout\ : std_logic;
SIGNAL \Add1~74\ : std_logic;
SIGNAL \Add1~77_sumout\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \pcAddr[22]~23_combout\ : std_logic;
SIGNAL \pcAddr[22]~22_combout\ : std_logic;
SIGNAL \registers|registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[22][13]~q\ : std_logic;
SIGNAL \registers|registers[18][13]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][13]~q\ : std_logic;
SIGNAL \registers|registers[26][13]~q\ : std_logic;
SIGNAL \registers|registers[30][13]~q\ : std_logic;
SIGNAL \registers|Mux50~2_combout\ : std_logic;
SIGNAL \registers|registers[23][13]~q\ : std_logic;
SIGNAL \registers|registers[27][13]~q\ : std_logic;
SIGNAL \registers|registers[31][13]~q\ : std_logic;
SIGNAL \registers|registers[19][13]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][13]~q\ : std_logic;
SIGNAL \registers|Mux50~3_combout\ : std_logic;
SIGNAL \registers|registers[17][13]~q\ : std_logic;
SIGNAL \registers|registers[29][13]~q\ : std_logic;
SIGNAL \registers|registers[21][13]~q\ : std_logic;
SIGNAL \registers|registers[25][13]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][13]~q\ : std_logic;
SIGNAL \registers|Mux50~1_combout\ : std_logic;
SIGNAL \registers|registers[28][13]~q\ : std_logic;
SIGNAL \registers|registers[16][13]~q\ : std_logic;
SIGNAL \registers|registers[20][13]~q\ : std_logic;
SIGNAL \registers|registers[24][13]~q\ : std_logic;
SIGNAL \registers|Mux50~0_combout\ : std_logic;
SIGNAL \registers|Mux50~4_combout\ : std_logic;
SIGNAL \registers|registers[1][13]~q\ : std_logic;
SIGNAL \registers|registers[3][13]~q\ : std_logic;
SIGNAL \registers|registers[0][13]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][13]~q\ : std_logic;
SIGNAL \registers|registers[2][13]~q\ : std_logic;
SIGNAL \registers|Mux50~8_combout\ : std_logic;
SIGNAL \registers|registers[13][13]~q\ : std_logic;
SIGNAL \registers|registers[12][13]~q\ : std_logic;
SIGNAL \registers|registers[14][13]~q\ : std_logic;
SIGNAL \registers|registers[15][13]~q\ : std_logic;
SIGNAL \registers|Mux50~6_combout\ : std_logic;
SIGNAL \registers|registers[4][13]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][13]~q\ : std_logic;
SIGNAL \registers|registers[5][13]~q\ : std_logic;
SIGNAL \registers|registers[7][13]~q\ : std_logic;
SIGNAL \registers|registers[6][13]~q\ : std_logic;
SIGNAL \registers|Mux50~7_combout\ : std_logic;
SIGNAL \registers|Mux50~9_combout\ : std_logic;
SIGNAL \ALUbaseInput[13]~7_combout\ : std_logic;
SIGNAL \registers|Mux18~0_combout\ : std_logic;
SIGNAL \registers|Mux18~5_combout\ : std_logic;
SIGNAL \registers|Mux18~7_combout\ : std_logic;
SIGNAL \registers|registers[11][13]~q\ : std_logic;
SIGNAL \registers|registers[9][13]~q\ : std_logic;
SIGNAL \registers|registers[8][13]~q\ : std_logic;
SIGNAL \registers|Mux18~4_combout\ : std_logic;
SIGNAL \registers|Mux18~6_combout\ : std_logic;
SIGNAL \registers|Mux18~9_combout\ : std_logic;
SIGNAL \registers|Mux18~3_combout\ : std_logic;
SIGNAL \registers|Mux18~2_combout\ : std_logic;
SIGNAL \registers|Mux18~10_combout\ : std_logic;
SIGNAL \registers|Mux18~1_combout\ : std_logic;
SIGNAL \registers|Mux18~8_combout\ : std_logic;
SIGNAL \mainALU|Add0~50\ : std_logic;
SIGNAL \mainALU|Add0~53_sumout\ : std_logic;
SIGNAL \mainALU|Mux146~5_combout\ : std_logic;
SIGNAL \registers|Mux46~9_combout\ : std_logic;
SIGNAL \registers|Mux46~7_combout\ : std_logic;
SIGNAL \registers|Mux46~8_combout\ : std_logic;
SIGNAL \registers|Mux46~10_combout\ : std_logic;
SIGNAL \registers|Mux46~2_combout\ : std_logic;
SIGNAL \registers|Mux46~0_combout\ : std_logic;
SIGNAL \registers|Mux46~3_combout\ : std_logic;
SIGNAL \registers|Mux46~1_combout\ : std_logic;
SIGNAL \registers|Mux46~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[17]~4_combout\ : std_logic;
SIGNAL \registers|registers[13][24]~q\ : std_logic;
SIGNAL \registers|registers[14][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][24]~q\ : std_logic;
SIGNAL \registers|registers[12][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][24]~q\ : std_logic;
SIGNAL \registers|registers[15][24]~q\ : std_logic;
SIGNAL \registers|Mux7~7_combout\ : std_logic;
SIGNAL \registers|registers[0][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][24]~q\ : std_logic;
SIGNAL \registers|registers[2][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][24]~q\ : std_logic;
SIGNAL \registers|registers[3][24]~q\ : std_logic;
SIGNAL \registers|registers[1][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][24]~q\ : std_logic;
SIGNAL \registers|Mux7~6_combout\ : std_logic;
SIGNAL \registers|registers[4][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][24]~q\ : std_logic;
SIGNAL \registers|registers[5][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][24]~q\ : std_logic;
SIGNAL \registers|registers[6][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][24]~q\ : std_logic;
SIGNAL \registers|registers[7][24]~q\ : std_logic;
SIGNAL \registers|Mux7~8_combout\ : std_logic;
SIGNAL \registers|registers[11][24]~q\ : std_logic;
SIGNAL \registers|registers[9][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][24]~q\ : std_logic;
SIGNAL \registers|registers[8][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][24]~q\ : std_logic;
SIGNAL \registers|Mux7~5_combout\ : std_logic;
SIGNAL \registers|Mux7~9_combout\ : std_logic;
SIGNAL \registers|registers[16][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][24]~q\ : std_logic;
SIGNAL \registers|registers[28][24]~q\ : std_logic;
SIGNAL \registers|registers[20][24]~q\ : std_logic;
SIGNAL \registers|registers[24][24]~q\ : std_logic;
SIGNAL \registers|Mux7~0_combout\ : std_logic;
SIGNAL \registers|registers[23][24]~q\ : std_logic;
SIGNAL \registers|registers[19][24]~q\ : std_logic;
SIGNAL \registers|registers[27][24]~q\ : std_logic;
SIGNAL \registers|registers[31][24]~q\ : std_logic;
SIGNAL \registers|Mux7~3_combout\ : std_logic;
SIGNAL \registers|registers[26][24]~q\ : std_logic;
SIGNAL \registers|registers[22][24]~q\ : std_logic;
SIGNAL \registers|registers[30][24]~q\ : std_logic;
SIGNAL \registers|registers[18][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][24]~q\ : std_logic;
SIGNAL \registers|Mux7~2_combout\ : std_logic;
SIGNAL \registers|registers[17][24]~q\ : std_logic;
SIGNAL \registers|registers[21][24]~q\ : std_logic;
SIGNAL \registers|registers[25][24]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][24]~q\ : std_logic;
SIGNAL \registers|registers[29][24]~q\ : std_logic;
SIGNAL \registers|Mux7~1_combout\ : std_logic;
SIGNAL \registers|Mux7~4_combout\ : std_logic;
SIGNAL \registers|Mux7~10_combout\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \pcAddr[24]~27_combout\ : std_logic;
SIGNAL \Add1~78\ : std_logic;
SIGNAL \Add1~82\ : std_logic;
SIGNAL \Add1~86\ : std_logic;
SIGNAL \Add1~89_sumout\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \registers|registers[11][25]~q\ : std_logic;
SIGNAL \registers|registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][25]~q\ : std_logic;
SIGNAL \registers|registers[10][25]~q\ : std_logic;
SIGNAL \registers|Mux6~5_combout\ : std_logic;
SIGNAL \registers|registers[1][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][25]~q\ : std_logic;
SIGNAL \registers|registers[0][25]~q\ : std_logic;
SIGNAL \registers|registers[3][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][25]~q\ : std_logic;
SIGNAL \registers|registers[2][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][25]~q\ : std_logic;
SIGNAL \registers|Mux6~6_combout\ : std_logic;
SIGNAL \registers|registers[12][25]~q\ : std_logic;
SIGNAL \registers|registers[14][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][25]~q\ : std_logic;
SIGNAL \registers|registers[13][25]~q\ : std_logic;
SIGNAL \registers|registers[15][25]~q\ : std_logic;
SIGNAL \registers|Mux6~7_combout\ : std_logic;
SIGNAL \registers|registers[6][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][25]~q\ : std_logic;
SIGNAL \registers|registers[7][25]~q\ : std_logic;
SIGNAL \registers|registers[4][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][25]~q\ : std_logic;
SIGNAL \registers|registers[5][25]~q\ : std_logic;
SIGNAL \registers|Mux6~8_combout\ : std_logic;
SIGNAL \registers|Mux6~9_combout\ : std_logic;
SIGNAL \registers|registers[19][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][25]~q\ : std_logic;
SIGNAL \registers|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][25]~q\ : std_logic;
SIGNAL \registers|registers[27][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][25]~q\ : std_logic;
SIGNAL \registers|registers[31][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][25]~q\ : std_logic;
SIGNAL \registers|Mux6~3_combout\ : std_logic;
SIGNAL \registers|registers[29][25]~q\ : std_logic;
SIGNAL \registers|registers[17][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][25]~q\ : std_logic;
SIGNAL \registers|registers[21][25]~q\ : std_logic;
SIGNAL \registers|registers[25][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][25]~q\ : std_logic;
SIGNAL \registers|Mux6~1_combout\ : std_logic;
SIGNAL \registers|registers[24][25]~q\ : std_logic;
SIGNAL \registers|registers[16][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][25]~q\ : std_logic;
SIGNAL \registers|registers[28][25]~q\ : std_logic;
SIGNAL \registers|registers[20][25]~q\ : std_logic;
SIGNAL \registers|Mux6~0_combout\ : std_logic;
SIGNAL \registers|registers[22][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[22][25]~q\ : std_logic;
SIGNAL \registers|registers[30][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][25]~q\ : std_logic;
SIGNAL \registers|registers[18][25]~q\ : std_logic;
SIGNAL \registers|registers[26][25]~q\ : std_logic;
SIGNAL \registers|Mux6~2_combout\ : std_logic;
SIGNAL \registers|Mux6~4_combout\ : std_logic;
SIGNAL \registers|Mux6~10_combout\ : std_logic;
SIGNAL \pcAddr[25]~28_combout\ : std_logic;
SIGNAL \Add1~90\ : std_logic;
SIGNAL \Add1~93_sumout\ : std_logic;
SIGNAL \registers|Mux39~2_combout\ : std_logic;
SIGNAL \registers|Mux39~0_combout\ : std_logic;
SIGNAL \registers|Mux39~1_combout\ : std_logic;
SIGNAL \registers|Mux39~3_combout\ : std_logic;
SIGNAL \registers|Mux39~4_combout\ : std_logic;
SIGNAL \registers|Mux39~9_combout\ : std_logic;
SIGNAL \registers|Mux39~8_combout\ : std_logic;
SIGNAL \registers|Mux39~7_combout\ : std_logic;
SIGNAL \registers|Mux39~10_combout\ : std_logic;
SIGNAL \registers|Mux39~11_combout\ : std_logic;
SIGNAL \registers|Mux38~1_combout\ : std_logic;
SIGNAL \registers|Mux38~2_combout\ : std_logic;
SIGNAL \registers|Mux38~0_combout\ : std_logic;
SIGNAL \registers|Mux38~3_combout\ : std_logic;
SIGNAL \registers|Mux38~4_combout\ : std_logic;
SIGNAL \registers|Mux38~7_combout\ : std_logic;
SIGNAL \registers|Mux38~8_combout\ : std_logic;
SIGNAL \registers|Mux38~9_combout\ : std_logic;
SIGNAL \registers|Mux38~10_combout\ : std_logic;
SIGNAL \registers|Mux38~11_combout\ : std_logic;
SIGNAL \registers|registers[1][28]~q\ : std_logic;
SIGNAL \registers|registers[0][28]~q\ : std_logic;
SIGNAL \registers|registers[2][28]~q\ : std_logic;
SIGNAL \registers|registers[3][28]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][28]~q\ : std_logic;
SIGNAL \registers|Mux3~6_combout\ : std_logic;
SIGNAL \registers|registers[10][28]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][28]~q\ : std_logic;
SIGNAL \registers|registers[11][28]~q\ : std_logic;
SIGNAL \registers|registers[9][28]~q\ : std_logic;
SIGNAL \registers|registers[8][28]~q\ : std_logic;
SIGNAL \registers|Mux3~5_combout\ : std_logic;
SIGNAL \registers|registers[5][28]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][28]~q\ : std_logic;
SIGNAL \registers|registers[6][28]~q\ : std_logic;
SIGNAL \registers|registers[4][28]~q\ : std_logic;
SIGNAL \registers|Mux3~8_combout\ : std_logic;
SIGNAL \registers|registers[13][28]~q\ : std_logic;
SIGNAL \registers|registers[14][28]~q\ : std_logic;
SIGNAL \registers|registers[12][28]~q\ : std_logic;
SIGNAL \registers|registers[15][28]~q\ : std_logic;
SIGNAL \registers|Mux3~7_combout\ : std_logic;
SIGNAL \registers|Mux3~9_combout\ : std_logic;
SIGNAL \registers|registers[22][28]~q\ : std_logic;
SIGNAL \registers|registers[26][28]~q\ : std_logic;
SIGNAL \registers|registers[18][28]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][28]~q\ : std_logic;
SIGNAL \registers|registers[30][28]~q\ : std_logic;
SIGNAL \registers|Mux3~2_combout\ : std_logic;
SIGNAL \registers|registers[24][28]~q\ : std_logic;
SIGNAL \registers|registers[28][28]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][28]~q\ : std_logic;
SIGNAL \registers|registers[20][28]~q\ : std_logic;
SIGNAL \registers|registers[16][28]~q\ : std_logic;
SIGNAL \registers|Mux3~0_combout\ : std_logic;
SIGNAL \registers|registers[19][28]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][28]~q\ : std_logic;
SIGNAL \registers|registers[23][28]~q\ : std_logic;
SIGNAL \registers|registers[27][28]~q\ : std_logic;
SIGNAL \registers|registers[31][28]~q\ : std_logic;
SIGNAL \registers|Mux3~3_combout\ : std_logic;
SIGNAL \registers|registers[21][28]~q\ : std_logic;
SIGNAL \registers|registers[29][28]~q\ : std_logic;
SIGNAL \registers|registers[25][28]~q\ : std_logic;
SIGNAL \registers|registers[17][28]~q\ : std_logic;
SIGNAL \registers|Mux3~1_combout\ : std_logic;
SIGNAL \registers|Mux3~4_combout\ : std_logic;
SIGNAL \registers|Mux3~10_combout\ : std_logic;
SIGNAL \registers|registers[14][30]~q\ : std_logic;
SIGNAL \registers|registers[13][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][30]~q\ : std_logic;
SIGNAL \registers|registers[12][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][30]~q\ : std_logic;
SIGNAL \registers|registers[15][30]~q\ : std_logic;
SIGNAL \registers|Mux33~7_combout\ : std_logic;
SIGNAL \registers|registers[4][30]~q\ : std_logic;
SIGNAL \registers|registers[6][30]~q\ : std_logic;
SIGNAL \registers|registers[7][30]~q\ : std_logic;
SIGNAL \registers|Mux33~8_combout\ : std_logic;
SIGNAL \registers|registers[1][30]~q\ : std_logic;
SIGNAL \registers|registers[0][30]~q\ : std_logic;
SIGNAL \registers|registers[3][30]~q\ : std_logic;
SIGNAL \registers|registers[2][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][30]~q\ : std_logic;
SIGNAL \registers|Mux33~9_combout\ : std_logic;
SIGNAL \registers|Mux33~10_combout\ : std_logic;
SIGNAL \registers|registers[8][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][30]~q\ : std_logic;
SIGNAL \registers|registers[11][30]~q\ : std_logic;
SIGNAL \registers|registers[9][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][30]~q\ : std_logic;
SIGNAL \registers|registers[10][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][30]~q\ : std_logic;
SIGNAL \registers|Mux33~5_combout\ : std_logic;
SIGNAL \registers|Mux33~6_combout\ : std_logic;
SIGNAL \registers|registers[31][30]~q\ : std_logic;
SIGNAL \registers|registers[19][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[19][30]~q\ : std_logic;
SIGNAL \registers|registers[27][30]~q\ : std_logic;
SIGNAL \registers|registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][30]~q\ : std_logic;
SIGNAL \registers|Mux33~3_combout\ : std_logic;
SIGNAL \registers|registers[24][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][30]~q\ : std_logic;
SIGNAL \registers|registers[20][30]~q\ : std_logic;
SIGNAL \registers|registers[28][30]~q\ : std_logic;
SIGNAL \registers|registers[16][30]~q\ : std_logic;
SIGNAL \registers|Mux33~0_combout\ : std_logic;
SIGNAL \registers|registers[30][30]~q\ : std_logic;
SIGNAL \registers|registers[22][30]~q\ : std_logic;
SIGNAL \registers|registers[26][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][30]~q\ : std_logic;
SIGNAL \registers|registers[18][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[18][30]~q\ : std_logic;
SIGNAL \registers|Mux33~2_combout\ : std_logic;
SIGNAL \registers|registers[17][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][30]~q\ : std_logic;
SIGNAL \registers|registers[29][30]~q\ : std_logic;
SIGNAL \registers|registers[25][30]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][30]~q\ : std_logic;
SIGNAL \registers|registers[21][30]~q\ : std_logic;
SIGNAL \registers|Mux33~1_combout\ : std_logic;
SIGNAL \registers|Mux33~4_combout\ : std_logic;
SIGNAL \registers|Mux33~11_combout\ : std_logic;
SIGNAL \registers|registers[21][31]~q\ : std_logic;
SIGNAL \registers|registers[29][31]~q\ : std_logic;
SIGNAL \registers|registers[25][31]~q\ : std_logic;
SIGNAL \registers|registers[17][31]~q\ : std_logic;
SIGNAL \registers|Mux32~1_combout\ : std_logic;
SIGNAL \registers|registers[28][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][31]~q\ : std_logic;
SIGNAL \registers|registers[16][31]~q\ : std_logic;
SIGNAL \registers|registers[20][31]~q\ : std_logic;
SIGNAL \registers|registers[24][31]~q\ : std_logic;
SIGNAL \registers|Mux32~0_combout\ : std_logic;
SIGNAL \registers|registers[31][31]~q\ : std_logic;
SIGNAL \registers|registers[19][31]~q\ : std_logic;
SIGNAL \registers|registers[23][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][31]~q\ : std_logic;
SIGNAL \registers|registers[27][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][31]~q\ : std_logic;
SIGNAL \registers|Mux32~3_combout\ : std_logic;
SIGNAL \registers|registers[26][31]~q\ : std_logic;
SIGNAL \registers|registers[18][31]~q\ : std_logic;
SIGNAL \registers|registers[22][31]~q\ : std_logic;
SIGNAL \registers|registers[30][31]~q\ : std_logic;
SIGNAL \registers|Mux32~2_combout\ : std_logic;
SIGNAL \registers|Mux32~4_combout\ : std_logic;
SIGNAL \registers|registers[8][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][31]~q\ : std_logic;
SIGNAL \registers|registers[10][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][31]~q\ : std_logic;
SIGNAL \registers|registers[11][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][31]~q\ : std_logic;
SIGNAL \registers|registers[9][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][31]~q\ : std_logic;
SIGNAL \registers|Mux32~5_combout\ : std_logic;
SIGNAL \registers|Mux32~6_combout\ : std_logic;
SIGNAL \registers|Mux32~11_combout\ : std_logic;
SIGNAL \registers|registers[6][29]~q\ : std_logic;
SIGNAL \registers|registers[5][29]~q\ : std_logic;
SIGNAL \registers|registers[7][29]~q\ : std_logic;
SIGNAL \registers|registers[4][29]~q\ : std_logic;
SIGNAL \registers|Mux2~8_combout\ : std_logic;
SIGNAL \registers|registers[8][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][29]~q\ : std_logic;
SIGNAL \registers|registers[10][29]~q\ : std_logic;
SIGNAL \registers|registers[9][29]~q\ : std_logic;
SIGNAL \registers|registers[11][29]~q\ : std_logic;
SIGNAL \registers|Mux2~5_combout\ : std_logic;
SIGNAL \registers|registers[3][29]~q\ : std_logic;
SIGNAL \registers|registers[1][29]~q\ : std_logic;
SIGNAL \registers|registers[2][29]~q\ : std_logic;
SIGNAL \registers|Mux2~6_combout\ : std_logic;
SIGNAL \registers|registers[14][29]~q\ : std_logic;
SIGNAL \registers|registers[15][29]~q\ : std_logic;
SIGNAL \registers|registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][29]~q\ : std_logic;
SIGNAL \registers|registers[12][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][29]~q\ : std_logic;
SIGNAL \registers|Mux2~7_combout\ : std_logic;
SIGNAL \registers|Mux2~9_combout\ : std_logic;
SIGNAL \registers|registers[26][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][29]~q\ : std_logic;
SIGNAL \registers|registers[18][29]~q\ : std_logic;
SIGNAL \registers|registers[22][29]~q\ : std_logic;
SIGNAL \registers|registers[30][29]~q\ : std_logic;
SIGNAL \registers|Mux2~2_combout\ : std_logic;
SIGNAL \registers|registers[19][29]~q\ : std_logic;
SIGNAL \registers|registers[23][29]~q\ : std_logic;
SIGNAL \registers|registers[31][29]~q\ : std_logic;
SIGNAL \registers|registers[27][29]~q\ : std_logic;
SIGNAL \registers|Mux2~3_combout\ : std_logic;
SIGNAL \registers|registers[20][29]~q\ : std_logic;
SIGNAL \registers|registers[16][29]~q\ : std_logic;
SIGNAL \registers|registers[24][29]~q\ : std_logic;
SIGNAL \registers|registers[28][29]~q\ : std_logic;
SIGNAL \registers|Mux2~0_combout\ : std_logic;
SIGNAL \registers|registers[21][29]~q\ : std_logic;
SIGNAL \registers|registers[17][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][29]~q\ : std_logic;
SIGNAL \registers|registers[25][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[25][29]~q\ : std_logic;
SIGNAL \registers|registers[29][29]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[29][29]~q\ : std_logic;
SIGNAL \registers|Mux2~1_combout\ : std_logic;
SIGNAL \registers|Mux2~4_combout\ : std_logic;
SIGNAL \registers|Mux2~10_combout\ : std_logic;
SIGNAL \registers|registers[15][27]~q\ : std_logic;
SIGNAL \registers|registers[13][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][27]~q\ : std_logic;
SIGNAL \registers|registers[12][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][27]~q\ : std_logic;
SIGNAL \registers|Mux4~7_combout\ : std_logic;
SIGNAL \registers|registers[3][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][27]~q\ : std_logic;
SIGNAL \registers|registers[2][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][27]~q\ : std_logic;
SIGNAL \registers|registers[1][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][27]~q\ : std_logic;
SIGNAL \registers|registers[0][27]~q\ : std_logic;
SIGNAL \registers|Mux4~6_combout\ : std_logic;
SIGNAL \registers|registers[7][27]~q\ : std_logic;
SIGNAL \registers|registers[5][27]~q\ : std_logic;
SIGNAL \registers|registers[4][27]~q\ : std_logic;
SIGNAL \registers|registers[6][27]~q\ : std_logic;
SIGNAL \registers|Mux4~8_combout\ : std_logic;
SIGNAL \registers|registers[8][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][27]~q\ : std_logic;
SIGNAL \registers|registers[9][27]~q\ : std_logic;
SIGNAL \registers|registers[11][27]~q\ : std_logic;
SIGNAL \registers|registers[10][27]~q\ : std_logic;
SIGNAL \registers|Mux4~5_combout\ : std_logic;
SIGNAL \registers|Mux4~9_combout\ : std_logic;
SIGNAL \registers|registers[30][27]~q\ : std_logic;
SIGNAL \registers|registers[26][27]~q\ : std_logic;
SIGNAL \registers|registers[22][27]~q\ : std_logic;
SIGNAL \registers|registers[18][27]~q\ : std_logic;
SIGNAL \registers|Mux4~2_combout\ : std_logic;
SIGNAL \registers|registers[28][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][27]~q\ : std_logic;
SIGNAL \registers|registers[16][27]~q\ : std_logic;
SIGNAL \registers|registers[24][27]~q\ : std_logic;
SIGNAL \registers|registers[20][27]~q\ : std_logic;
SIGNAL \registers|Mux4~0_combout\ : std_logic;
SIGNAL \registers|registers[17][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][27]~q\ : std_logic;
SIGNAL \registers|registers[25][27]~q\ : std_logic;
SIGNAL \registers|registers[29][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[29][27]~q\ : std_logic;
SIGNAL \registers|registers[21][27]~q\ : std_logic;
SIGNAL \registers|Mux4~1_combout\ : std_logic;
SIGNAL \registers|registers[31][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][27]~q\ : std_logic;
SIGNAL \registers|registers[23][27]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][27]~q\ : std_logic;
SIGNAL \registers|registers[27][27]~q\ : std_logic;
SIGNAL \registers|registers[19][27]~q\ : std_logic;
SIGNAL \registers|Mux4~3_combout\ : std_logic;
SIGNAL \registers|Mux4~4_combout\ : std_logic;
SIGNAL \registers|Mux4~10_combout\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \registers|registers[15][26]~q\ : std_logic;
SIGNAL \registers|registers[12][26]~q\ : std_logic;
SIGNAL \registers|registers[14][26]~q\ : std_logic;
SIGNAL \registers|registers[13][26]~q\ : std_logic;
SIGNAL \registers|Mux5~7_combout\ : std_logic;
SIGNAL \registers|registers[3][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][26]~q\ : std_logic;
SIGNAL \registers|registers[1][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[1][26]~q\ : std_logic;
SIGNAL \registers|registers[2][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[2][26]~q\ : std_logic;
SIGNAL \registers|registers[0][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][26]~q\ : std_logic;
SIGNAL \registers|Mux5~6_combout\ : std_logic;
SIGNAL \registers|registers[6][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[6][26]~q\ : std_logic;
SIGNAL \registers|registers[7][26]~q\ : std_logic;
SIGNAL \registers|registers[4][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][26]~q\ : std_logic;
SIGNAL \registers|registers[5][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][26]~q\ : std_logic;
SIGNAL \registers|Mux5~8_combout\ : std_logic;
SIGNAL \registers|registers[9][26]~q\ : std_logic;
SIGNAL \registers|registers[11][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[11][26]~q\ : std_logic;
SIGNAL \registers|registers[10][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][26]~q\ : std_logic;
SIGNAL \registers|Mux5~5_combout\ : std_logic;
SIGNAL \registers|Mux5~9_combout\ : std_logic;
SIGNAL \registers|registers[22][26]~q\ : std_logic;
SIGNAL \registers|registers[26][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[26][26]~q\ : std_logic;
SIGNAL \registers|registers[18][26]~q\ : std_logic;
SIGNAL \registers|registers[30][26]~q\ : std_logic;
SIGNAL \registers|Mux5~2_combout\ : std_logic;
SIGNAL \registers|registers[16][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][26]~q\ : std_logic;
SIGNAL \registers|registers[24][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][26]~q\ : std_logic;
SIGNAL \registers|registers[20][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[20][26]~q\ : std_logic;
SIGNAL \registers|registers[28][26]~q\ : std_logic;
SIGNAL \registers|Mux5~0_combout\ : std_logic;
SIGNAL \registers|registers[23][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[23][26]~q\ : std_logic;
SIGNAL \registers|registers[31][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[31][26]~q\ : std_logic;
SIGNAL \registers|registers[19][26]~q\ : std_logic;
SIGNAL \registers|registers[27][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[27][26]~q\ : std_logic;
SIGNAL \registers|Mux5~3_combout\ : std_logic;
SIGNAL \registers|registers[21][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[21][26]~q\ : std_logic;
SIGNAL \registers|registers[25][26]~q\ : std_logic;
SIGNAL \registers|registers[29][26]~q\ : std_logic;
SIGNAL \registers|registers[17][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[17][26]~q\ : std_logic;
SIGNAL \registers|Mux5~1_combout\ : std_logic;
SIGNAL \registers|Mux5~4_combout\ : std_logic;
SIGNAL \registers|Mux5~10_combout\ : std_logic;
SIGNAL \pcAddr[26]~29_combout\ : std_logic;
SIGNAL \Add1~94\ : std_logic;
SIGNAL \Add1~97_sumout\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \pcAddr[27]~30_combout\ : std_logic;
SIGNAL \Add1~98\ : std_logic;
SIGNAL \Add1~101_sumout\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \pcAddr[29]~32_combout\ : std_logic;
SIGNAL \Add1~102\ : std_logic;
SIGNAL \Add1~106\ : std_logic;
SIGNAL \Add1~109_sumout\ : std_logic;
SIGNAL \mainALU|Mux64~23_combout\ : std_logic;
SIGNAL \registers|Mux42~3_combout\ : std_logic;
SIGNAL \registers|Mux42~2_combout\ : std_logic;
SIGNAL \registers|Mux42~1_combout\ : std_logic;
SIGNAL \registers|Mux42~4_combout\ : std_logic;
SIGNAL \registers|Mux42~5_combout\ : std_logic;
SIGNAL \registers|Mux42~6_combout\ : std_logic;
SIGNAL \registers|Mux42~7_combout\ : std_logic;
SIGNAL \ALUbaseInput[21]~8_combout\ : std_logic;
SIGNAL \registers|Mux34~5_combout\ : std_logic;
SIGNAL \registers|Mux34~6_combout\ : std_logic;
SIGNAL \registers|Mux34~3_combout\ : std_logic;
SIGNAL \registers|Mux34~1_combout\ : std_logic;
SIGNAL \registers|Mux34~2_combout\ : std_logic;
SIGNAL \registers|Mux34~0_combout\ : std_logic;
SIGNAL \registers|Mux34~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[29]~9_combout\ : std_logic;
SIGNAL \mainALU|Mux64~32_combout\ : std_logic;
SIGNAL \mainALU|Mux64~33_combout\ : std_logic;
SIGNAL \registers|registers[14][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][0]~q\ : std_logic;
SIGNAL \registers|registers[13][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][0]~q\ : std_logic;
SIGNAL \registers|registers[15][0]~q\ : std_logic;
SIGNAL \registers|registers[12][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][0]~q\ : std_logic;
SIGNAL \registers|Mux31~5_combout\ : std_logic;
SIGNAL \registers|registers[7][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[7][0]~q\ : std_logic;
SIGNAL \registers|registers[6][0]~q\ : std_logic;
SIGNAL \registers|registers[5][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][0]~q\ : std_logic;
SIGNAL \registers|registers[4][0]~q\ : std_logic;
SIGNAL \registers|Mux31~6_combout\ : std_logic;
SIGNAL \registers|registers[3][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[3][0]~q\ : std_logic;
SIGNAL \registers|registers[0][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][0]~q\ : std_logic;
SIGNAL \registers|registers[2][0]~q\ : std_logic;
SIGNAL \registers|registers[1][0]~q\ : std_logic;
SIGNAL \registers|Mux31~7_combout\ : std_logic;
SIGNAL \registers|Mux31~10_combout\ : std_logic;
SIGNAL \registers|registers[29][0]~q\ : std_logic;
SIGNAL \registers|registers[17][0]~q\ : std_logic;
SIGNAL \registers|registers[21][0]~q\ : std_logic;
SIGNAL \registers|registers[25][0]~q\ : std_logic;
SIGNAL \registers|Mux31~1_combout\ : std_logic;
SIGNAL \registers|registers[28][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[28][0]~q\ : std_logic;
SIGNAL \registers|registers[20][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[20][0]~q\ : std_logic;
SIGNAL \registers|registers[16][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[16][0]~q\ : std_logic;
SIGNAL \registers|registers[24][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[24][0]~q\ : std_logic;
SIGNAL \registers|Mux31~0_combout\ : std_logic;
SIGNAL \registers|registers[18][0]~q\ : std_logic;
SIGNAL \registers|registers[26][0]~q\ : std_logic;
SIGNAL \registers|registers[30][0]~q\ : std_logic;
SIGNAL \registers|registers[22][0]~q\ : std_logic;
SIGNAL \registers|Mux31~2_combout\ : std_logic;
SIGNAL \registers|registers[31][0]~q\ : std_logic;
SIGNAL \registers|registers[27][0]~q\ : std_logic;
SIGNAL \registers|registers[19][0]~q\ : std_logic;
SIGNAL \registers|Mux31~3_combout\ : std_logic;
SIGNAL \registers|Mux31~9_combout\ : std_logic;
SIGNAL \registers|registers[8][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][0]~q\ : std_logic;
SIGNAL \registers|registers[10][0]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][0]~q\ : std_logic;
SIGNAL \registers|registers[11][0]~q\ : std_logic;
SIGNAL \registers|registers[9][0]~q\ : std_logic;
SIGNAL \registers|Mux31~4_combout\ : std_logic;
SIGNAL \registers|Mux31~8_combout\ : std_logic;
SIGNAL \registers|Mux35~5_combout\ : std_logic;
SIGNAL \registers|Mux35~6_combout\ : std_logic;
SIGNAL \registers|Mux35~2_combout\ : std_logic;
SIGNAL \registers|Mux35~1_combout\ : std_logic;
SIGNAL \registers|Mux35~0_combout\ : std_logic;
SIGNAL \registers|Mux35~3_combout\ : std_logic;
SIGNAL \registers|Mux35~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[28]~24_combout\ : std_logic;
SIGNAL \registers|Mux43~7_combout\ : std_logic;
SIGNAL \registers|Mux43~8_combout\ : std_logic;
SIGNAL \registers|Mux43~9_combout\ : std_logic;
SIGNAL \registers|Mux43~10_combout\ : std_logic;
SIGNAL \registers|Mux43~3_combout\ : std_logic;
SIGNAL \registers|Mux43~2_combout\ : std_logic;
SIGNAL \registers|Mux43~1_combout\ : std_logic;
SIGNAL \registers|Mux43~0_combout\ : std_logic;
SIGNAL \registers|Mux43~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[20]~23_combout\ : std_logic;
SIGNAL \mainALU|Mux64~30_combout\ : std_logic;
SIGNAL \registers|Mux63~6_combout\ : std_logic;
SIGNAL \registers|Mux63~7_combout\ : std_logic;
SIGNAL \registers|Mux63~8_combout\ : std_logic;
SIGNAL \registers|Mux63~9_combout\ : std_logic;
SIGNAL \registers|Mux63~11_combout\ : std_logic;
SIGNAL \registers|Mux63~5_combout\ : std_logic;
SIGNAL \ALUbaseInput[0]~0_combout\ : std_logic;
SIGNAL \registers|Mux47~2_combout\ : std_logic;
SIGNAL \registers|Mux47~0_combout\ : std_logic;
SIGNAL \registers|Mux47~3_combout\ : std_logic;
SIGNAL \registers|Mux47~1_combout\ : std_logic;
SIGNAL \registers|Mux47~4_combout\ : std_logic;
SIGNAL \registers|Mux47~5_combout\ : std_logic;
SIGNAL \registers|Mux47~6_combout\ : std_logic;
SIGNAL \ALUbaseInput[16]~19_combout\ : std_logic;
SIGNAL \mainALU|Mux64~21_combout\ : std_logic;
SIGNAL \mainALU|Mux64~31_combout\ : std_logic;
SIGNAL \registers|Mux30~1_combout\ : std_logic;
SIGNAL \registers|Mux30~3_combout\ : std_logic;
SIGNAL \registers|Mux30~0_combout\ : std_logic;
SIGNAL \registers|Mux30~2_combout\ : std_logic;
SIGNAL \registers|Mux30~9_combout\ : std_logic;
SIGNAL \registers|registers[5][1]~q\ : std_logic;
SIGNAL \registers|registers[7][1]~q\ : std_logic;
SIGNAL \registers|registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][1]~q\ : std_logic;
SIGNAL \registers|registers[6][1]~q\ : std_logic;
SIGNAL \registers|Mux30~6_combout\ : std_logic;
SIGNAL \registers|registers[3][1]~q\ : std_logic;
SIGNAL \registers|registers[1][1]~q\ : std_logic;
SIGNAL \registers|registers[0][1]~q\ : std_logic;
SIGNAL \registers|Mux30~7_combout\ : std_logic;
SIGNAL \registers|Mux30~10_combout\ : std_logic;
SIGNAL \registers|Mux30~4_combout\ : std_logic;
SIGNAL \registers|registers[12][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][1]~q\ : std_logic;
SIGNAL \registers|registers[13][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[13][1]~q\ : std_logic;
SIGNAL \registers|registers[15][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[15][1]~q\ : std_logic;
SIGNAL \registers|registers[14][1]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][1]~q\ : std_logic;
SIGNAL \registers|Mux30~5_combout\ : std_logic;
SIGNAL \registers|Mux30~8_combout\ : std_logic;
SIGNAL \registers|Mux48~5_combout\ : std_logic;
SIGNAL \registers|Mux48~6_combout\ : std_logic;
SIGNAL \registers|Mux48~7_combout\ : std_logic;
SIGNAL \registers|Mux48~9_combout\ : std_logic;
SIGNAL \registers|Mux48~8_combout\ : std_logic;
SIGNAL \registers|Mux48~10_combout\ : std_logic;
SIGNAL \ALUbaseInput[15]~15_combout\ : std_logic;
SIGNAL \registers|Mux40~2_combout\ : std_logic;
SIGNAL \registers|Mux40~0_combout\ : std_logic;
SIGNAL \registers|Mux40~3_combout\ : std_logic;
SIGNAL \registers|Mux40~1_combout\ : std_logic;
SIGNAL \registers|Mux40~4_combout\ : std_logic;
SIGNAL \registers|Mux40~5_combout\ : std_logic;
SIGNAL \registers|Mux40~6_combout\ : std_logic;
SIGNAL \ALUbaseInput[23]~16_combout\ : std_logic;
SIGNAL \mainALU|Mux64~28_combout\ : std_logic;
SIGNAL \registers|Mux44~7_combout\ : std_logic;
SIGNAL \registers|Mux44~9_combout\ : std_logic;
SIGNAL \registers|Mux44~8_combout\ : std_logic;
SIGNAL \registers|Mux44~10_combout\ : std_logic;
SIGNAL \registers|Mux44~1_combout\ : std_logic;
SIGNAL \registers|Mux44~2_combout\ : std_logic;
SIGNAL \registers|Mux44~3_combout\ : std_logic;
SIGNAL \registers|Mux44~0_combout\ : std_logic;
SIGNAL \registers|Mux44~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[19]~12_combout\ : std_logic;
SIGNAL \registers|Mux36~1_combout\ : std_logic;
SIGNAL \registers|Mux36~3_combout\ : std_logic;
SIGNAL \registers|Mux36~2_combout\ : std_logic;
SIGNAL \registers|Mux36~0_combout\ : std_logic;
SIGNAL \registers|Mux36~4_combout\ : std_logic;
SIGNAL \registers|Mux36~5_combout\ : std_logic;
SIGNAL \registers|Mux36~6_combout\ : std_logic;
SIGNAL \ALUbaseInput[27]~13_combout\ : std_logic;
SIGNAL \mainALU|Mux64~27_combout\ : std_logic;
SIGNAL \mainALU|Mux64~29_combout\ : std_logic;
SIGNAL \registers|Mux41~9_combout\ : std_logic;
SIGNAL \registers|Mux41~8_combout\ : std_logic;
SIGNAL \registers|Mux41~7_combout\ : std_logic;
SIGNAL \registers|Mux41~10_combout\ : std_logic;
SIGNAL \registers|Mux41~0_combout\ : std_logic;
SIGNAL \registers|Mux41~3_combout\ : std_logic;
SIGNAL \registers|Mux41~1_combout\ : std_logic;
SIGNAL \registers|Mux41~2_combout\ : std_logic;
SIGNAL \registers|Mux41~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[22]~31_combout\ : std_logic;
SIGNAL \mainALU|Mux127~69_combout\ : std_logic;
SIGNAL \registers|Mux37~7_combout\ : std_logic;
SIGNAL \registers|Mux37~9_combout\ : std_logic;
SIGNAL \registers|Mux37~8_combout\ : std_logic;
SIGNAL \registers|Mux37~10_combout\ : std_logic;
SIGNAL \registers|Mux37~0_combout\ : std_logic;
SIGNAL \registers|Mux37~3_combout\ : std_logic;
SIGNAL \registers|Mux37~1_combout\ : std_logic;
SIGNAL \registers|Mux37~2_combout\ : std_logic;
SIGNAL \registers|Mux37~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[26]~28_combout\ : std_logic;
SIGNAL \mainALU|Mux64~25_combout\ : std_logic;
SIGNAL \registers|Mux49~5_combout\ : std_logic;
SIGNAL \registers|Mux49~6_combout\ : std_logic;
SIGNAL \registers|Mux49~2_combout\ : std_logic;
SIGNAL \registers|Mux49~0_combout\ : std_logic;
SIGNAL \registers|Mux49~3_combout\ : std_logic;
SIGNAL \registers|Mux49~1_combout\ : std_logic;
SIGNAL \registers|Mux49~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[14]~30_combout\ : std_logic;
SIGNAL \mainALU|Mux127~41_combout\ : std_logic;
SIGNAL \mainALU|Mux64~26_combout\ : std_logic;
SIGNAL \mainALU|Mux66~0_combout\ : std_logic;
SIGNAL \mainALU|Mux31~0_combout\ : std_logic;
SIGNAL \mainALU|Mux63~74_combout\ : std_logic;
SIGNAL \mainALU|Mux31~2_combout\ : std_logic;
SIGNAL \ALUbaseInput[30]~32_combout\ : std_logic;
SIGNAL \mainALU|Mux63~69_combout\ : std_logic;
SIGNAL \mainALU|Mux130~1_combout\ : std_logic;
SIGNAL \mainALU|Mux130~10_combout\ : std_logic;
SIGNAL \mainALU|Mux0~26_combout\ : std_logic;
SIGNAL \mainALU|Mux0~27_combout\ : std_logic;
SIGNAL \mainALU|Mux0~28_combout\ : std_logic;
SIGNAL \mainALU|Mux0~31_combout\ : std_logic;
SIGNAL \ALUbaseInput[9]~35_combout\ : std_logic;
SIGNAL \mainALU|Mux0~22_combout\ : std_logic;
SIGNAL \mainALU|Mux0~32_combout\ : std_logic;
SIGNAL \mainALU|Mux63~67_combout\ : std_logic;
SIGNAL \ALUbaseInput[10]~36_combout\ : std_logic;
SIGNAL \mainALU|Mux0~24_combout\ : std_logic;
SIGNAL \mainALU|Mux63~43_combout\ : std_logic;
SIGNAL \mainALU|Mux0~25_combout\ : std_logic;
SIGNAL \mainALU|Mux0~29_combout\ : std_logic;
SIGNAL \mainALU|Mux0~20_combout\ : std_logic;
SIGNAL \mainALU|Mux0~30_combout\ : std_logic;
SIGNAL \mainALU|Mux2~0_combout\ : std_logic;
SIGNAL \mainALU|Mux130~6_combout\ : std_logic;
SIGNAL \mainALU|Mux130~0_combout\ : std_logic;
SIGNAL \mainALU|Add0~54\ : std_logic;
SIGNAL \mainALU|Add0~58\ : std_logic;
SIGNAL \mainALU|Add0~62\ : std_logic;
SIGNAL \mainALU|Add0~66\ : std_logic;
SIGNAL \mainALU|Add0~70\ : std_logic;
SIGNAL \mainALU|Add0~74\ : std_logic;
SIGNAL \mainALU|Add0~78\ : std_logic;
SIGNAL \mainALU|Add0~82\ : std_logic;
SIGNAL \mainALU|Add0~86\ : std_logic;
SIGNAL \mainALU|Add0~90\ : std_logic;
SIGNAL \mainALU|Add0~94\ : std_logic;
SIGNAL \mainALU|Add0~98\ : std_logic;
SIGNAL \mainALU|Add0~102\ : std_logic;
SIGNAL \mainALU|Add0~106\ : std_logic;
SIGNAL \mainALU|Add0~110\ : std_logic;
SIGNAL \mainALU|Add0~114\ : std_logic;
SIGNAL \mainALU|Add0~117_sumout\ : std_logic;
SIGNAL \mainALU|Mux130~2_combout\ : std_logic;
SIGNAL \writeData[29]~22_combout\ : std_logic;
SIGNAL \registers|registers[0][29]~q\ : std_logic;
SIGNAL \registers|Mux34~9_combout\ : std_logic;
SIGNAL \registers|Mux34~8_combout\ : std_logic;
SIGNAL \registers|Mux34~7_combout\ : std_logic;
SIGNAL \registers|Mux34~10_combout\ : std_logic;
SIGNAL \registers|Mux34~11_combout\ : std_logic;
SIGNAL \mainALU|Add0~118\ : std_logic;
SIGNAL \mainALU|Add0~122_sumout\ : std_logic;
SIGNAL \mainALU|Mux129~0_combout\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \pcAddr[30]~33_combout\ : std_logic;
SIGNAL \Add1~110\ : std_logic;
SIGNAL \Add1~113_sumout\ : std_logic;
SIGNAL \writeData[30]~24_combout\ : std_logic;
SIGNAL \registers|registers[5][30]~q\ : std_logic;
SIGNAL \registers|Mux1~8_combout\ : std_logic;
SIGNAL \registers|Mux1~5_combout\ : std_logic;
SIGNAL \registers|Mux1~6_combout\ : std_logic;
SIGNAL \registers|Mux1~7_combout\ : std_logic;
SIGNAL \registers|Mux1~9_combout\ : std_logic;
SIGNAL \registers|Mux1~3_combout\ : std_logic;
SIGNAL \registers|Mux1~1_combout\ : std_logic;
SIGNAL \registers|Mux1~0_combout\ : std_logic;
SIGNAL \registers|Mux1~2_combout\ : std_logic;
SIGNAL \registers|Mux1~4_combout\ : std_logic;
SIGNAL \registers|Mux1~10_combout\ : std_logic;
SIGNAL \mainALU|Add0~120_combout\ : std_logic;
SIGNAL \mainALU|Mux31~1_combout\ : std_logic;
SIGNAL \mainALU|Add0~125_combout\ : std_logic;
SIGNAL \mainALU|Mux0~33_combout\ : std_logic;
SIGNAL \mainALU|Mux0~34_combout\ : std_logic;
SIGNAL \mainALU|Add0~143_combout\ : std_logic;
SIGNAL \mainALU|Add0~127_combout\ : std_logic;
SIGNAL \mainALU|Mux64~0_combout\ : std_logic;
SIGNAL \mainALU|Mux64~34_combout\ : std_logic;
SIGNAL \mainALU|Mux64~35_combout\ : std_logic;
SIGNAL \mainALU|Add0~126_combout\ : std_logic;
SIGNAL \mainALU|Add0~128_combout\ : std_logic;
SIGNAL \mainALU|Mux129~4_combout\ : std_logic;
SIGNAL \mainALU|Add0~61_sumout\ : std_logic;
SIGNAL \mainALU|Mux144~5_combout\ : std_logic;
SIGNAL \mainALU|Mux63~46_combout\ : std_logic;
SIGNAL \mainALU|Mux63~36_combout\ : std_logic;
SIGNAL \mainALU|Mux63~25_combout\ : std_logic;
SIGNAL \mainALU|Mux63~47_combout\ : std_logic;
SIGNAL \mainALU|Mux0~45_combout\ : std_logic;
SIGNAL \mainALU|Mux0~37_combout\ : std_logic;
SIGNAL \mainALU|Mux0~49_combout\ : std_logic;
SIGNAL \mainALU|Mux63~45_combout\ : std_logic;
SIGNAL \mainALU|Mux0~41_combout\ : std_logic;
SIGNAL \mainALU|Mux144~2_combout\ : std_logic;
SIGNAL \mainALU|Mux127~49_combout\ : std_logic;
SIGNAL \mainALU|Mux127~39_combout\ : std_logic;
SIGNAL \mainALU|Mux127~30_combout\ : std_logic;
SIGNAL \mainALU|Mux127~26_combout\ : std_logic;
SIGNAL \mainALU|Mux127~50_combout\ : std_logic;
SIGNAL \mainALU|Mux127~34_combout\ : std_logic;
SIGNAL \mainALU|Mux127~28_combout\ : std_logic;
SIGNAL \mainALU|Mux127~44_combout\ : std_logic;
SIGNAL \mainALU|Mux127~24_combout\ : std_logic;
SIGNAL \mainALU|Mux127~45_combout\ : std_logic;
SIGNAL \mainALU|Mux64~46_combout\ : std_logic;
SIGNAL \mainALU|Mux64~42_combout\ : std_logic;
SIGNAL \mainALU|Mux64~50_combout\ : std_logic;
SIGNAL \mainALU|Mux64~38_combout\ : std_logic;
SIGNAL \mainALU|Mux144~0_combout\ : std_logic;
SIGNAL \mainALU|Mux144~1_combout\ : std_logic;
SIGNAL \mainALU|Mux63~51_combout\ : std_logic;
SIGNAL \mainALU|Mux63~41_combout\ : std_logic;
SIGNAL \mainALU|Mux63~31_combout\ : std_logic;
SIGNAL \mainALU|Mux63~52_combout\ : std_logic;
SIGNAL \mainALU|Mux144~3_combout\ : std_logic;
SIGNAL \mainALU|Mux144~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~9_combout\ : std_logic;
SIGNAL \mainALU|Mux142~7_combout\ : std_logic;
SIGNAL \mainALU|Mux142~8_combout\ : std_logic;
SIGNAL \mainALU|Mux63~65_combout\ : std_logic;
SIGNAL \mainALU|Mux63~57_combout\ : std_logic;
SIGNAL \mainALU|Mux63~61_combout\ : std_logic;
SIGNAL \mainALU|Mux63~66_combout\ : std_logic;
SIGNAL \mainALU|Mux63~54_combout\ : std_logic;
SIGNAL \mainALU|Mux63~79_combout\ : std_logic;
SIGNAL \mainALU|Mux63~38_combout\ : std_logic;
SIGNAL \mainALU|Mux63~64_combout\ : std_logic;
SIGNAL \mainALU|Mux63~40_combout\ : std_logic;
SIGNAL \mainALU|Mux63~56_combout\ : std_logic;
SIGNAL \mainALU|Mux0~17_combout\ : std_logic;
SIGNAL \mainALU|Mux63~50_combout\ : std_logic;
SIGNAL \mainALU|Mux63~48_combout\ : std_logic;
SIGNAL \mainALU|Mux63~60_combout\ : std_logic;
SIGNAL \mainALU|Mux63~49_combout\ : std_logic;
SIGNAL \mainALU|Mux0~15_combout\ : std_logic;
SIGNAL \mainALU|Mux63~59_combout\ : std_logic;
SIGNAL \mainALU|Mux0~18_combout\ : std_logic;
SIGNAL \mainALU|Mux63~33_combout\ : std_logic;
SIGNAL \mainALU|Mux63~63_combout\ : std_logic;
SIGNAL \mainALU|Mux63~53_combout\ : std_logic;
SIGNAL \mainALU|Mux63~35_combout\ : std_logic;
SIGNAL \mainALU|Mux0~16_combout\ : std_logic;
SIGNAL \mainALU|Mux137~3_combout\ : std_logic;
SIGNAL \mainALU|Mux127~70_combout\ : std_logic;
SIGNAL \mainALU|Mux127~64_combout\ : std_logic;
SIGNAL \mainALU|Mux127~52_combout\ : std_logic;
SIGNAL \mainALU|Mux127~58_combout\ : std_logic;
SIGNAL \mainALU|Mux127~71_combout\ : std_logic;
SIGNAL \mainALU|Mux127~55_combout\ : std_logic;
SIGNAL \mainALU|Mux127~67_combout\ : std_logic;
SIGNAL \mainALU|Mux127~61_combout\ : std_logic;
SIGNAL \mainALU|Mux127~68_combout\ : std_logic;
SIGNAL \mainALU|Mux127~66_combout\ : std_logic;
SIGNAL \mainALU|Mux127~36_combout\ : std_logic;
SIGNAL \mainALU|Mux127~54_combout\ : std_logic;
SIGNAL \mainALU|Mux127~38_combout\ : std_logic;
SIGNAL \mainALU|Mux64~18_combout\ : std_logic;
SIGNAL \mainALU|Mux127~47_combout\ : std_logic;
SIGNAL \mainALU|Mux127~48_combout\ : std_logic;
SIGNAL \mainALU|Mux127~60_combout\ : std_logic;
SIGNAL \mainALU|Mux127~46_combout\ : std_logic;
SIGNAL \mainALU|Mux64~16_combout\ : std_logic;
SIGNAL \mainALU|Mux127~43_combout\ : std_logic;
SIGNAL \mainALU|Mux127~57_combout\ : std_logic;
SIGNAL \mainALU|Mux64~19_combout\ : std_logic;
SIGNAL \mainALU|Mux127~51_combout\ : std_logic;
SIGNAL \mainALU|Mux127~32_combout\ : std_logic;
SIGNAL \mainALU|Mux127~33_combout\ : std_logic;
SIGNAL \mainALU|Mux127~63_combout\ : std_logic;
SIGNAL \mainALU|Mux64~17_combout\ : std_logic;
SIGNAL \mainALU|Mux137~1_combout\ : std_logic;
SIGNAL \mainALU|Mux137~2_combout\ : std_logic;
SIGNAL \mainALU|Mux137~4_combout\ : std_logic;
SIGNAL \mainALU|Mux142~1_combout\ : std_logic;
SIGNAL \mainALU|Mux142~0_combout\ : std_logic;
SIGNAL \mainALU|Add0~89_sumout\ : std_logic;
SIGNAL \mainALU|Mux137~0_combout\ : std_logic;
SIGNAL \mainALU|Mux137~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~57_sumout\ : std_logic;
SIGNAL \mainALU|Mux145~4_combout\ : std_logic;
SIGNAL \mainALU|Add0~42\ : std_logic;
SIGNAL \mainALU|Add0~45_sumout\ : std_logic;
SIGNAL \mainALU|Mux148~5_combout\ : std_logic;
SIGNAL \mainALU|Mux63~23_combout\ : std_logic;
SIGNAL \mainALU|Mux63~42_combout\ : std_logic;
SIGNAL \mainALU|Mux64~12_combout\ : std_logic;
SIGNAL \mainALU|Mux145~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~22_combout\ : std_logic;
SIGNAL \mainALU|Mux127~40_combout\ : std_logic;
SIGNAL \mainALU|Mux145~1_combout\ : std_logic;
SIGNAL \mainALU|Mux0~11_combout\ : std_logic;
SIGNAL \mainALU|Mux145~2_combout\ : std_logic;
SIGNAL \mainALU|Mux145~3_combout\ : std_logic;
SIGNAL \mainALU|Mux63~19_combout\ : std_logic;
SIGNAL \mainALU|Mux63~32_combout\ : std_logic;
SIGNAL \mainALU|Mux63~21_combout\ : std_logic;
SIGNAL \mainALU|Mux63~17_combout\ : std_logic;
SIGNAL \mainALU|Mux63~30_combout\ : std_logic;
SIGNAL \mainALU|Mux127~20_combout\ : std_logic;
SIGNAL \mainALU|Mux127~16_combout\ : std_logic;
SIGNAL \mainALU|Mux127~29_combout\ : std_logic;
SIGNAL \mainALU|Mux64~9_combout\ : std_logic;
SIGNAL \mainALU|Mux64~11_combout\ : std_logic;
SIGNAL \mainALU|Mux64~10_combout\ : std_logic;
SIGNAL \mainALU|Mux148~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~18_combout\ : std_logic;
SIGNAL \mainALU|Mux127~31_combout\ : std_logic;
SIGNAL \mainALU|Mux148~1_combout\ : std_logic;
SIGNAL \mainALU|Mux0~8_combout\ : std_logic;
SIGNAL \mainALU|Mux0~9_combout\ : std_logic;
SIGNAL \mainALU|Mux0~10_combout\ : std_logic;
SIGNAL \mainALU|Mux148~2_combout\ : std_logic;
SIGNAL \mainALU|Mux148~3_combout\ : std_logic;
SIGNAL \mainALU|Mux148~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~1_combout\ : std_logic;
SIGNAL \mainALU|Mux63~70_combout\ : std_logic;
SIGNAL \mainALU|Mux63~68_combout\ : std_logic;
SIGNAL \mainALU|Mux0~19_combout\ : std_logic;
SIGNAL \mainALU|Mux0~21_combout\ : std_logic;
SIGNAL \mainALU|Mux135~3_combout\ : std_logic;
SIGNAL \mainALU|Mux63~75_combout\ : std_logic;
SIGNAL \mainALU|Mux64~22_combout\ : std_logic;
SIGNAL \mainALU|Mux127~72_combout\ : std_logic;
SIGNAL \mainALU|Mux64~20_combout\ : std_logic;
SIGNAL \mainALU|Mux135~1_combout\ : std_logic;
SIGNAL \mainALU|Mux127~75_combout\ : std_logic;
SIGNAL \mainALU|Mux127~76_combout\ : std_logic;
SIGNAL \mainALU|Mux127~73_combout\ : std_logic;
SIGNAL \mainALU|Mux127~74_combout\ : std_logic;
SIGNAL \mainALU|Mux135~2_combout\ : std_logic;
SIGNAL \mainALU|Mux135~4_combout\ : std_logic;
SIGNAL \mainALU|Add0~97_sumout\ : std_logic;
SIGNAL \mainALU|Mux135~0_combout\ : std_logic;
SIGNAL \mainALU|Mux135~5_combout\ : std_logic;
SIGNAL \mainALU|Mux131~5_combout\ : std_logic;
SIGNAL \mainALU|Mux143~4_combout\ : std_logic;
SIGNAL \mainALU|Mux131~1_combout\ : std_logic;
SIGNAL \mainALU|Mux64~24_combout\ : std_logic;
SIGNAL \mainALU|Mux131~0_combout\ : std_logic;
SIGNAL \mainALU|Mux131~2_combout\ : std_logic;
SIGNAL \mainALU|Mux63~73_combout\ : std_logic;
SIGNAL \mainALU|Mux0~23_combout\ : std_logic;
SIGNAL \mainALU|Mux131~3_combout\ : std_logic;
SIGNAL \mainALU|Mux131~4_combout\ : std_logic;
SIGNAL \mainALU|Mux131~6_combout\ : std_logic;
SIGNAL \mainALU|Add0~113_sumout\ : std_logic;
SIGNAL \mainALU|Mux131~7_combout\ : std_logic;
SIGNAL \mainALU|Mux131~8_combout\ : std_logic;
SIGNAL \mainALU|Mux132~5_combout\ : std_logic;
SIGNAL \mainALU|Mux127~78_combout\ : std_logic;
SIGNAL \mainALU|Mux132~1_combout\ : std_logic;
SIGNAL \mainALU|Mux132~0_combout\ : std_logic;
SIGNAL \mainALU|Mux132~2_combout\ : std_logic;
SIGNAL \mainALU|Mux63~72_combout\ : std_logic;
SIGNAL \mainALU|Mux132~3_combout\ : std_logic;
SIGNAL \mainALU|Mux132~4_combout\ : std_logic;
SIGNAL \mainALU|Mux132~6_combout\ : std_logic;
SIGNAL \mainALU|Add0~109_sumout\ : std_logic;
SIGNAL \mainALU|Mux132~7_combout\ : std_logic;
SIGNAL \mainALU|Mux132~8_combout\ : std_logic;
SIGNAL \controller|Mux1~2_combout\ : std_logic;
SIGNAL \mainALU|Add0~137_cout\ : std_logic;
SIGNAL \mainALU|Add0~2\ : std_logic;
SIGNAL \mainALU|Add0~5_sumout\ : std_logic;
SIGNAL \mainALU|Mux158~0_combout\ : std_logic;
SIGNAL \mainALU|Mux30~0_combout\ : std_logic;
SIGNAL \mainALU|Mux94~0_combout\ : std_logic;
SIGNAL \mainALU|Mux158~4_combout\ : std_logic;
SIGNAL \mainALU|Mux155~0_combout\ : std_logic;
SIGNAL \mainALU|Mux63~2_combout\ : std_logic;
SIGNAL \ALUbaseInput[9]~2_combout\ : std_logic;
SIGNAL \mainALU|Mux63~0_combout\ : std_logic;
SIGNAL \mainALU|Mux63~3_combout\ : std_logic;
SIGNAL \mainALU|Mux63~1_combout\ : std_logic;
SIGNAL \mainALU|Mux63~4_combout\ : std_logic;
SIGNAL \mainALU|Mux63~8_combout\ : std_logic;
SIGNAL \mainALU|Mux63~6_combout\ : std_logic;
SIGNAL \ALUbaseInput[10]~26_combout\ : std_logic;
SIGNAL \mainALU|Mux63~7_combout\ : std_logic;
SIGNAL \mainALU|Mux63~11_combout\ : std_logic;
SIGNAL \mainALU|Mux63~12_combout\ : std_logic;
SIGNAL \mainALU|Mux127~8_combout\ : std_logic;
SIGNAL \mainALU|Mux127~7_combout\ : std_logic;
SIGNAL \mainALU|Mux127~6_combout\ : std_logic;
SIGNAL \mainALU|Mux127~10_combout\ : std_logic;
SIGNAL \mainALU|Mux127~11_combout\ : std_logic;
SIGNAL \mainALU|Mux127~2_combout\ : std_logic;
SIGNAL \mainALU|Mux127~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~1_combout\ : std_logic;
SIGNAL \mainALU|Mux127~3_combout\ : std_logic;
SIGNAL \mainALU|Mux127~4_combout\ : std_logic;
SIGNAL \mainALU|Mux158~8_combout\ : std_logic;
SIGNAL \mainALU|Mux158~2_combout\ : std_logic;
SIGNAL \mainALU|Mux158~3_combout\ : std_logic;
SIGNAL \mainALU|Mux155~11_combout\ : std_logic;
SIGNAL \mainALU|Mux155~12_combout\ : std_logic;
SIGNAL \mainALU|Mux151~4_combout\ : std_logic;
SIGNAL \mainALU|Add0~33_sumout\ : std_logic;
SIGNAL \mainALU|Mux63~13_combout\ : std_logic;
SIGNAL \mainALU|Mux63~26_combout\ : std_logic;
SIGNAL \mainALU|Mux64~7_combout\ : std_logic;
SIGNAL \mainALU|Mux64~8_combout\ : std_logic;
SIGNAL \mainALU|Mux64~6_combout\ : std_logic;
SIGNAL \mainALU|Mux151~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~14_combout\ : std_logic;
SIGNAL \mainALU|Mux127~23_combout\ : std_logic;
SIGNAL \mainALU|Mux127~12_combout\ : std_logic;
SIGNAL \mainALU|Mux127~25_combout\ : std_logic;
SIGNAL \mainALU|Mux151~1_combout\ : std_logic;
SIGNAL \mainALU|Mux0~6_combout\ : std_logic;
SIGNAL \mainALU|Mux0~5_combout\ : std_logic;
SIGNAL \mainALU|Mux0~7_combout\ : std_logic;
SIGNAL \mainALU|Mux151~2_combout\ : std_logic;
SIGNAL \mainALU|Mux151~3_combout\ : std_logic;
SIGNAL \mainALU|Mux151~5_combout\ : std_logic;
SIGNAL \mainALU|Mux63~5_combout\ : std_logic;
SIGNAL \mainALU|Mux63~9_combout\ : std_logic;
SIGNAL \mainALU|Mux63~10_combout\ : std_logic;
SIGNAL \mainALU|Mux159~13_combout\ : std_logic;
SIGNAL \mainALU|Mux159~2_combout\ : std_logic;
SIGNAL \mainALU|Mux159~0_combout\ : std_logic;
SIGNAL \mainALU|Mux159~1_combout\ : std_logic;
SIGNAL \mainALU|Mux127~5_combout\ : std_logic;
SIGNAL \mainALU|Mux127~9_combout\ : std_logic;
SIGNAL \mainALU|Add0~1_sumout\ : std_logic;
SIGNAL \mainALU|Mux159~9_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~21_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~20_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~19_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~25_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~26_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~27_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~28_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~30_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~29_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~32_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~31_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~33_combout\ : std_logic;
SIGNAL \registers|registers[3][31]~q\ : std_logic;
SIGNAL \registers|registers[0][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[0][31]~q\ : std_logic;
SIGNAL \registers|registers[2][31]~q\ : std_logic;
SIGNAL \registers|Mux0~6_combout\ : std_logic;
SIGNAL \registers|registers[13][31]~q\ : std_logic;
SIGNAL \registers|registers[12][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][31]~q\ : std_logic;
SIGNAL \registers|registers[14][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][31]~q\ : std_logic;
SIGNAL \registers|registers[15][31]~q\ : std_logic;
SIGNAL \registers|Mux0~7_combout\ : std_logic;
SIGNAL \registers|registers[6][31]~q\ : std_logic;
SIGNAL \registers|registers[7][31]~q\ : std_logic;
SIGNAL \registers|registers[4][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[4][31]~q\ : std_logic;
SIGNAL \registers|registers[5][31]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][31]~q\ : std_logic;
SIGNAL \registers|Mux0~8_combout\ : std_logic;
SIGNAL \registers|Mux0~5_combout\ : std_logic;
SIGNAL \registers|Mux0~9_combout\ : std_logic;
SIGNAL \registers|Mux0~1_combout\ : std_logic;
SIGNAL \registers|Mux0~0_combout\ : std_logic;
SIGNAL \registers|Mux0~3_combout\ : std_logic;
SIGNAL \registers|Mux0~2_combout\ : std_logic;
SIGNAL \registers|Mux0~4_combout\ : std_logic;
SIGNAL \registers|Mux0~10_combout\ : std_logic;
SIGNAL \mainALU|Mux159~3_combout\ : std_logic;
SIGNAL \mainALU|Mux159~4_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~35_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~36_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~34_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~37_combout\ : std_logic;
SIGNAL \mainALU|Mux159~5_combout\ : std_logic;
SIGNAL \mainALU|Mux159~6_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~0_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~8_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~7_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~9_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~1_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~5_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~4_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~3_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~2_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~6_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~15_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~10_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~16_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~22_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~23_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~11_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~13_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~12_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~14_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~17_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~18_combout\ : std_logic;
SIGNAL \mainALU|LessThan0~24_combout\ : std_logic;
SIGNAL \mainALU|Mux159~7_combout\ : std_logic;
SIGNAL \mainALU|Mux159~8_combout\ : std_logic;
SIGNAL \mainALU|Equal0~0_combout\ : std_logic;
SIGNAL \mainALU|Equal0~2_combout\ : std_logic;
SIGNAL \mainALU|Mux63~55_combout\ : std_logic;
SIGNAL \mainALU|Mux63~58_combout\ : std_logic;
SIGNAL \mainALU|Mux63~39_combout\ : std_logic;
SIGNAL \mainALU|Mux0~13_combout\ : std_logic;
SIGNAL \mainALU|Mux63~34_combout\ : std_logic;
SIGNAL \mainALU|Mux0~12_combout\ : std_logic;
SIGNAL \mainALU|Mux142~5_combout\ : std_logic;
SIGNAL \mainALU|Mux127~37_combout\ : std_logic;
SIGNAL \mainALU|Mux64~14_combout\ : std_logic;
SIGNAL \mainALU|Mux64~13_combout\ : std_logic;
SIGNAL \mainALU|Mux142~3_combout\ : std_logic;
SIGNAL \mainALU|Mux127~53_combout\ : std_logic;
SIGNAL \mainALU|Mux127~56_combout\ : std_logic;
SIGNAL \mainALU|Mux142~4_combout\ : std_logic;
SIGNAL \mainALU|Mux142~6_combout\ : std_logic;
SIGNAL \mainALU|Add0~69_sumout\ : std_logic;
SIGNAL \mainALU|Mux142~2_combout\ : std_logic;
SIGNAL \mainALU|Mux142~9_combout\ : std_logic;
SIGNAL \mainALU|Add0~13_sumout\ : std_logic;
SIGNAL \mainALU|Mux156~8_combout\ : std_logic;
SIGNAL \mainALU|Mux63~20_combout\ : std_logic;
SIGNAL \mainALU|Mux0~0_combout\ : std_logic;
SIGNAL \mainALU|Mux0~3_combout\ : std_logic;
SIGNAL \mainALU|Mux0~4_combout\ : std_logic;
SIGNAL \mainALU|Mux154~2_combout\ : std_logic;
SIGNAL \mainALU|Mux127~17_combout\ : std_logic;
SIGNAL \mainALU|Mux64~1_combout\ : std_logic;
SIGNAL \mainALU|Mux64~4_combout\ : std_logic;
SIGNAL \mainALU|Mux64~5_combout\ : std_logic;
SIGNAL \mainALU|Mux154~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~19_combout\ : std_logic;
SIGNAL \mainALU|Mux154~1_combout\ : std_logic;
SIGNAL \mainALU|Mux63~18_combout\ : std_logic;
SIGNAL \mainALU|Mux154~3_combout\ : std_logic;
SIGNAL \mainALU|Mux154~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~7_combout\ : std_logic;
SIGNAL \mainALU|Add0~37_sumout\ : std_logic;
SIGNAL \mainALU|Mux150~5_combout\ : std_logic;
SIGNAL \mainALU|Mux150~2_combout\ : std_logic;
SIGNAL \mainALU|Mux127~27_combout\ : std_logic;
SIGNAL \mainALU|Mux150~0_combout\ : std_logic;
SIGNAL \mainALU|Mux150~1_combout\ : std_logic;
SIGNAL \mainALU|Mux150~3_combout\ : std_logic;
SIGNAL \mainALU|Mux150~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~5_combout\ : std_logic;
SIGNAL \mainALU|Mux153~2_combout\ : std_logic;
SIGNAL \mainALU|Mux63~22_combout\ : std_logic;
SIGNAL \mainALU|Mux153~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~21_combout\ : std_logic;
SIGNAL \mainALU|Mux153~1_combout\ : std_logic;
SIGNAL \mainALU|Mux153~3_combout\ : std_logic;
SIGNAL \mainALU|Mux153~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~6_combout\ : std_logic;
SIGNAL \mainALU|Mux143~5_combout\ : std_logic;
SIGNAL \mainALU|Mux143~6_combout\ : std_logic;
SIGNAL \mainALU|Add0~65_sumout\ : std_logic;
SIGNAL \mainALU|Mux143~7_combout\ : std_logic;
SIGNAL \mainALU|Mux143~2_combout\ : std_logic;
SIGNAL \mainALU|Mux143~0_combout\ : std_logic;
SIGNAL \mainALU|Mux143~1_combout\ : std_logic;
SIGNAL \mainALU|Mux143~3_combout\ : std_logic;
SIGNAL \mainALU|Mux143~8_combout\ : std_logic;
SIGNAL \mainALU|Mux141~4_combout\ : std_logic;
SIGNAL \mainALU|Mux63~87_combout\ : std_logic;
SIGNAL \mainALU|Mux127~59_combout\ : std_logic;
SIGNAL \mainALU|Mux127~42_combout\ : std_logic;
SIGNAL \mainALU|Mux64~15_combout\ : std_logic;
SIGNAL \mainALU|Mux141~0_combout\ : std_logic;
SIGNAL \mainALU|Mux141~1_combout\ : std_logic;
SIGNAL \mainALU|Mux63~44_combout\ : std_logic;
SIGNAL \mainALU|Mux0~14_combout\ : std_logic;
SIGNAL \mainALU|Mux141~2_combout\ : std_logic;
SIGNAL \mainALU|Mux141~3_combout\ : std_logic;
SIGNAL \mainALU|Mux141~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~73_sumout\ : std_logic;
SIGNAL \mainALU|Mux141~6_combout\ : std_logic;
SIGNAL \mainALU|Mux141~7_combout\ : std_logic;
SIGNAL \mainALU|Equal0~8_combout\ : std_logic;
SIGNAL \mainALU|Mux63~83_combout\ : std_logic;
SIGNAL \mainALU|Mux63~62_combout\ : std_logic;
SIGNAL \mainALU|Mux127~65_combout\ : std_logic;
SIGNAL \mainALU|Mux139~1_combout\ : std_logic;
SIGNAL \mainALU|Mux127~62_combout\ : std_logic;
SIGNAL \mainALU|Mux139~2_combout\ : std_logic;
SIGNAL \mainALU|Mux139~3_combout\ : std_logic;
SIGNAL \mainALU|Mux139~4_combout\ : std_logic;
SIGNAL \mainALU|Add0~81_sumout\ : std_logic;
SIGNAL \mainALU|Mux139~0_combout\ : std_logic;
SIGNAL \mainALU|Mux139~5_combout\ : std_logic;
SIGNAL \mainALU|Mux136~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~93_sumout\ : std_logic;
SIGNAL \mainALU|Mux136~6_combout\ : std_logic;
SIGNAL \mainALU|Mux136~4_combout\ : std_logic;
SIGNAL \mainALU|Mux136~0_combout\ : std_logic;
SIGNAL \mainALU|Mux136~1_combout\ : std_logic;
SIGNAL \mainALU|Mux136~2_combout\ : std_logic;
SIGNAL \mainALU|Mux136~3_combout\ : std_logic;
SIGNAL \mainALU|Mux136~7_combout\ : std_logic;
SIGNAL \mainALU|Mux138~4_combout\ : std_logic;
SIGNAL \mainALU|Mux138~2_combout\ : std_logic;
SIGNAL \mainALU|Mux138~0_combout\ : std_logic;
SIGNAL \mainALU|Mux138~1_combout\ : std_logic;
SIGNAL \mainALU|Mux138~3_combout\ : std_logic;
SIGNAL \mainALU|Mux138~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~85_sumout\ : std_logic;
SIGNAL \mainALU|Mux138~6_combout\ : std_logic;
SIGNAL \mainALU|Mux138~7_combout\ : std_logic;
SIGNAL \mainALU|Mux140~4_combout\ : std_logic;
SIGNAL \mainALU|Mux140~2_combout\ : std_logic;
SIGNAL \mainALU|Mux140~0_combout\ : std_logic;
SIGNAL \mainALU|Mux140~1_combout\ : std_logic;
SIGNAL \mainALU|Mux140~3_combout\ : std_logic;
SIGNAL \mainALU|Mux140~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~77_sumout\ : std_logic;
SIGNAL \mainALU|Mux140~6_combout\ : std_logic;
SIGNAL \mainALU|Mux140~7_combout\ : std_logic;
SIGNAL \mainALU|Mux133~4_combout\ : std_logic;
SIGNAL \mainALU|Mux63~71_combout\ : std_logic;
SIGNAL \mainALU|Mux133~2_combout\ : std_logic;
SIGNAL \mainALU|Mux127~77_combout\ : std_logic;
SIGNAL \mainALU|Mux133~0_combout\ : std_logic;
SIGNAL \mainALU|Mux133~1_combout\ : std_logic;
SIGNAL \mainALU|Mux133~3_combout\ : std_logic;
SIGNAL \mainALU|Mux133~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~105_sumout\ : std_logic;
SIGNAL \mainALU|Mux133~6_combout\ : std_logic;
SIGNAL \mainALU|Mux133~7_combout\ : std_logic;
SIGNAL \mainALU|Mux134~2_combout\ : std_logic;
SIGNAL \mainALU|Mux134~0_combout\ : std_logic;
SIGNAL \mainALU|Mux134~1_combout\ : std_logic;
SIGNAL \mainALU|Mux134~3_combout\ : std_logic;
SIGNAL \mainALU|Mux134~4_combout\ : std_logic;
SIGNAL \mainALU|Mux134~5_combout\ : std_logic;
SIGNAL \mainALU|Add0~101_sumout\ : std_logic;
SIGNAL \mainALU|Mux134~6_combout\ : std_logic;
SIGNAL \mainALU|Mux134~7_combout\ : std_logic;
SIGNAL \mainALU|Equal0~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~10_combout\ : std_logic;
SIGNAL \branch~1_combout\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \pcAddr[28]~31_combout\ : std_logic;
SIGNAL \Add1~105_sumout\ : std_logic;
SIGNAL \writeData[28]~21_combout\ : std_logic;
SIGNAL \registers|registers[7][28]~q\ : std_logic;
SIGNAL \registers|Mux35~8_combout\ : std_logic;
SIGNAL \registers|Mux35~7_combout\ : std_logic;
SIGNAL \registers|Mux35~9_combout\ : std_logic;
SIGNAL \registers|Mux35~10_combout\ : std_logic;
SIGNAL \registers|Mux35~11_combout\ : std_logic;
SIGNAL \writeData[27]~20_combout\ : std_logic;
SIGNAL \registers|registers[14][27]~q\ : std_logic;
SIGNAL \registers|Mux36~7_combout\ : std_logic;
SIGNAL \registers|Mux36~8_combout\ : std_logic;
SIGNAL \registers|Mux36~9_combout\ : std_logic;
SIGNAL \registers|Mux36~10_combout\ : std_logic;
SIGNAL \registers|Mux36~11_combout\ : std_logic;
SIGNAL \writeData[26]~19_combout\ : std_logic;
SIGNAL \registers|registers[8][26]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][26]~q\ : std_logic;
SIGNAL \registers|Mux37~5_combout\ : std_logic;
SIGNAL \registers|Mux37~6_combout\ : std_logic;
SIGNAL \registers|Mux37~11_combout\ : std_logic;
SIGNAL \writeData[25]~18_combout\ : std_logic;
SIGNAL \registers|registers[9][25]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][25]~q\ : std_logic;
SIGNAL \registers|Mux38~5_combout\ : std_logic;
SIGNAL \registers|Mux38~6_combout\ : std_logic;
SIGNAL \ALUbaseInput[25]~5_combout\ : std_logic;
SIGNAL \mainALU|Mux63~29_combout\ : std_logic;
SIGNAL \mainALU|Mux63~37_combout\ : std_logic;
SIGNAL \mainALU|Mux146~2_combout\ : std_logic;
SIGNAL \mainALU|Mux146~0_combout\ : std_logic;
SIGNAL \mainALU|Mux127~35_combout\ : std_logic;
SIGNAL \mainALU|Mux146~1_combout\ : std_logic;
SIGNAL \mainALU|Mux146~3_combout\ : std_logic;
SIGNAL \mainALU|Mux146~4_combout\ : std_logic;
SIGNAL \mainALU|Mux147~2_combout\ : std_logic;
SIGNAL \mainALU|Mux147~0_combout\ : std_logic;
SIGNAL \mainALU|Mux147~1_combout\ : std_logic;
SIGNAL \mainALU|Mux147~3_combout\ : std_logic;
SIGNAL \mainALU|Mux147~4_combout\ : std_logic;
SIGNAL \mainALU|Equal0~3_combout\ : std_logic;
SIGNAL \mainALU|Equal0~11_combout\ : std_logic;
SIGNAL \pcAddr[22]~25_combout\ : std_logic;
SIGNAL \Add1~81_sumout\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \pcAddr[23]~26_combout\ : std_logic;
SIGNAL \Add1~85_sumout\ : std_logic;
SIGNAL \writeData[23]~16_combout\ : std_logic;
SIGNAL \registers|registers[5][23]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[5][23]~q\ : std_logic;
SIGNAL \registers|Mux40~8_combout\ : std_logic;
SIGNAL \registers|Mux40~9_combout\ : std_logic;
SIGNAL \registers|Mux40~7_combout\ : std_logic;
SIGNAL \registers|Mux40~10_combout\ : std_logic;
SIGNAL \registers|Mux40~11_combout\ : std_logic;
SIGNAL \writeData[22]~15_combout\ : std_logic;
SIGNAL \registers|registers[9][22]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[9][22]~q\ : std_logic;
SIGNAL \registers|Mux41~5_combout\ : std_logic;
SIGNAL \registers|Mux41~6_combout\ : std_logic;
SIGNAL \registers|Mux41~11_combout\ : std_logic;
SIGNAL \writeData[21]~14_combout\ : std_logic;
SIGNAL \registers|registers[12][21]~q\ : std_logic;
SIGNAL \registers|Mux42~8_combout\ : std_logic;
SIGNAL \registers|Mux42~10_combout\ : std_logic;
SIGNAL \registers|Mux42~9_combout\ : std_logic;
SIGNAL \registers|Mux42~11_combout\ : std_logic;
SIGNAL \registers|Mux42~12_combout\ : std_logic;
SIGNAL \writeData[20]~13_combout\ : std_logic;
SIGNAL \registers|registers[9][20]~q\ : std_logic;
SIGNAL \registers|Mux43~5_combout\ : std_logic;
SIGNAL \registers|Mux43~6_combout\ : std_logic;
SIGNAL \registers|Mux43~11_combout\ : std_logic;
SIGNAL \writeData[19]~12_combout\ : std_logic;
SIGNAL \registers|registers[10][19]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[10][19]~q\ : std_logic;
SIGNAL \registers|Mux44~5_combout\ : std_logic;
SIGNAL \registers|Mux44~6_combout\ : std_logic;
SIGNAL \registers|Mux44~11_combout\ : std_logic;
SIGNAL \writeData[17]~10_combout\ : std_logic;
SIGNAL \registers|registers[8][17]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[8][17]~q\ : std_logic;
SIGNAL \registers|Mux46~5_combout\ : std_logic;
SIGNAL \registers|Mux46~6_combout\ : std_logic;
SIGNAL \registers|Mux46~11_combout\ : std_logic;
SIGNAL \writeData[16]~9_combout\ : std_logic;
SIGNAL \registers|registers[3][16]~q\ : std_logic;
SIGNAL \registers|Mux47~9_combout\ : std_logic;
SIGNAL \registers|Mux47~7_combout\ : std_logic;
SIGNAL \registers|Mux47~8_combout\ : std_logic;
SIGNAL \registers|Mux47~10_combout\ : std_logic;
SIGNAL \registers|Mux47~11_combout\ : std_logic;
SIGNAL \writeData[15]~28_combout\ : std_logic;
SIGNAL \registers|registers[23][15]~q\ : std_logic;
SIGNAL \registers|Mux48~3_combout\ : std_logic;
SIGNAL \registers|Mux48~2_combout\ : std_logic;
SIGNAL \registers|Mux48~0_combout\ : std_logic;
SIGNAL \registers|Mux48~1_combout\ : std_logic;
SIGNAL \registers|Mux48~4_combout\ : std_logic;
SIGNAL \registers|Mux48~11_combout\ : std_logic;
SIGNAL \writeData[14]~32_combout\ : std_logic;
SIGNAL \registers|registers[7][14]~q\ : std_logic;
SIGNAL \registers|Mux49~8_combout\ : std_logic;
SIGNAL \registers|Mux49~9_combout\ : std_logic;
SIGNAL \registers|Mux49~7_combout\ : std_logic;
SIGNAL \registers|Mux49~10_combout\ : std_logic;
SIGNAL \registers|Mux49~11_combout\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \pcAddr[31]~34_combout\ : std_logic;
SIGNAL \Add1~114\ : std_logic;
SIGNAL \Add1~117_sumout\ : std_logic;
SIGNAL \writeData[31]~23_combout\ : std_logic;
SIGNAL \registers|registers[1][31]~q\ : std_logic;
SIGNAL \registers|Mux32~9_combout\ : std_logic;
SIGNAL \registers|Mux32~7_combout\ : std_logic;
SIGNAL \registers|Mux32~8_combout\ : std_logic;
SIGNAL \registers|Mux32~10_combout\ : std_logic;
SIGNAL \ALUbaseInput[31]~17_combout\ : std_logic;
SIGNAL \mainALU|Mux128~0_combout\ : std_logic;
SIGNAL \mainALU|Add0~123\ : std_logic;
SIGNAL \mainALU|Add0~131_sumout\ : std_logic;
SIGNAL \mainALU|Add0~129_combout\ : std_logic;
SIGNAL \mainALU|Mux0~35_combout\ : std_logic;
SIGNAL \mainALU|Mux0~36_combout\ : std_logic;
SIGNAL \mainALU|Add0~134_combout\ : std_logic;
SIGNAL \mainALU|Mux64~36_combout\ : std_logic;
SIGNAL \mainALU|Mux64~37_combout\ : std_logic;
SIGNAL \mainALU|Add0~139_combout\ : std_logic;
SIGNAL \mainALU|Mux128~5_combout\ : std_logic;
SIGNAL \mainALU|Mux128~1_combout\ : std_logic;
SIGNAL \program_counter|q[24]~0_combout\ : std_logic;
SIGNAL \pcAddr[12]~12_combout\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \pcAddr[13]~13_combout\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \writeData[13]~36_combout\ : std_logic;
SIGNAL \registers|registers[10][13]~q\ : std_logic;
SIGNAL \registers|Mux50~11_combout\ : std_logic;
SIGNAL \registers|Mux50~5_combout\ : std_logic;
SIGNAL \registers|Mux50~10_combout\ : std_logic;
SIGNAL \writeData[24]~17_combout\ : std_logic;
SIGNAL \registers|registers[10][24]~q\ : std_logic;
SIGNAL \registers|Mux39~5_combout\ : std_logic;
SIGNAL \registers|Mux39~6_combout\ : std_logic;
SIGNAL \ALUbaseInput[24]~20_combout\ : std_logic;
SIGNAL \mainALU|Mux63~27_combout\ : std_logic;
SIGNAL \mainALU|Mux63~28_combout\ : std_logic;
SIGNAL \mainALU|Mux149~2_combout\ : std_logic;
SIGNAL \mainALU|Mux149~0_combout\ : std_logic;
SIGNAL \mainALU|Mux149~1_combout\ : std_logic;
SIGNAL \mainALU|Mux149~3_combout\ : std_logic;
SIGNAL \mainALU|Mux149~4_combout\ : std_logic;
SIGNAL \writeData[10]~48_combout\ : std_logic;
SIGNAL \registers|registers[1][10]~q\ : std_logic;
SIGNAL \registers|Mux53~8_combout\ : std_logic;
SIGNAL \registers|Mux53~7_combout\ : std_logic;
SIGNAL \registers|Mux53~6_combout\ : std_logic;
SIGNAL \registers|Mux53~9_combout\ : std_logic;
SIGNAL \registers|Mux53~10_combout\ : std_logic;
SIGNAL \writeData[9]~52_combout\ : std_logic;
SIGNAL \registers|registers[8][9]~q\ : std_logic;
SIGNAL \registers|Mux54~11_combout\ : std_logic;
SIGNAL \registers|Mux54~5_combout\ : std_logic;
SIGNAL \registers|Mux54~10_combout\ : std_logic;
SIGNAL \writeData[8]~8_combout\ : std_logic;
SIGNAL \registers|registers[16][8]~q\ : std_logic;
SIGNAL \registers|Mux23~0_combout\ : std_logic;
SIGNAL \registers|Mux23~1_combout\ : std_logic;
SIGNAL \registers|Mux23~5_combout\ : std_logic;
SIGNAL \registers|Mux23~7_combout\ : std_logic;
SIGNAL \registers|Mux23~6_combout\ : std_logic;
SIGNAL \registers|Mux23~4_combout\ : std_logic;
SIGNAL \registers|Mux23~9_combout\ : std_logic;
SIGNAL \registers|Mux23~3_combout\ : std_logic;
SIGNAL \registers|Mux23~2_combout\ : std_logic;
SIGNAL \registers|Mux23~10_combout\ : std_logic;
SIGNAL \registers|Mux23~8_combout\ : std_logic;
SIGNAL \pcAddr[8]~8_combout\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \pcAddr[9]~9_combout\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \pcAddr[10]~10_combout\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \pcAddr[11]~11_combout\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \writeData[11]~44_combout\ : std_logic;
SIGNAL \registers|registers[24][11]~q\ : std_logic;
SIGNAL \registers|Mux52~0_combout\ : std_logic;
SIGNAL \registers|Mux52~1_combout\ : std_logic;
SIGNAL \registers|Mux52~3_combout\ : std_logic;
SIGNAL \registers|Mux52~2_combout\ : std_logic;
SIGNAL \registers|Mux52~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[11]~11_combout\ : std_logic;
SIGNAL \mainALU|Add0~46\ : std_logic;
SIGNAL \mainALU|Add0~49_sumout\ : std_logic;
SIGNAL \mainALU|Mux147~5_combout\ : std_logic;
SIGNAL \writeData[12]~40_combout\ : std_logic;
SIGNAL \registers|registers[12][12]~q\ : std_logic;
SIGNAL \registers|Mux51~6_combout\ : std_logic;
SIGNAL \registers|Mux51~7_combout\ : std_logic;
SIGNAL \registers|Mux51~8_combout\ : std_logic;
SIGNAL \registers|Mux51~9_combout\ : std_logic;
SIGNAL \registers|Mux51~10_combout\ : std_logic;
SIGNAL \writeData[18]~11_combout\ : std_logic;
SIGNAL \registers|registers[12][18]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[12][18]~q\ : std_logic;
SIGNAL \registers|Mux45~7_combout\ : std_logic;
SIGNAL \registers|Mux45~9_combout\ : std_logic;
SIGNAL \registers|Mux45~8_combout\ : std_logic;
SIGNAL \registers|Mux45~10_combout\ : std_logic;
SIGNAL \ALUbaseInput[18]~27_combout\ : std_logic;
SIGNAL \mainALU|Mux63~15_combout\ : std_logic;
SIGNAL \mainALU|Mux63~24_combout\ : std_logic;
SIGNAL \mainALU|Mux152~2_combout\ : std_logic;
SIGNAL \mainALU|Mux152~0_combout\ : std_logic;
SIGNAL \mainALU|Mux152~1_combout\ : std_logic;
SIGNAL \mainALU|Mux152~3_combout\ : std_logic;
SIGNAL \mainALU|Mux152~4_combout\ : std_logic;
SIGNAL \mainALU|Mux152~6_combout\ : std_logic;
SIGNAL \writeData[6]~6_combout\ : std_logic;
SIGNAL \registers|registers[28][6]~q\ : std_logic;
SIGNAL \registers|Mux57~0_combout\ : std_logic;
SIGNAL \registers|Mux57~2_combout\ : std_logic;
SIGNAL \registers|Mux57~1_combout\ : std_logic;
SIGNAL \registers|Mux57~3_combout\ : std_logic;
SIGNAL \registers|Mux57~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[6]~29_combout\ : std_logic;
SIGNAL \mainALU|Add0~25_sumout\ : std_logic;
SIGNAL \mainALU|Mux153~5_combout\ : std_logic;
SIGNAL \mainALU|Mux153~6_combout\ : std_logic;
SIGNAL \writeData[5]~5_combout\ : std_logic;
SIGNAL \registers|registers[11][5]~q\ : std_logic;
SIGNAL \registers|Mux58~11_combout\ : std_logic;
SIGNAL \registers|Mux58~5_combout\ : std_logic;
SIGNAL \ALUbaseInput[5]~6_combout\ : std_logic;
SIGNAL \mainALU|Add0~21_sumout\ : std_logic;
SIGNAL \mainALU|Mux154~5_combout\ : std_logic;
SIGNAL \mainALU|Mux154~6_combout\ : std_logic;
SIGNAL \writeData[4]~4_combout\ : std_logic;
SIGNAL \registers|registers[14][4]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[14][4]~q\ : std_logic;
SIGNAL \registers|Mux27~5_combout\ : std_logic;
SIGNAL \registers|Mux27~6_combout\ : std_logic;
SIGNAL \registers|Mux27~7_combout\ : std_logic;
SIGNAL \registers|Mux27~10_combout\ : std_logic;
SIGNAL \registers|Mux27~0_combout\ : std_logic;
SIGNAL \registers|Mux27~3_combout\ : std_logic;
SIGNAL \registers|Mux27~2_combout\ : std_logic;
SIGNAL \registers|Mux27~1_combout\ : std_logic;
SIGNAL \registers|Mux27~9_combout\ : std_logic;
SIGNAL \registers|Mux27~4_combout\ : std_logic;
SIGNAL \registers|Mux27~8_combout\ : std_logic;
SIGNAL \mainALU|Mux155~13_combout\ : std_logic;
SIGNAL \mainALU|Add0~17_sumout\ : std_logic;
SIGNAL \mainALU|Mux0~1_combout\ : std_logic;
SIGNAL \mainALU|Mux155~8_combout\ : std_logic;
SIGNAL \mainALU|Mux64~2_combout\ : std_logic;
SIGNAL \mainALU|Mux155~6_combout\ : std_logic;
SIGNAL \mainALU|Mux127~15_combout\ : std_logic;
SIGNAL \mainALU|Mux155~7_combout\ : std_logic;
SIGNAL \mainALU|Mux63~16_combout\ : std_logic;
SIGNAL \mainALU|Mux155~9_combout\ : std_logic;
SIGNAL \mainALU|Mux155~14_combout\ : std_logic;
SIGNAL \writeData[3]~3_combout\ : std_logic;
SIGNAL \registers|registers[30][3]~feeder_combout\ : std_logic;
SIGNAL \registers|registers[30][3]~q\ : std_logic;
SIGNAL \registers|Mux60~2_combout\ : std_logic;
SIGNAL \registers|Mux60~3_combout\ : std_logic;
SIGNAL \registers|Mux60~1_combout\ : std_logic;
SIGNAL \registers|Mux60~0_combout\ : std_logic;
SIGNAL \registers|Mux60~4_combout\ : std_logic;
SIGNAL \ALUbaseInput[3]~10_combout\ : std_logic;
SIGNAL \mainALU|Mux0~2_combout\ : std_logic;
SIGNAL \mainALU|Mux156~3_combout\ : std_logic;
SIGNAL \mainALU|Mux63~14_combout\ : std_logic;
SIGNAL \mainALU|Mux127~13_combout\ : std_logic;
SIGNAL \mainALU|Mux64~3_combout\ : std_logic;
SIGNAL \mainALU|Mux156~1_combout\ : std_logic;
SIGNAL \mainALU|Mux156~2_combout\ : std_logic;
SIGNAL \mainALU|Mux156~4_combout\ : std_logic;
SIGNAL \mainALU|Mux156~5_combout\ : std_logic;
SIGNAL \mainALU|Mux156~9_combout\ : std_logic;
SIGNAL \pcAddr[1]~1_combout\ : std_logic;
SIGNAL \writeData[1]~1_combout\ : std_logic;
SIGNAL \registers|registers[2][1]~q\ : std_logic;
SIGNAL \registers|Mux62~8_combout\ : std_logic;
SIGNAL \registers|Mux62~7_combout\ : std_logic;
SIGNAL \registers|Mux62~6_combout\ : std_logic;
SIGNAL \registers|Mux62~9_combout\ : std_logic;
SIGNAL \ALUbaseInput[1]~1_combout\ : std_logic;
SIGNAL \mainALU|Add0~6\ : std_logic;
SIGNAL \mainALU|Add0~9_sumout\ : std_logic;
SIGNAL \mainALU|Mux157~0_combout\ : std_logic;
SIGNAL \mainALU|Mux29~0_combout\ : std_logic;
SIGNAL \mainALU|Mux93~0_combout\ : std_logic;
SIGNAL \mainALU|Mux157~3_combout\ : std_logic;
SIGNAL \mainALU|Mux157~7_combout\ : std_logic;
SIGNAL \mainALU|Mux157~1_combout\ : std_logic;
SIGNAL \mainALU|Mux157~2_combout\ : std_logic;
SIGNAL \writeData[0]~0_combout\ : std_logic;
SIGNAL \registers|registers[23][0]~q\ : std_logic;
SIGNAL \registers|Mux63~3_combout\ : std_logic;
SIGNAL \registers|Mux63~2_combout\ : std_logic;
SIGNAL \registers|Mux63~1_combout\ : std_logic;
SIGNAL \registers|Mux63~0_combout\ : std_logic;
SIGNAL \registers|Mux63~4_combout\ : std_logic;
SIGNAL \registers|Mux63~10_combout\ : std_logic;
SIGNAL \writeData[7]~7_combout\ : std_logic;
SIGNAL \registers|registers[11][7]~q\ : std_logic;
SIGNAL \registers|Mux24~4_combout\ : std_logic;
SIGNAL \registers|Mux24~5_combout\ : std_logic;
SIGNAL \registers|Mux24~6_combout\ : std_logic;
SIGNAL \registers|Mux24~7_combout\ : std_logic;
SIGNAL \registers|Mux24~10_combout\ : std_logic;
SIGNAL \registers|Mux24~0_combout\ : std_logic;
SIGNAL \registers|Mux24~3_combout\ : std_logic;
SIGNAL \registers|Mux24~2_combout\ : std_logic;
SIGNAL \registers|Mux24~1_combout\ : std_logic;
SIGNAL \registers|Mux24~9_combout\ : std_logic;
SIGNAL \registers|Mux24~8_combout\ : std_logic;
SIGNAL \pcAddr[7]~7_combout\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \pcAddr[6]~6_combout\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \pcAddr[5]~5_combout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \pcAddr[4]~4_combout\ : std_logic;
SIGNAL \controller|Jr~0_combout\ : std_logic;
SIGNAL \controller|Equal2~0_combout\ : std_logic;
SIGNAL \isJump~0_combout\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \pcAddr[3]~3_combout\ : std_logic;
SIGNAL \controller|Jal~0_combout\ : std_logic;
SIGNAL \writeData[2]~2_combout\ : std_logic;
SIGNAL \registers|registers[14][2]~q\ : std_logic;
SIGNAL \registers|Mux29~5_combout\ : std_logic;
SIGNAL \registers|Mux29~3_combout\ : std_logic;
SIGNAL \registers|Mux29~1_combout\ : std_logic;
SIGNAL \registers|Mux29~0_combout\ : std_logic;
SIGNAL \registers|Mux29~2_combout\ : std_logic;
SIGNAL \registers|Mux29~9_combout\ : std_logic;
SIGNAL \registers|Mux29~4_combout\ : std_logic;
SIGNAL \registers|Mux29~7_combout\ : std_logic;
SIGNAL \registers|Mux29~6_combout\ : std_logic;
SIGNAL \registers|Mux29~10_combout\ : std_logic;
SIGNAL \registers|Mux29~8_combout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \pcAddr[2]~2_combout\ : std_logic;
SIGNAL \controller|Equal0~0_combout\ : std_logic;
SIGNAL \controller|Jr~1_combout\ : std_logic;
SIGNAL \pcAddr[0]~0_combout\ : std_logic;
SIGNAL \controller|Bne~0_combout\ : std_logic;
SIGNAL \controller|Beq~0_combout\ : std_logic;
SIGNAL \instructions|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \program_counter|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registers|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \ALT_INV_writeReg[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[0]~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Jal~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \program_counter|ALT_INV_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mainALU|ALT_INV_Mux159~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux158~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux158~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux157~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux157~3_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[9]~52_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[10]~48_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[11]~44_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~50_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~49_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[12]~40_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~46_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~45_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[13]~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~42_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~41_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux145~4_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[14]~32_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~38_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~37_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[15]~28_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~87_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~83_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux139~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~79_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux137~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~75_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux135~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux130~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux130~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux130~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~143_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux129~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux129~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[30]~24_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~139_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux128~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux128~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~131_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~122_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \memory|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registers|ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[31]~17_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[23]~16_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[15]~15_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[7]~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[27]~13_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[19]~12_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[11]~11_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[3]~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[29]~9_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[21]~8_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[13]~7_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[5]~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[25]~5_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[17]~4_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[16]~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[9]~2_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[1]~1_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[3]~3_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[3]~2_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[0]~1_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[0]~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[0]~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUsrc~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~15_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~15_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~1_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[2]~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux157~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux93~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux157~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux157~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[1]~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux158~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux158~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux158~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux158~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[0]~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~8_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[2]~7_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[1]~6_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[1]~5_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUControl[1]~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~37_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~35_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux159~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~7_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[10]~34_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[9]~33_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[30]~32_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[22]~31_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[14]~30_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[6]~29_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[26]~28_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[18]~27_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[10]~26_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[2]~25_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[28]~24_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[20]~23_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[12]~22_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[4]~21_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[24]~20_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[16]~19_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[8]~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~34_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~33_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux147~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~35_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~34_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux147~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~33_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~32_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux148~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux148~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux148~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~32_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~31_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux148~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux148~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~31_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~30_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux148~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux149~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux149~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux149~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~30_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~29_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux149~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux149~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~29_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~28_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux149~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux150~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux150~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux150~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~28_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~27_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux150~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux150~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~27_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~26_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux150~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~10_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[8]~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux151~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux151~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux151~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~26_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~25_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux151~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux151~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~25_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~24_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux151~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~9_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[7]~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~24_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~23_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~23_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~22_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux152~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~8_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[6]~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~22_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~21_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~21_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~20_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux153~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~7_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[5]~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~20_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~19_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~19_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux154~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~6_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[4]~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~17_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~17_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~16_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~5_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[3]~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux156~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux155~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~16_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~65_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~64_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux139~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~17_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~63_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux139~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[19]~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~62_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~61_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~60_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~62_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~61_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux140~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~16_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~60_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[18]~11_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~59_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~59_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~58_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux141~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~15_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~57_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[17]~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~58_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~57_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~56_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~56_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~55_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~54_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux142~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[16]~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~55_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~54_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~53_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~53_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~52_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux143~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~51_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux144~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux144~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux144~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~52_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~51_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux144~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~50_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~49_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~48_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux144~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~50_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~49_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux144~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~48_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~47_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~46_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux145~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~47_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~46_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux145~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~45_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~44_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~43_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux145~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~45_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~44_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux145~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~43_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~42_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~41_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux146~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux146~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux146~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~42_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~41_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux146~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~40_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~39_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~38_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux146~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~40_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~39_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux146~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~38_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~37_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux147~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux147~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux147~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~37_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux147~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~35_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~74_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~30_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~29_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux131~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~31_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~30_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[27]~20_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~73_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~28_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~27_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~26_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux132~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~29_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~28_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~27_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[26]~19_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~72_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~25_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~24_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[10]~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~78_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux133~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~26_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~25_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[25]~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~71_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~23_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~22_combout\ : std_logic;
SIGNAL \ALT_INV_ALUbaseInput[9]~35_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~77_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux134~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~24_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~23_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[24]~17_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux135~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux135~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~21_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~20_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux135~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~76_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~75_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux135~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~22_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~21_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux135~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[23]~16_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~70_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~69_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~68_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~74_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~73_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux136~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~20_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~72_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[22]~15_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux137~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux137~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~67_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux137~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~71_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~70_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux137~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~19_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~69_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux137~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[21]~14_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~66_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~65_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~64_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~68_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~67_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux138~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~18_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux127~66_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[20]~13_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux139~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux139~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux63~63_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux139~2_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux58~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux59~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux60~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux61~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux62~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux63~11_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \controller|ALT_INV_RegWrite~0_combout\ : std_logic;
SIGNAL \ALT_INV_pcAddr[22]~24_combout\ : std_logic;
SIGNAL \ALT_INV_pcAddr[22]~23_combout\ : std_logic;
SIGNAL \ALT_INV_pcAddr[22]~22_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \program_counter|ALT_INV_q[24]~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Jr~1_combout\ : std_logic;
SIGNAL \ALT_INV_isJump~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Jr~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \ALT_INV_branch~1_combout\ : std_logic;
SIGNAL \ALT_INV_branch~0_combout\ : std_logic;
SIGNAL \controller|ALT_INV_ALUsrc~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[31]~23_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux128~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~37_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~134_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~36_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~35_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~129_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~128_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~127_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~126_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~35_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~34_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~125_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~34_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~33_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Add0~120_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[29]~22_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux130~1_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux66~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~33_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux64~32_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~32_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux0~31_combout\ : std_logic;
SIGNAL \mainALU|ALT_INV_Mux130~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeData[28]~21_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux50~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux51~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux52~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux53~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux54~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux55~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux56~11_combout\ : std_logic;
SIGNAL \registers|ALT_INV_Mux57~11_combout\ : std_logic;

BEGIN

ww_resetn <= resetn;
ww_slow_clk <= slow_clk;
ww_fast_clk <= fast_clk;
pc_out <= ww_pc_out;
inst_out <= ww_inst_out;
read_reg1_out <= ww_read_reg1_out;
read_reg2_out <= ww_read_reg2_out;
write_reg_out <= ww_write_reg_out;
read_data1_out <= ww_read_data1_out;
read_data2_out <= ww_read_data2_out;
write_data_out <= ww_write_data_out;
branch_out <= ww_branch_out;
jump_out <= ww_jump_out;
bneo <= ww_bneo;
beqo <= ww_beqo;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\instructions|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\program_counter|q\(7) & \program_counter|q\(6) & \program_counter|q\(5) & \program_counter|q\(4) & \program_counter|q\(3) & \program_counter|q\(2));

\instructions|altsyncram_component|auto_generated|q_a\(0) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\instructions|altsyncram_component|auto_generated|q_a\(1) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\instructions|altsyncram_component|auto_generated|q_a\(2) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\instructions|altsyncram_component|auto_generated|q_a\(3) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\instructions|altsyncram_component|auto_generated|q_a\(4) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\instructions|altsyncram_component|auto_generated|q_a\(5) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\instructions|altsyncram_component|auto_generated|q_a\(6) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\instructions|altsyncram_component|auto_generated|q_a\(7) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\instructions|altsyncram_component|auto_generated|q_a\(8) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\instructions|altsyncram_component|auto_generated|q_a\(9) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\instructions|altsyncram_component|auto_generated|q_a\(10) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\instructions|altsyncram_component|auto_generated|q_a\(11) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\instructions|altsyncram_component|auto_generated|q_a\(12) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\instructions|altsyncram_component|auto_generated|q_a\(13) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\instructions|altsyncram_component|auto_generated|q_a\(14) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\instructions|altsyncram_component|auto_generated|q_a\(15) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\instructions|altsyncram_component|auto_generated|q_a\(16) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\instructions|altsyncram_component|auto_generated|q_a\(17) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\instructions|altsyncram_component|auto_generated|q_a\(18) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\instructions|altsyncram_component|auto_generated|q_a\(19) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\instructions|altsyncram_component|auto_generated|q_a\(20) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\instructions|altsyncram_component|auto_generated|q_a\(21) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\instructions|altsyncram_component|auto_generated|q_a\(22) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\instructions|altsyncram_component|auto_generated|q_a\(23) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\instructions|altsyncram_component|auto_generated|q_a\(24) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\instructions|altsyncram_component|auto_generated|q_a\(25) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\instructions|altsyncram_component|auto_generated|q_a\(26) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\instructions|altsyncram_component|auto_generated|q_a\(27) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\instructions|altsyncram_component|auto_generated|q_a\(28) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\instructions|altsyncram_component|auto_generated|q_a\(29) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\instructions|altsyncram_component|auto_generated|q_a\(30) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\instructions|altsyncram_component|auto_generated|q_a\(31) <= \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \registers|Mux52~10_combout\ & \registers|Mux53~10_combout\ & \registers|Mux54~10_combout\ & \registers|Mux55~10_combout\ & 
\registers|Mux56~10_combout\ & \registers|Mux57~10_combout\ & \registers|Mux58~10_combout\ & \registers|Mux59~10_combout\ & \registers|Mux60~10_combout\ & \registers|Mux61~10_combout\ & \registers|Mux62~10_combout\ & \registers|Mux63~10_combout\);

\memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mainALU|Mux152~6_combout\ & \mainALU|Mux153~6_combout\ & \mainALU|Mux154~6_combout\ & \mainALU|Mux155~14_combout\ & \mainALU|Mux156~9_combout\ & \mainALU|Mux157~2_combout\);

\memory|altsyncram_component|auto_generated|q_a\(0) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memory|altsyncram_component|auto_generated|q_a\(1) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memory|altsyncram_component|auto_generated|q_a\(2) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memory|altsyncram_component|auto_generated|q_a\(3) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memory|altsyncram_component|auto_generated|q_a\(4) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memory|altsyncram_component|auto_generated|q_a\(5) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memory|altsyncram_component|auto_generated|q_a\(6) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memory|altsyncram_component|auto_generated|q_a\(7) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\memory|altsyncram_component|auto_generated|q_a\(8) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\memory|altsyncram_component|auto_generated|q_a\(9) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\memory|altsyncram_component|auto_generated|q_a\(10) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\memory|altsyncram_component|auto_generated|q_a\(11) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\registers|Mux32~11_combout\ & \registers|Mux33~11_combout\ & \registers|Mux34~11_combout\ & \registers|Mux35~11_combout\ & \registers|Mux36~11_combout\ & 
\registers|Mux37~11_combout\ & \registers|Mux38~11_combout\ & \registers|Mux39~11_combout\ & \registers|Mux40~11_combout\ & \registers|Mux41~11_combout\ & \registers|Mux42~12_combout\ & \registers|Mux43~11_combout\ & \registers|Mux44~11_combout\ & 
\registers|Mux45~11_combout\ & \registers|Mux46~11_combout\ & \registers|Mux47~11_combout\ & \registers|Mux48~11_combout\ & \registers|Mux49~11_combout\ & \registers|Mux50~10_combout\ & \registers|Mux51~10_combout\);

\memory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mainALU|Mux152~6_combout\ & \mainALU|Mux153~6_combout\ & \mainALU|Mux154~6_combout\ & \mainALU|Mux155~14_combout\ & \mainALU|Mux156~9_combout\ & \mainALU|Mux157~2_combout\);

\memory|altsyncram_component|auto_generated|q_a\(12) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\memory|altsyncram_component|auto_generated|q_a\(13) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\memory|altsyncram_component|auto_generated|q_a\(14) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\memory|altsyncram_component|auto_generated|q_a\(15) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\memory|altsyncram_component|auto_generated|q_a\(16) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\memory|altsyncram_component|auto_generated|q_a\(17) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\memory|altsyncram_component|auto_generated|q_a\(18) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\memory|altsyncram_component|auto_generated|q_a\(19) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\memory|altsyncram_component|auto_generated|q_a\(20) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\memory|altsyncram_component|auto_generated|q_a\(21) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\memory|altsyncram_component|auto_generated|q_a\(22) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\memory|altsyncram_component|auto_generated|q_a\(23) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\memory|altsyncram_component|auto_generated|q_a\(24) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\memory|altsyncram_component|auto_generated|q_a\(25) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\memory|altsyncram_component|auto_generated|q_a\(26) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\memory|altsyncram_component|auto_generated|q_a\(27) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\memory|altsyncram_component|auto_generated|q_a\(28) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\memory|altsyncram_component|auto_generated|q_a\(29) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);
\memory|altsyncram_component|auto_generated|q_a\(30) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(18);
\memory|altsyncram_component|auto_generated|q_a\(31) <= \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(19);
\registers|ALT_INV_registers[15][8]~q\ <= NOT \registers|registers[15][8]~q\;
\registers|ALT_INV_registers[14][8]~q\ <= NOT \registers|registers[14][8]~q\;
\registers|ALT_INV_registers[13][8]~q\ <= NOT \registers|registers[13][8]~q\;
\registers|ALT_INV_registers[12][8]~q\ <= NOT \registers|registers[12][8]~q\;
\registers|ALT_INV_Mux23~4_combout\ <= NOT \registers|Mux23~4_combout\;
\registers|ALT_INV_registers[11][8]~q\ <= NOT \registers|registers[11][8]~q\;
\registers|ALT_INV_registers[10][8]~q\ <= NOT \registers|registers[10][8]~q\;
\registers|ALT_INV_registers[9][8]~q\ <= NOT \registers|registers[9][8]~q\;
\registers|ALT_INV_registers[8][8]~q\ <= NOT \registers|registers[8][8]~q\;
\registers|ALT_INV_Mux23~3_combout\ <= NOT \registers|Mux23~3_combout\;
\registers|ALT_INV_registers[31][8]~q\ <= NOT \registers|registers[31][8]~q\;
\registers|ALT_INV_registers[27][8]~q\ <= NOT \registers|registers[27][8]~q\;
\registers|ALT_INV_registers[23][8]~q\ <= NOT \registers|registers[23][8]~q\;
\registers|ALT_INV_registers[19][8]~q\ <= NOT \registers|registers[19][8]~q\;
\registers|ALT_INV_Mux23~2_combout\ <= NOT \registers|Mux23~2_combout\;
\registers|ALT_INV_registers[30][8]~q\ <= NOT \registers|registers[30][8]~q\;
\registers|ALT_INV_registers[26][8]~q\ <= NOT \registers|registers[26][8]~q\;
\registers|ALT_INV_registers[22][8]~q\ <= NOT \registers|registers[22][8]~q\;
\registers|ALT_INV_registers[18][8]~q\ <= NOT \registers|registers[18][8]~q\;
\registers|ALT_INV_Mux23~1_combout\ <= NOT \registers|Mux23~1_combout\;
\registers|ALT_INV_registers[29][8]~q\ <= NOT \registers|registers[29][8]~q\;
\registers|ALT_INV_registers[25][8]~q\ <= NOT \registers|registers[25][8]~q\;
\registers|ALT_INV_registers[21][8]~q\ <= NOT \registers|registers[21][8]~q\;
\registers|ALT_INV_registers[17][8]~q\ <= NOT \registers|registers[17][8]~q\;
\registers|ALT_INV_Mux23~0_combout\ <= NOT \registers|Mux23~0_combout\;
\registers|ALT_INV_registers[28][8]~q\ <= NOT \registers|registers[28][8]~q\;
\registers|ALT_INV_registers[24][8]~q\ <= NOT \registers|registers[24][8]~q\;
\registers|ALT_INV_registers[20][8]~q\ <= NOT \registers|registers[20][8]~q\;
\registers|ALT_INV_registers[16][8]~q\ <= NOT \registers|registers[16][8]~q\;
\registers|ALT_INV_Mux24~8_combout\ <= NOT \registers|Mux24~8_combout\;
\registers|ALT_INV_Mux24~7_combout\ <= NOT \registers|Mux24~7_combout\;
\registers|ALT_INV_registers[3][7]~q\ <= NOT \registers|registers[3][7]~q\;
\registers|ALT_INV_registers[2][7]~q\ <= NOT \registers|registers[2][7]~q\;
\registers|ALT_INV_registers[1][7]~q\ <= NOT \registers|registers[1][7]~q\;
\registers|ALT_INV_registers[0][7]~q\ <= NOT \registers|registers[0][7]~q\;
\registers|ALT_INV_Mux24~6_combout\ <= NOT \registers|Mux24~6_combout\;
\registers|ALT_INV_registers[7][7]~q\ <= NOT \registers|registers[7][7]~q\;
\registers|ALT_INV_registers[6][7]~q\ <= NOT \registers|registers[6][7]~q\;
\registers|ALT_INV_registers[5][7]~q\ <= NOT \registers|registers[5][7]~q\;
\registers|ALT_INV_registers[4][7]~q\ <= NOT \registers|registers[4][7]~q\;
\registers|ALT_INV_Mux24~5_combout\ <= NOT \registers|Mux24~5_combout\;
\registers|ALT_INV_registers[15][7]~q\ <= NOT \registers|registers[15][7]~q\;
\registers|ALT_INV_registers[14][7]~q\ <= NOT \registers|registers[14][7]~q\;
\registers|ALT_INV_registers[13][7]~q\ <= NOT \registers|registers[13][7]~q\;
\registers|ALT_INV_registers[12][7]~q\ <= NOT \registers|registers[12][7]~q\;
\registers|ALT_INV_Mux24~4_combout\ <= NOT \registers|Mux24~4_combout\;
\registers|ALT_INV_registers[11][7]~q\ <= NOT \registers|registers[11][7]~q\;
\registers|ALT_INV_registers[10][7]~q\ <= NOT \registers|registers[10][7]~q\;
\registers|ALT_INV_registers[9][7]~q\ <= NOT \registers|registers[9][7]~q\;
\registers|ALT_INV_registers[8][7]~q\ <= NOT \registers|registers[8][7]~q\;
\registers|ALT_INV_Mux24~3_combout\ <= NOT \registers|Mux24~3_combout\;
\registers|ALT_INV_registers[31][7]~q\ <= NOT \registers|registers[31][7]~q\;
\registers|ALT_INV_registers[27][7]~q\ <= NOT \registers|registers[27][7]~q\;
\registers|ALT_INV_registers[23][7]~q\ <= NOT \registers|registers[23][7]~q\;
\registers|ALT_INV_registers[19][7]~q\ <= NOT \registers|registers[19][7]~q\;
\registers|ALT_INV_Mux24~2_combout\ <= NOT \registers|Mux24~2_combout\;
\registers|ALT_INV_registers[30][7]~q\ <= NOT \registers|registers[30][7]~q\;
\registers|ALT_INV_registers[26][7]~q\ <= NOT \registers|registers[26][7]~q\;
\registers|ALT_INV_registers[22][7]~q\ <= NOT \registers|registers[22][7]~q\;
\registers|ALT_INV_registers[18][7]~q\ <= NOT \registers|registers[18][7]~q\;
\registers|ALT_INV_Mux24~1_combout\ <= NOT \registers|Mux24~1_combout\;
\registers|ALT_INV_registers[29][7]~q\ <= NOT \registers|registers[29][7]~q\;
\registers|ALT_INV_registers[25][7]~q\ <= NOT \registers|registers[25][7]~q\;
\registers|ALT_INV_registers[21][7]~q\ <= NOT \registers|registers[21][7]~q\;
\registers|ALT_INV_registers[17][7]~q\ <= NOT \registers|registers[17][7]~q\;
\registers|ALT_INV_Mux24~0_combout\ <= NOT \registers|Mux24~0_combout\;
\registers|ALT_INV_registers[28][7]~q\ <= NOT \registers|registers[28][7]~q\;
\registers|ALT_INV_registers[24][7]~q\ <= NOT \registers|registers[24][7]~q\;
\registers|ALT_INV_registers[20][7]~q\ <= NOT \registers|registers[20][7]~q\;
\registers|ALT_INV_registers[16][7]~q\ <= NOT \registers|registers[16][7]~q\;
\registers|ALT_INV_Mux25~8_combout\ <= NOT \registers|Mux25~8_combout\;
\registers|ALT_INV_Mux25~7_combout\ <= NOT \registers|Mux25~7_combout\;
\registers|ALT_INV_registers[3][6]~q\ <= NOT \registers|registers[3][6]~q\;
\registers|ALT_INV_registers[2][6]~q\ <= NOT \registers|registers[2][6]~q\;
\registers|ALT_INV_registers[1][6]~q\ <= NOT \registers|registers[1][6]~q\;
\registers|ALT_INV_registers[0][6]~q\ <= NOT \registers|registers[0][6]~q\;
\registers|ALT_INV_Mux25~6_combout\ <= NOT \registers|Mux25~6_combout\;
\registers|ALT_INV_registers[7][6]~q\ <= NOT \registers|registers[7][6]~q\;
\registers|ALT_INV_registers[6][6]~q\ <= NOT \registers|registers[6][6]~q\;
\registers|ALT_INV_registers[5][6]~q\ <= NOT \registers|registers[5][6]~q\;
\registers|ALT_INV_registers[4][6]~q\ <= NOT \registers|registers[4][6]~q\;
\registers|ALT_INV_Mux25~5_combout\ <= NOT \registers|Mux25~5_combout\;
\registers|ALT_INV_registers[15][6]~q\ <= NOT \registers|registers[15][6]~q\;
\registers|ALT_INV_registers[14][6]~q\ <= NOT \registers|registers[14][6]~q\;
\registers|ALT_INV_registers[13][6]~q\ <= NOT \registers|registers[13][6]~q\;
\registers|ALT_INV_registers[12][6]~q\ <= NOT \registers|registers[12][6]~q\;
\registers|ALT_INV_Mux25~4_combout\ <= NOT \registers|Mux25~4_combout\;
\registers|ALT_INV_registers[11][6]~q\ <= NOT \registers|registers[11][6]~q\;
\registers|ALT_INV_registers[10][6]~q\ <= NOT \registers|registers[10][6]~q\;
\registers|ALT_INV_registers[9][6]~q\ <= NOT \registers|registers[9][6]~q\;
\registers|ALT_INV_registers[8][6]~q\ <= NOT \registers|registers[8][6]~q\;
\registers|ALT_INV_Mux25~3_combout\ <= NOT \registers|Mux25~3_combout\;
\registers|ALT_INV_registers[31][6]~q\ <= NOT \registers|registers[31][6]~q\;
\registers|ALT_INV_registers[27][6]~q\ <= NOT \registers|registers[27][6]~q\;
\registers|ALT_INV_registers[23][6]~q\ <= NOT \registers|registers[23][6]~q\;
\registers|ALT_INV_registers[19][6]~q\ <= NOT \registers|registers[19][6]~q\;
\registers|ALT_INV_Mux25~2_combout\ <= NOT \registers|Mux25~2_combout\;
\registers|ALT_INV_registers[30][6]~q\ <= NOT \registers|registers[30][6]~q\;
\registers|ALT_INV_registers[26][6]~q\ <= NOT \registers|registers[26][6]~q\;
\registers|ALT_INV_registers[22][6]~q\ <= NOT \registers|registers[22][6]~q\;
\registers|ALT_INV_registers[18][6]~q\ <= NOT \registers|registers[18][6]~q\;
\registers|ALT_INV_Mux25~1_combout\ <= NOT \registers|Mux25~1_combout\;
\registers|ALT_INV_registers[29][6]~q\ <= NOT \registers|registers[29][6]~q\;
\registers|ALT_INV_registers[25][6]~q\ <= NOT \registers|registers[25][6]~q\;
\registers|ALT_INV_registers[21][6]~q\ <= NOT \registers|registers[21][6]~q\;
\registers|ALT_INV_registers[17][6]~q\ <= NOT \registers|registers[17][6]~q\;
\registers|ALT_INV_Mux25~0_combout\ <= NOT \registers|Mux25~0_combout\;
\registers|ALT_INV_registers[28][6]~q\ <= NOT \registers|registers[28][6]~q\;
\registers|ALT_INV_registers[24][6]~q\ <= NOT \registers|registers[24][6]~q\;
\registers|ALT_INV_registers[20][6]~q\ <= NOT \registers|registers[20][6]~q\;
\registers|ALT_INV_registers[16][6]~q\ <= NOT \registers|registers[16][6]~q\;
\registers|ALT_INV_Mux26~8_combout\ <= NOT \registers|Mux26~8_combout\;
\registers|ALT_INV_Mux26~7_combout\ <= NOT \registers|Mux26~7_combout\;
\registers|ALT_INV_registers[3][5]~q\ <= NOT \registers|registers[3][5]~q\;
\registers|ALT_INV_registers[2][5]~q\ <= NOT \registers|registers[2][5]~q\;
\registers|ALT_INV_registers[1][5]~q\ <= NOT \registers|registers[1][5]~q\;
\registers|ALT_INV_registers[0][5]~q\ <= NOT \registers|registers[0][5]~q\;
\registers|ALT_INV_Mux26~6_combout\ <= NOT \registers|Mux26~6_combout\;
\registers|ALT_INV_registers[7][5]~q\ <= NOT \registers|registers[7][5]~q\;
\registers|ALT_INV_registers[6][5]~q\ <= NOT \registers|registers[6][5]~q\;
\registers|ALT_INV_registers[5][5]~q\ <= NOT \registers|registers[5][5]~q\;
\registers|ALT_INV_registers[4][5]~q\ <= NOT \registers|registers[4][5]~q\;
\registers|ALT_INV_Mux26~5_combout\ <= NOT \registers|Mux26~5_combout\;
\registers|ALT_INV_registers[15][5]~q\ <= NOT \registers|registers[15][5]~q\;
\registers|ALT_INV_registers[14][5]~q\ <= NOT \registers|registers[14][5]~q\;
\registers|ALT_INV_registers[13][5]~q\ <= NOT \registers|registers[13][5]~q\;
\registers|ALT_INV_registers[12][5]~q\ <= NOT \registers|registers[12][5]~q\;
\registers|ALT_INV_registers[4][11]~q\ <= NOT \registers|registers[4][11]~q\;
\registers|ALT_INV_Mux20~5_combout\ <= NOT \registers|Mux20~5_combout\;
\registers|ALT_INV_registers[15][11]~q\ <= NOT \registers|registers[15][11]~q\;
\registers|ALT_INV_registers[14][11]~q\ <= NOT \registers|registers[14][11]~q\;
\registers|ALT_INV_registers[13][11]~q\ <= NOT \registers|registers[13][11]~q\;
\registers|ALT_INV_registers[12][11]~q\ <= NOT \registers|registers[12][11]~q\;
\registers|ALT_INV_Mux20~4_combout\ <= NOT \registers|Mux20~4_combout\;
\registers|ALT_INV_registers[11][11]~q\ <= NOT \registers|registers[11][11]~q\;
\registers|ALT_INV_registers[10][11]~q\ <= NOT \registers|registers[10][11]~q\;
\registers|ALT_INV_registers[9][11]~q\ <= NOT \registers|registers[9][11]~q\;
\registers|ALT_INV_registers[8][11]~q\ <= NOT \registers|registers[8][11]~q\;
\registers|ALT_INV_Mux20~3_combout\ <= NOT \registers|Mux20~3_combout\;
\registers|ALT_INV_registers[31][11]~q\ <= NOT \registers|registers[31][11]~q\;
\registers|ALT_INV_registers[27][11]~q\ <= NOT \registers|registers[27][11]~q\;
\registers|ALT_INV_registers[23][11]~q\ <= NOT \registers|registers[23][11]~q\;
\registers|ALT_INV_registers[19][11]~q\ <= NOT \registers|registers[19][11]~q\;
\registers|ALT_INV_Mux20~2_combout\ <= NOT \registers|Mux20~2_combout\;
\registers|ALT_INV_registers[30][11]~q\ <= NOT \registers|registers[30][11]~q\;
\registers|ALT_INV_registers[26][11]~q\ <= NOT \registers|registers[26][11]~q\;
\registers|ALT_INV_registers[22][11]~q\ <= NOT \registers|registers[22][11]~q\;
\registers|ALT_INV_registers[18][11]~q\ <= NOT \registers|registers[18][11]~q\;
\registers|ALT_INV_Mux20~1_combout\ <= NOT \registers|Mux20~1_combout\;
\registers|ALT_INV_registers[29][11]~q\ <= NOT \registers|registers[29][11]~q\;
\registers|ALT_INV_registers[25][11]~q\ <= NOT \registers|registers[25][11]~q\;
\registers|ALT_INV_registers[21][11]~q\ <= NOT \registers|registers[21][11]~q\;
\registers|ALT_INV_registers[17][11]~q\ <= NOT \registers|registers[17][11]~q\;
\registers|ALT_INV_Mux20~0_combout\ <= NOT \registers|Mux20~0_combout\;
\registers|ALT_INV_registers[28][11]~q\ <= NOT \registers|registers[28][11]~q\;
\registers|ALT_INV_registers[24][11]~q\ <= NOT \registers|registers[24][11]~q\;
\registers|ALT_INV_registers[20][11]~q\ <= NOT \registers|registers[20][11]~q\;
\registers|ALT_INV_registers[16][11]~q\ <= NOT \registers|registers[16][11]~q\;
\registers|ALT_INV_Mux21~8_combout\ <= NOT \registers|Mux21~8_combout\;
\registers|ALT_INV_Mux21~7_combout\ <= NOT \registers|Mux21~7_combout\;
\registers|ALT_INV_registers[3][10]~q\ <= NOT \registers|registers[3][10]~q\;
\registers|ALT_INV_registers[2][10]~q\ <= NOT \registers|registers[2][10]~q\;
\registers|ALT_INV_registers[1][10]~q\ <= NOT \registers|registers[1][10]~q\;
\registers|ALT_INV_registers[0][10]~q\ <= NOT \registers|registers[0][10]~q\;
\registers|ALT_INV_Mux21~6_combout\ <= NOT \registers|Mux21~6_combout\;
\registers|ALT_INV_registers[7][10]~q\ <= NOT \registers|registers[7][10]~q\;
\registers|ALT_INV_registers[6][10]~q\ <= NOT \registers|registers[6][10]~q\;
\registers|ALT_INV_registers[5][10]~q\ <= NOT \registers|registers[5][10]~q\;
\registers|ALT_INV_registers[4][10]~q\ <= NOT \registers|registers[4][10]~q\;
\registers|ALT_INV_Mux21~5_combout\ <= NOT \registers|Mux21~5_combout\;
\registers|ALT_INV_registers[15][10]~q\ <= NOT \registers|registers[15][10]~q\;
\registers|ALT_INV_registers[14][10]~q\ <= NOT \registers|registers[14][10]~q\;
\registers|ALT_INV_registers[13][10]~q\ <= NOT \registers|registers[13][10]~q\;
\registers|ALT_INV_registers[12][10]~q\ <= NOT \registers|registers[12][10]~q\;
\registers|ALT_INV_Mux21~4_combout\ <= NOT \registers|Mux21~4_combout\;
\registers|ALT_INV_registers[11][10]~q\ <= NOT \registers|registers[11][10]~q\;
\registers|ALT_INV_registers[10][10]~q\ <= NOT \registers|registers[10][10]~q\;
\registers|ALT_INV_registers[9][10]~q\ <= NOT \registers|registers[9][10]~q\;
\registers|ALT_INV_registers[8][10]~q\ <= NOT \registers|registers[8][10]~q\;
\registers|ALT_INV_Mux21~3_combout\ <= NOT \registers|Mux21~3_combout\;
\registers|ALT_INV_registers[31][10]~q\ <= NOT \registers|registers[31][10]~q\;
\registers|ALT_INV_registers[27][10]~q\ <= NOT \registers|registers[27][10]~q\;
\registers|ALT_INV_registers[23][10]~q\ <= NOT \registers|registers[23][10]~q\;
\registers|ALT_INV_registers[19][10]~q\ <= NOT \registers|registers[19][10]~q\;
\registers|ALT_INV_Mux21~2_combout\ <= NOT \registers|Mux21~2_combout\;
\registers|ALT_INV_registers[30][10]~q\ <= NOT \registers|registers[30][10]~q\;
\registers|ALT_INV_registers[26][10]~q\ <= NOT \registers|registers[26][10]~q\;
\registers|ALT_INV_registers[22][10]~q\ <= NOT \registers|registers[22][10]~q\;
\registers|ALT_INV_registers[18][10]~q\ <= NOT \registers|registers[18][10]~q\;
\registers|ALT_INV_Mux21~1_combout\ <= NOT \registers|Mux21~1_combout\;
\registers|ALT_INV_registers[29][10]~q\ <= NOT \registers|registers[29][10]~q\;
\registers|ALT_INV_registers[25][10]~q\ <= NOT \registers|registers[25][10]~q\;
\registers|ALT_INV_registers[21][10]~q\ <= NOT \registers|registers[21][10]~q\;
\registers|ALT_INV_registers[17][10]~q\ <= NOT \registers|registers[17][10]~q\;
\registers|ALT_INV_Mux21~0_combout\ <= NOT \registers|Mux21~0_combout\;
\registers|ALT_INV_registers[28][10]~q\ <= NOT \registers|registers[28][10]~q\;
\registers|ALT_INV_registers[24][10]~q\ <= NOT \registers|registers[24][10]~q\;
\registers|ALT_INV_registers[20][10]~q\ <= NOT \registers|registers[20][10]~q\;
\registers|ALT_INV_registers[16][10]~q\ <= NOT \registers|registers[16][10]~q\;
\registers|ALT_INV_Mux22~10_combout\ <= NOT \registers|Mux22~10_combout\;
\registers|ALT_INV_Mux22~9_combout\ <= NOT \registers|Mux22~9_combout\;
\registers|ALT_INV_Mux22~8_combout\ <= NOT \registers|Mux22~8_combout\;
\registers|ALT_INV_registers[3][9]~q\ <= NOT \registers|registers[3][9]~q\;
\registers|ALT_INV_registers[2][9]~q\ <= NOT \registers|registers[2][9]~q\;
\registers|ALT_INV_registers[1][9]~q\ <= NOT \registers|registers[1][9]~q\;
\registers|ALT_INV_registers[0][9]~q\ <= NOT \registers|registers[0][9]~q\;
\registers|ALT_INV_Mux22~7_combout\ <= NOT \registers|Mux22~7_combout\;
\registers|ALT_INV_registers[7][9]~q\ <= NOT \registers|registers[7][9]~q\;
\registers|ALT_INV_registers[6][9]~q\ <= NOT \registers|registers[6][9]~q\;
\registers|ALT_INV_registers[5][9]~q\ <= NOT \registers|registers[5][9]~q\;
\registers|ALT_INV_registers[4][9]~q\ <= NOT \registers|registers[4][9]~q\;
\registers|ALT_INV_Mux22~6_combout\ <= NOT \registers|Mux22~6_combout\;
\registers|ALT_INV_registers[15][9]~q\ <= NOT \registers|registers[15][9]~q\;
\registers|ALT_INV_registers[14][9]~q\ <= NOT \registers|registers[14][9]~q\;
\registers|ALT_INV_registers[13][9]~q\ <= NOT \registers|registers[13][9]~q\;
\registers|ALT_INV_registers[12][9]~q\ <= NOT \registers|registers[12][9]~q\;
\registers|ALT_INV_Mux22~5_combout\ <= NOT \registers|Mux22~5_combout\;
\registers|ALT_INV_registers[11][9]~q\ <= NOT \registers|registers[11][9]~q\;
\registers|ALT_INV_registers[10][9]~q\ <= NOT \registers|registers[10][9]~q\;
\registers|ALT_INV_registers[9][9]~q\ <= NOT \registers|registers[9][9]~q\;
\registers|ALT_INV_registers[8][9]~q\ <= NOT \registers|registers[8][9]~q\;
\registers|ALT_INV_Mux22~4_combout\ <= NOT \registers|Mux22~4_combout\;
\registers|ALT_INV_Mux22~3_combout\ <= NOT \registers|Mux22~3_combout\;
\registers|ALT_INV_registers[31][9]~q\ <= NOT \registers|registers[31][9]~q\;
\registers|ALT_INV_registers[27][9]~q\ <= NOT \registers|registers[27][9]~q\;
\registers|ALT_INV_registers[23][9]~q\ <= NOT \registers|registers[23][9]~q\;
\registers|ALT_INV_registers[19][9]~q\ <= NOT \registers|registers[19][9]~q\;
\registers|ALT_INV_Mux22~2_combout\ <= NOT \registers|Mux22~2_combout\;
\registers|ALT_INV_registers[30][9]~q\ <= NOT \registers|registers[30][9]~q\;
\registers|ALT_INV_registers[26][9]~q\ <= NOT \registers|registers[26][9]~q\;
\registers|ALT_INV_registers[22][9]~q\ <= NOT \registers|registers[22][9]~q\;
\registers|ALT_INV_registers[18][9]~q\ <= NOT \registers|registers[18][9]~q\;
\registers|ALT_INV_Mux22~1_combout\ <= NOT \registers|Mux22~1_combout\;
\registers|ALT_INV_registers[29][9]~q\ <= NOT \registers|registers[29][9]~q\;
\registers|ALT_INV_registers[25][9]~q\ <= NOT \registers|registers[25][9]~q\;
\registers|ALT_INV_registers[21][9]~q\ <= NOT \registers|registers[21][9]~q\;
\registers|ALT_INV_registers[17][9]~q\ <= NOT \registers|registers[17][9]~q\;
\registers|ALT_INV_Mux22~0_combout\ <= NOT \registers|Mux22~0_combout\;
\registers|ALT_INV_registers[28][9]~q\ <= NOT \registers|registers[28][9]~q\;
\registers|ALT_INV_registers[24][9]~q\ <= NOT \registers|registers[24][9]~q\;
\registers|ALT_INV_registers[20][9]~q\ <= NOT \registers|registers[20][9]~q\;
\registers|ALT_INV_registers[16][9]~q\ <= NOT \registers|registers[16][9]~q\;
\registers|ALT_INV_Mux23~8_combout\ <= NOT \registers|Mux23~8_combout\;
\registers|ALT_INV_Mux23~7_combout\ <= NOT \registers|Mux23~7_combout\;
\registers|ALT_INV_registers[3][8]~q\ <= NOT \registers|registers[3][8]~q\;
\registers|ALT_INV_registers[2][8]~q\ <= NOT \registers|registers[2][8]~q\;
\registers|ALT_INV_registers[1][8]~q\ <= NOT \registers|registers[1][8]~q\;
\registers|ALT_INV_registers[0][8]~q\ <= NOT \registers|registers[0][8]~q\;
\registers|ALT_INV_Mux23~6_combout\ <= NOT \registers|Mux23~6_combout\;
\registers|ALT_INV_registers[7][8]~q\ <= NOT \registers|registers[7][8]~q\;
\registers|ALT_INV_registers[6][8]~q\ <= NOT \registers|registers[6][8]~q\;
\registers|ALT_INV_registers[5][8]~q\ <= NOT \registers|registers[5][8]~q\;
\registers|ALT_INV_registers[4][8]~q\ <= NOT \registers|registers[4][8]~q\;
\registers|ALT_INV_Mux23~5_combout\ <= NOT \registers|Mux23~5_combout\;
\registers|ALT_INV_Mux17~6_combout\ <= NOT \registers|Mux17~6_combout\;
\registers|ALT_INV_registers[7][14]~q\ <= NOT \registers|registers[7][14]~q\;
\registers|ALT_INV_registers[6][14]~q\ <= NOT \registers|registers[6][14]~q\;
\registers|ALT_INV_registers[5][14]~q\ <= NOT \registers|registers[5][14]~q\;
\registers|ALT_INV_registers[4][14]~q\ <= NOT \registers|registers[4][14]~q\;
\registers|ALT_INV_Mux17~5_combout\ <= NOT \registers|Mux17~5_combout\;
\registers|ALT_INV_registers[15][14]~q\ <= NOT \registers|registers[15][14]~q\;
\registers|ALT_INV_registers[14][14]~q\ <= NOT \registers|registers[14][14]~q\;
\registers|ALT_INV_registers[13][14]~q\ <= NOT \registers|registers[13][14]~q\;
\registers|ALT_INV_registers[12][14]~q\ <= NOT \registers|registers[12][14]~q\;
\registers|ALT_INV_Mux17~4_combout\ <= NOT \registers|Mux17~4_combout\;
\registers|ALT_INV_registers[11][14]~q\ <= NOT \registers|registers[11][14]~q\;
\registers|ALT_INV_registers[10][14]~q\ <= NOT \registers|registers[10][14]~q\;
\registers|ALT_INV_registers[9][14]~q\ <= NOT \registers|registers[9][14]~q\;
\registers|ALT_INV_registers[8][14]~q\ <= NOT \registers|registers[8][14]~q\;
\registers|ALT_INV_Mux17~3_combout\ <= NOT \registers|Mux17~3_combout\;
\registers|ALT_INV_registers[31][14]~q\ <= NOT \registers|registers[31][14]~q\;
\registers|ALT_INV_registers[27][14]~q\ <= NOT \registers|registers[27][14]~q\;
\registers|ALT_INV_registers[23][14]~q\ <= NOT \registers|registers[23][14]~q\;
\registers|ALT_INV_registers[19][14]~q\ <= NOT \registers|registers[19][14]~q\;
\registers|ALT_INV_Mux17~2_combout\ <= NOT \registers|Mux17~2_combout\;
\registers|ALT_INV_registers[30][14]~q\ <= NOT \registers|registers[30][14]~q\;
\registers|ALT_INV_registers[26][14]~q\ <= NOT \registers|registers[26][14]~q\;
\registers|ALT_INV_registers[22][14]~q\ <= NOT \registers|registers[22][14]~q\;
\registers|ALT_INV_registers[18][14]~q\ <= NOT \registers|registers[18][14]~q\;
\registers|ALT_INV_Mux17~1_combout\ <= NOT \registers|Mux17~1_combout\;
\registers|ALT_INV_registers[29][14]~q\ <= NOT \registers|registers[29][14]~q\;
\registers|ALT_INV_registers[25][14]~q\ <= NOT \registers|registers[25][14]~q\;
\registers|ALT_INV_registers[21][14]~q\ <= NOT \registers|registers[21][14]~q\;
\registers|ALT_INV_registers[17][14]~q\ <= NOT \registers|registers[17][14]~q\;
\registers|ALT_INV_Mux17~0_combout\ <= NOT \registers|Mux17~0_combout\;
\registers|ALT_INV_registers[28][14]~q\ <= NOT \registers|registers[28][14]~q\;
\registers|ALT_INV_registers[24][14]~q\ <= NOT \registers|registers[24][14]~q\;
\registers|ALT_INV_registers[20][14]~q\ <= NOT \registers|registers[20][14]~q\;
\registers|ALT_INV_registers[16][14]~q\ <= NOT \registers|registers[16][14]~q\;
\registers|ALT_INV_Mux18~8_combout\ <= NOT \registers|Mux18~8_combout\;
\registers|ALT_INV_Mux18~7_combout\ <= NOT \registers|Mux18~7_combout\;
\registers|ALT_INV_registers[3][13]~q\ <= NOT \registers|registers[3][13]~q\;
\registers|ALT_INV_registers[2][13]~q\ <= NOT \registers|registers[2][13]~q\;
\registers|ALT_INV_registers[1][13]~q\ <= NOT \registers|registers[1][13]~q\;
\registers|ALT_INV_registers[0][13]~q\ <= NOT \registers|registers[0][13]~q\;
\registers|ALT_INV_Mux18~6_combout\ <= NOT \registers|Mux18~6_combout\;
\registers|ALT_INV_registers[7][13]~q\ <= NOT \registers|registers[7][13]~q\;
\registers|ALT_INV_registers[6][13]~q\ <= NOT \registers|registers[6][13]~q\;
\registers|ALT_INV_registers[5][13]~q\ <= NOT \registers|registers[5][13]~q\;
\registers|ALT_INV_registers[4][13]~q\ <= NOT \registers|registers[4][13]~q\;
\registers|ALT_INV_Mux18~5_combout\ <= NOT \registers|Mux18~5_combout\;
\registers|ALT_INV_registers[15][13]~q\ <= NOT \registers|registers[15][13]~q\;
\registers|ALT_INV_registers[14][13]~q\ <= NOT \registers|registers[14][13]~q\;
\registers|ALT_INV_registers[13][13]~q\ <= NOT \registers|registers[13][13]~q\;
\registers|ALT_INV_registers[12][13]~q\ <= NOT \registers|registers[12][13]~q\;
\registers|ALT_INV_Mux18~4_combout\ <= NOT \registers|Mux18~4_combout\;
\registers|ALT_INV_registers[11][13]~q\ <= NOT \registers|registers[11][13]~q\;
\registers|ALT_INV_registers[10][13]~q\ <= NOT \registers|registers[10][13]~q\;
\registers|ALT_INV_registers[9][13]~q\ <= NOT \registers|registers[9][13]~q\;
\registers|ALT_INV_registers[8][13]~q\ <= NOT \registers|registers[8][13]~q\;
\registers|ALT_INV_Mux18~3_combout\ <= NOT \registers|Mux18~3_combout\;
\registers|ALT_INV_registers[31][13]~q\ <= NOT \registers|registers[31][13]~q\;
\registers|ALT_INV_registers[27][13]~q\ <= NOT \registers|registers[27][13]~q\;
\registers|ALT_INV_registers[23][13]~q\ <= NOT \registers|registers[23][13]~q\;
\registers|ALT_INV_registers[19][13]~q\ <= NOT \registers|registers[19][13]~q\;
\registers|ALT_INV_Mux18~2_combout\ <= NOT \registers|Mux18~2_combout\;
\registers|ALT_INV_registers[30][13]~q\ <= NOT \registers|registers[30][13]~q\;
\registers|ALT_INV_registers[26][13]~q\ <= NOT \registers|registers[26][13]~q\;
\registers|ALT_INV_registers[22][13]~q\ <= NOT \registers|registers[22][13]~q\;
\registers|ALT_INV_registers[18][13]~q\ <= NOT \registers|registers[18][13]~q\;
\registers|ALT_INV_Mux18~1_combout\ <= NOT \registers|Mux18~1_combout\;
\registers|ALT_INV_registers[29][13]~q\ <= NOT \registers|registers[29][13]~q\;
\registers|ALT_INV_registers[25][13]~q\ <= NOT \registers|registers[25][13]~q\;
\registers|ALT_INV_registers[21][13]~q\ <= NOT \registers|registers[21][13]~q\;
\registers|ALT_INV_registers[17][13]~q\ <= NOT \registers|registers[17][13]~q\;
\registers|ALT_INV_Mux18~0_combout\ <= NOT \registers|Mux18~0_combout\;
\registers|ALT_INV_registers[28][13]~q\ <= NOT \registers|registers[28][13]~q\;
\registers|ALT_INV_registers[24][13]~q\ <= NOT \registers|registers[24][13]~q\;
\registers|ALT_INV_registers[20][13]~q\ <= NOT \registers|registers[20][13]~q\;
\registers|ALT_INV_registers[16][13]~q\ <= NOT \registers|registers[16][13]~q\;
\registers|ALT_INV_Mux19~8_combout\ <= NOT \registers|Mux19~8_combout\;
\registers|ALT_INV_Mux19~7_combout\ <= NOT \registers|Mux19~7_combout\;
\registers|ALT_INV_registers[3][12]~q\ <= NOT \registers|registers[3][12]~q\;
\registers|ALT_INV_registers[2][12]~q\ <= NOT \registers|registers[2][12]~q\;
\registers|ALT_INV_registers[1][12]~q\ <= NOT \registers|registers[1][12]~q\;
\registers|ALT_INV_registers[0][12]~q\ <= NOT \registers|registers[0][12]~q\;
\registers|ALT_INV_Mux19~6_combout\ <= NOT \registers|Mux19~6_combout\;
\registers|ALT_INV_registers[7][12]~q\ <= NOT \registers|registers[7][12]~q\;
\registers|ALT_INV_registers[6][12]~q\ <= NOT \registers|registers[6][12]~q\;
\registers|ALT_INV_registers[5][12]~q\ <= NOT \registers|registers[5][12]~q\;
\registers|ALT_INV_registers[4][12]~q\ <= NOT \registers|registers[4][12]~q\;
\registers|ALT_INV_Mux19~5_combout\ <= NOT \registers|Mux19~5_combout\;
\registers|ALT_INV_registers[15][12]~q\ <= NOT \registers|registers[15][12]~q\;
\registers|ALT_INV_registers[14][12]~q\ <= NOT \registers|registers[14][12]~q\;
\registers|ALT_INV_registers[13][12]~q\ <= NOT \registers|registers[13][12]~q\;
\registers|ALT_INV_registers[12][12]~q\ <= NOT \registers|registers[12][12]~q\;
\registers|ALT_INV_Mux19~4_combout\ <= NOT \registers|Mux19~4_combout\;
\registers|ALT_INV_registers[11][12]~q\ <= NOT \registers|registers[11][12]~q\;
\registers|ALT_INV_registers[10][12]~q\ <= NOT \registers|registers[10][12]~q\;
\registers|ALT_INV_registers[9][12]~q\ <= NOT \registers|registers[9][12]~q\;
\registers|ALT_INV_registers[8][12]~q\ <= NOT \registers|registers[8][12]~q\;
\registers|ALT_INV_Mux19~3_combout\ <= NOT \registers|Mux19~3_combout\;
\registers|ALT_INV_registers[31][12]~q\ <= NOT \registers|registers[31][12]~q\;
\registers|ALT_INV_registers[27][12]~q\ <= NOT \registers|registers[27][12]~q\;
\registers|ALT_INV_registers[23][12]~q\ <= NOT \registers|registers[23][12]~q\;
\registers|ALT_INV_registers[19][12]~q\ <= NOT \registers|registers[19][12]~q\;
\registers|ALT_INV_Mux19~2_combout\ <= NOT \registers|Mux19~2_combout\;
\registers|ALT_INV_registers[30][12]~q\ <= NOT \registers|registers[30][12]~q\;
\registers|ALT_INV_registers[26][12]~q\ <= NOT \registers|registers[26][12]~q\;
\registers|ALT_INV_registers[22][12]~q\ <= NOT \registers|registers[22][12]~q\;
\registers|ALT_INV_registers[18][12]~q\ <= NOT \registers|registers[18][12]~q\;
\registers|ALT_INV_Mux19~1_combout\ <= NOT \registers|Mux19~1_combout\;
\registers|ALT_INV_registers[29][12]~q\ <= NOT \registers|registers[29][12]~q\;
\registers|ALT_INV_registers[25][12]~q\ <= NOT \registers|registers[25][12]~q\;
\registers|ALT_INV_registers[21][12]~q\ <= NOT \registers|registers[21][12]~q\;
\registers|ALT_INV_registers[17][12]~q\ <= NOT \registers|registers[17][12]~q\;
\registers|ALT_INV_Mux19~0_combout\ <= NOT \registers|Mux19~0_combout\;
\registers|ALT_INV_registers[28][12]~q\ <= NOT \registers|registers[28][12]~q\;
\registers|ALT_INV_registers[24][12]~q\ <= NOT \registers|registers[24][12]~q\;
\registers|ALT_INV_registers[20][12]~q\ <= NOT \registers|registers[20][12]~q\;
\registers|ALT_INV_registers[16][12]~q\ <= NOT \registers|registers[16][12]~q\;
\registers|ALT_INV_Mux20~8_combout\ <= NOT \registers|Mux20~8_combout\;
\registers|ALT_INV_Mux20~7_combout\ <= NOT \registers|Mux20~7_combout\;
\registers|ALT_INV_registers[3][11]~q\ <= NOT \registers|registers[3][11]~q\;
\registers|ALT_INV_registers[2][11]~q\ <= NOT \registers|registers[2][11]~q\;
\registers|ALT_INV_registers[1][11]~q\ <= NOT \registers|registers[1][11]~q\;
\registers|ALT_INV_registers[0][11]~q\ <= NOT \registers|registers[0][11]~q\;
\registers|ALT_INV_Mux20~6_combout\ <= NOT \registers|Mux20~6_combout\;
\registers|ALT_INV_registers[7][11]~q\ <= NOT \registers|registers[7][11]~q\;
\registers|ALT_INV_registers[6][11]~q\ <= NOT \registers|registers[6][11]~q\;
\registers|ALT_INV_registers[5][11]~q\ <= NOT \registers|registers[5][11]~q\;
\registers|ALT_INV_Mux26~4_combout\ <= NOT \registers|Mux26~4_combout\;
\registers|ALT_INV_registers[11][5]~q\ <= NOT \registers|registers[11][5]~q\;
\registers|ALT_INV_registers[10][5]~q\ <= NOT \registers|registers[10][5]~q\;
\registers|ALT_INV_registers[9][5]~q\ <= NOT \registers|registers[9][5]~q\;
\registers|ALT_INV_registers[8][5]~q\ <= NOT \registers|registers[8][5]~q\;
\registers|ALT_INV_Mux26~3_combout\ <= NOT \registers|Mux26~3_combout\;
\registers|ALT_INV_registers[31][5]~q\ <= NOT \registers|registers[31][5]~q\;
\registers|ALT_INV_registers[27][5]~q\ <= NOT \registers|registers[27][5]~q\;
\registers|ALT_INV_registers[23][5]~q\ <= NOT \registers|registers[23][5]~q\;
\registers|ALT_INV_registers[19][5]~q\ <= NOT \registers|registers[19][5]~q\;
\registers|ALT_INV_Mux26~2_combout\ <= NOT \registers|Mux26~2_combout\;
\registers|ALT_INV_registers[30][5]~q\ <= NOT \registers|registers[30][5]~q\;
\registers|ALT_INV_registers[26][5]~q\ <= NOT \registers|registers[26][5]~q\;
\registers|ALT_INV_registers[22][5]~q\ <= NOT \registers|registers[22][5]~q\;
\registers|ALT_INV_registers[18][5]~q\ <= NOT \registers|registers[18][5]~q\;
\registers|ALT_INV_Mux26~1_combout\ <= NOT \registers|Mux26~1_combout\;
\registers|ALT_INV_registers[29][5]~q\ <= NOT \registers|registers[29][5]~q\;
\registers|ALT_INV_registers[25][5]~q\ <= NOT \registers|registers[25][5]~q\;
\registers|ALT_INV_registers[21][5]~q\ <= NOT \registers|registers[21][5]~q\;
\registers|ALT_INV_registers[17][5]~q\ <= NOT \registers|registers[17][5]~q\;
\registers|ALT_INV_Mux26~0_combout\ <= NOT \registers|Mux26~0_combout\;
\registers|ALT_INV_registers[28][5]~q\ <= NOT \registers|registers[28][5]~q\;
\registers|ALT_INV_registers[24][5]~q\ <= NOT \registers|registers[24][5]~q\;
\registers|ALT_INV_registers[20][5]~q\ <= NOT \registers|registers[20][5]~q\;
\registers|ALT_INV_registers[16][5]~q\ <= NOT \registers|registers[16][5]~q\;
\registers|ALT_INV_Mux27~8_combout\ <= NOT \registers|Mux27~8_combout\;
\registers|ALT_INV_Mux27~7_combout\ <= NOT \registers|Mux27~7_combout\;
\registers|ALT_INV_registers[3][4]~q\ <= NOT \registers|registers[3][4]~q\;
\registers|ALT_INV_registers[2][4]~q\ <= NOT \registers|registers[2][4]~q\;
\registers|ALT_INV_registers[1][4]~q\ <= NOT \registers|registers[1][4]~q\;
\registers|ALT_INV_registers[0][4]~q\ <= NOT \registers|registers[0][4]~q\;
\registers|ALT_INV_Mux27~6_combout\ <= NOT \registers|Mux27~6_combout\;
\registers|ALT_INV_registers[7][4]~q\ <= NOT \registers|registers[7][4]~q\;
\registers|ALT_INV_registers[6][4]~q\ <= NOT \registers|registers[6][4]~q\;
\registers|ALT_INV_registers[5][4]~q\ <= NOT \registers|registers[5][4]~q\;
\registers|ALT_INV_registers[4][4]~q\ <= NOT \registers|registers[4][4]~q\;
\registers|ALT_INV_Mux27~5_combout\ <= NOT \registers|Mux27~5_combout\;
\registers|ALT_INV_registers[15][4]~q\ <= NOT \registers|registers[15][4]~q\;
\registers|ALT_INV_registers[14][4]~q\ <= NOT \registers|registers[14][4]~q\;
\registers|ALT_INV_registers[13][4]~q\ <= NOT \registers|registers[13][4]~q\;
\registers|ALT_INV_registers[12][4]~q\ <= NOT \registers|registers[12][4]~q\;
\registers|ALT_INV_Mux27~4_combout\ <= NOT \registers|Mux27~4_combout\;
\registers|ALT_INV_registers[11][4]~q\ <= NOT \registers|registers[11][4]~q\;
\registers|ALT_INV_registers[10][4]~q\ <= NOT \registers|registers[10][4]~q\;
\registers|ALT_INV_registers[9][4]~q\ <= NOT \registers|registers[9][4]~q\;
\registers|ALT_INV_registers[8][4]~q\ <= NOT \registers|registers[8][4]~q\;
\registers|ALT_INV_Mux27~3_combout\ <= NOT \registers|Mux27~3_combout\;
\registers|ALT_INV_registers[31][4]~q\ <= NOT \registers|registers[31][4]~q\;
\registers|ALT_INV_registers[27][4]~q\ <= NOT \registers|registers[27][4]~q\;
\registers|ALT_INV_registers[23][4]~q\ <= NOT \registers|registers[23][4]~q\;
\registers|ALT_INV_registers[19][4]~q\ <= NOT \registers|registers[19][4]~q\;
\registers|ALT_INV_Mux27~2_combout\ <= NOT \registers|Mux27~2_combout\;
\registers|ALT_INV_registers[30][4]~q\ <= NOT \registers|registers[30][4]~q\;
\registers|ALT_INV_registers[26][4]~q\ <= NOT \registers|registers[26][4]~q\;
\registers|ALT_INV_registers[22][4]~q\ <= NOT \registers|registers[22][4]~q\;
\registers|ALT_INV_registers[18][4]~q\ <= NOT \registers|registers[18][4]~q\;
\registers|ALT_INV_Mux27~1_combout\ <= NOT \registers|Mux27~1_combout\;
\registers|ALT_INV_registers[29][4]~q\ <= NOT \registers|registers[29][4]~q\;
\registers|ALT_INV_registers[25][4]~q\ <= NOT \registers|registers[25][4]~q\;
\registers|ALT_INV_registers[21][4]~q\ <= NOT \registers|registers[21][4]~q\;
\registers|ALT_INV_registers[17][4]~q\ <= NOT \registers|registers[17][4]~q\;
\registers|ALT_INV_Mux27~0_combout\ <= NOT \registers|Mux27~0_combout\;
\registers|ALT_INV_registers[28][4]~q\ <= NOT \registers|registers[28][4]~q\;
\registers|ALT_INV_registers[24][4]~q\ <= NOT \registers|registers[24][4]~q\;
\registers|ALT_INV_registers[20][4]~q\ <= NOT \registers|registers[20][4]~q\;
\registers|ALT_INV_registers[16][4]~q\ <= NOT \registers|registers[16][4]~q\;
\registers|ALT_INV_Mux28~8_combout\ <= NOT \registers|Mux28~8_combout\;
\registers|ALT_INV_Mux28~7_combout\ <= NOT \registers|Mux28~7_combout\;
\registers|ALT_INV_registers[3][3]~q\ <= NOT \registers|registers[3][3]~q\;
\registers|ALT_INV_registers[2][3]~q\ <= NOT \registers|registers[2][3]~q\;
\registers|ALT_INV_registers[1][3]~q\ <= NOT \registers|registers[1][3]~q\;
\registers|ALT_INV_registers[0][3]~q\ <= NOT \registers|registers[0][3]~q\;
\registers|ALT_INV_Mux28~6_combout\ <= NOT \registers|Mux28~6_combout\;
\registers|ALT_INV_registers[7][3]~q\ <= NOT \registers|registers[7][3]~q\;
\registers|ALT_INV_registers[6][3]~q\ <= NOT \registers|registers[6][3]~q\;
\registers|ALT_INV_registers[5][3]~q\ <= NOT \registers|registers[5][3]~q\;
\registers|ALT_INV_registers[4][3]~q\ <= NOT \registers|registers[4][3]~q\;
\registers|ALT_INV_Mux28~5_combout\ <= NOT \registers|Mux28~5_combout\;
\registers|ALT_INV_registers[15][3]~q\ <= NOT \registers|registers[15][3]~q\;
\registers|ALT_INV_registers[14][3]~q\ <= NOT \registers|registers[14][3]~q\;
\registers|ALT_INV_registers[13][3]~q\ <= NOT \registers|registers[13][3]~q\;
\registers|ALT_INV_registers[12][3]~q\ <= NOT \registers|registers[12][3]~q\;
\registers|ALT_INV_Mux28~4_combout\ <= NOT \registers|Mux28~4_combout\;
\registers|ALT_INV_registers[11][3]~q\ <= NOT \registers|registers[11][3]~q\;
\registers|ALT_INV_registers[10][3]~q\ <= NOT \registers|registers[10][3]~q\;
\registers|ALT_INV_registers[9][3]~q\ <= NOT \registers|registers[9][3]~q\;
\registers|ALT_INV_registers[8][3]~q\ <= NOT \registers|registers[8][3]~q\;
\registers|ALT_INV_Mux28~3_combout\ <= NOT \registers|Mux28~3_combout\;
\registers|ALT_INV_registers[31][3]~q\ <= NOT \registers|registers[31][3]~q\;
\registers|ALT_INV_registers[27][3]~q\ <= NOT \registers|registers[27][3]~q\;
\registers|ALT_INV_registers[23][3]~q\ <= NOT \registers|registers[23][3]~q\;
\registers|ALT_INV_registers[19][3]~q\ <= NOT \registers|registers[19][3]~q\;
\registers|ALT_INV_Mux28~2_combout\ <= NOT \registers|Mux28~2_combout\;
\registers|ALT_INV_registers[30][3]~q\ <= NOT \registers|registers[30][3]~q\;
\registers|ALT_INV_registers[26][3]~q\ <= NOT \registers|registers[26][3]~q\;
\registers|ALT_INV_registers[22][3]~q\ <= NOT \registers|registers[22][3]~q\;
\registers|ALT_INV_registers[18][3]~q\ <= NOT \registers|registers[18][3]~q\;
\registers|ALT_INV_Mux28~1_combout\ <= NOT \registers|Mux28~1_combout\;
\registers|ALT_INV_registers[29][3]~q\ <= NOT \registers|registers[29][3]~q\;
\registers|ALT_INV_registers[25][3]~q\ <= NOT \registers|registers[25][3]~q\;
\registers|ALT_INV_registers[21][3]~q\ <= NOT \registers|registers[21][3]~q\;
\registers|ALT_INV_registers[17][3]~q\ <= NOT \registers|registers[17][3]~q\;
\registers|ALT_INV_Mux28~0_combout\ <= NOT \registers|Mux28~0_combout\;
\registers|ALT_INV_registers[28][3]~q\ <= NOT \registers|registers[28][3]~q\;
\registers|ALT_INV_registers[24][3]~q\ <= NOT \registers|registers[24][3]~q\;
\registers|ALT_INV_registers[20][3]~q\ <= NOT \registers|registers[20][3]~q\;
\registers|ALT_INV_registers[16][3]~q\ <= NOT \registers|registers[16][3]~q\;
\registers|ALT_INV_Mux29~8_combout\ <= NOT \registers|Mux29~8_combout\;
\registers|ALT_INV_Mux29~7_combout\ <= NOT \registers|Mux29~7_combout\;
\registers|ALT_INV_registers[3][2]~q\ <= NOT \registers|registers[3][2]~q\;
\registers|ALT_INV_registers[2][2]~q\ <= NOT \registers|registers[2][2]~q\;
\registers|ALT_INV_registers[1][2]~q\ <= NOT \registers|registers[1][2]~q\;
\registers|ALT_INV_registers[0][2]~q\ <= NOT \registers|registers[0][2]~q\;
\registers|ALT_INV_Mux29~6_combout\ <= NOT \registers|Mux29~6_combout\;
\registers|ALT_INV_registers[7][2]~q\ <= NOT \registers|registers[7][2]~q\;
\registers|ALT_INV_registers[6][2]~q\ <= NOT \registers|registers[6][2]~q\;
\registers|ALT_INV_registers[5][2]~q\ <= NOT \registers|registers[5][2]~q\;
\registers|ALT_INV_registers[4][2]~q\ <= NOT \registers|registers[4][2]~q\;
\registers|ALT_INV_Mux29~5_combout\ <= NOT \registers|Mux29~5_combout\;
\registers|ALT_INV_registers[15][2]~q\ <= NOT \registers|registers[15][2]~q\;
\registers|ALT_INV_registers[14][2]~q\ <= NOT \registers|registers[14][2]~q\;
\registers|ALT_INV_registers[13][2]~q\ <= NOT \registers|registers[13][2]~q\;
\registers|ALT_INV_registers[12][2]~q\ <= NOT \registers|registers[12][2]~q\;
\registers|ALT_INV_Mux29~4_combout\ <= NOT \registers|Mux29~4_combout\;
\registers|ALT_INV_registers[11][2]~q\ <= NOT \registers|registers[11][2]~q\;
\registers|ALT_INV_registers[10][2]~q\ <= NOT \registers|registers[10][2]~q\;
\registers|ALT_INV_registers[9][2]~q\ <= NOT \registers|registers[9][2]~q\;
\registers|ALT_INV_registers[8][2]~q\ <= NOT \registers|registers[8][2]~q\;
\registers|ALT_INV_Mux29~3_combout\ <= NOT \registers|Mux29~3_combout\;
\registers|ALT_INV_registers[31][2]~q\ <= NOT \registers|registers[31][2]~q\;
\registers|ALT_INV_registers[27][2]~q\ <= NOT \registers|registers[27][2]~q\;
\registers|ALT_INV_registers[23][2]~q\ <= NOT \registers|registers[23][2]~q\;
\registers|ALT_INV_registers[19][2]~q\ <= NOT \registers|registers[19][2]~q\;
\registers|ALT_INV_Mux29~2_combout\ <= NOT \registers|Mux29~2_combout\;
\registers|ALT_INV_registers[30][2]~q\ <= NOT \registers|registers[30][2]~q\;
\registers|ALT_INV_registers[26][2]~q\ <= NOT \registers|registers[26][2]~q\;
\registers|ALT_INV_registers[22][2]~q\ <= NOT \registers|registers[22][2]~q\;
\registers|ALT_INV_registers[18][2]~q\ <= NOT \registers|registers[18][2]~q\;
\registers|ALT_INV_Mux29~1_combout\ <= NOT \registers|Mux29~1_combout\;
\registers|ALT_INV_registers[29][2]~q\ <= NOT \registers|registers[29][2]~q\;
\registers|ALT_INV_registers[25][2]~q\ <= NOT \registers|registers[25][2]~q\;
\registers|ALT_INV_registers[21][2]~q\ <= NOT \registers|registers[21][2]~q\;
\registers|ALT_INV_registers[17][2]~q\ <= NOT \registers|registers[17][2]~q\;
\registers|ALT_INV_Mux29~0_combout\ <= NOT \registers|Mux29~0_combout\;
\registers|ALT_INV_registers[28][2]~q\ <= NOT \registers|registers[28][2]~q\;
\registers|ALT_INV_registers[24][2]~q\ <= NOT \registers|registers[24][2]~q\;
\registers|ALT_INV_registers[20][2]~q\ <= NOT \registers|registers[20][2]~q\;
\registers|ALT_INV_registers[16][2]~q\ <= NOT \registers|registers[16][2]~q\;
\registers|ALT_INV_Mux30~8_combout\ <= NOT \registers|Mux30~8_combout\;
\registers|ALT_INV_Mux30~7_combout\ <= NOT \registers|Mux30~7_combout\;
\registers|ALT_INV_registers[3][1]~q\ <= NOT \registers|registers[3][1]~q\;
\registers|ALT_INV_registers[2][1]~q\ <= NOT \registers|registers[2][1]~q\;
\registers|ALT_INV_registers[1][1]~q\ <= NOT \registers|registers[1][1]~q\;
\registers|ALT_INV_registers[0][1]~q\ <= NOT \registers|registers[0][1]~q\;
\registers|ALT_INV_Mux30~6_combout\ <= NOT \registers|Mux30~6_combout\;
\registers|ALT_INV_registers[7][1]~q\ <= NOT \registers|registers[7][1]~q\;
\registers|ALT_INV_registers[6][1]~q\ <= NOT \registers|registers[6][1]~q\;
\registers|ALT_INV_registers[5][1]~q\ <= NOT \registers|registers[5][1]~q\;
\registers|ALT_INV_registers[4][1]~q\ <= NOT \registers|registers[4][1]~q\;
\registers|ALT_INV_Mux30~5_combout\ <= NOT \registers|Mux30~5_combout\;
\registers|ALT_INV_registers[15][1]~q\ <= NOT \registers|registers[15][1]~q\;
\registers|ALT_INV_registers[14][1]~q\ <= NOT \registers|registers[14][1]~q\;
\registers|ALT_INV_registers[13][1]~q\ <= NOT \registers|registers[13][1]~q\;
\registers|ALT_INV_registers[12][1]~q\ <= NOT \registers|registers[12][1]~q\;
\registers|ALT_INV_Mux30~4_combout\ <= NOT \registers|Mux30~4_combout\;
\registers|ALT_INV_registers[11][1]~q\ <= NOT \registers|registers[11][1]~q\;
\registers|ALT_INV_registers[10][1]~q\ <= NOT \registers|registers[10][1]~q\;
\registers|ALT_INV_registers[9][1]~q\ <= NOT \registers|registers[9][1]~q\;
\registers|ALT_INV_registers[8][1]~q\ <= NOT \registers|registers[8][1]~q\;
\registers|ALT_INV_Mux30~3_combout\ <= NOT \registers|Mux30~3_combout\;
\registers|ALT_INV_registers[31][1]~q\ <= NOT \registers|registers[31][1]~q\;
\registers|ALT_INV_registers[27][1]~q\ <= NOT \registers|registers[27][1]~q\;
\registers|ALT_INV_registers[23][1]~q\ <= NOT \registers|registers[23][1]~q\;
\registers|ALT_INV_registers[19][1]~q\ <= NOT \registers|registers[19][1]~q\;
\registers|ALT_INV_Mux30~2_combout\ <= NOT \registers|Mux30~2_combout\;
\registers|ALT_INV_registers[30][1]~q\ <= NOT \registers|registers[30][1]~q\;
\registers|ALT_INV_registers[26][1]~q\ <= NOT \registers|registers[26][1]~q\;
\registers|ALT_INV_registers[22][1]~q\ <= NOT \registers|registers[22][1]~q\;
\registers|ALT_INV_registers[18][1]~q\ <= NOT \registers|registers[18][1]~q\;
\registers|ALT_INV_Mux30~1_combout\ <= NOT \registers|Mux30~1_combout\;
\registers|ALT_INV_registers[29][1]~q\ <= NOT \registers|registers[29][1]~q\;
\registers|ALT_INV_registers[25][1]~q\ <= NOT \registers|registers[25][1]~q\;
\registers|ALT_INV_registers[21][1]~q\ <= NOT \registers|registers[21][1]~q\;
\registers|ALT_INV_registers[17][1]~q\ <= NOT \registers|registers[17][1]~q\;
\registers|ALT_INV_Mux30~0_combout\ <= NOT \registers|Mux30~0_combout\;
\registers|ALT_INV_registers[28][1]~q\ <= NOT \registers|registers[28][1]~q\;
\registers|ALT_INV_registers[24][1]~q\ <= NOT \registers|registers[24][1]~q\;
\registers|ALT_INV_registers[20][1]~q\ <= NOT \registers|registers[20][1]~q\;
\registers|ALT_INV_registers[16][1]~q\ <= NOT \registers|registers[16][1]~q\;
\registers|ALT_INV_Mux31~8_combout\ <= NOT \registers|Mux31~8_combout\;
\registers|ALT_INV_Mux31~7_combout\ <= NOT \registers|Mux31~7_combout\;
\registers|ALT_INV_registers[3][0]~q\ <= NOT \registers|registers[3][0]~q\;
\registers|ALT_INV_registers[2][0]~q\ <= NOT \registers|registers[2][0]~q\;
\registers|ALT_INV_registers[1][0]~q\ <= NOT \registers|registers[1][0]~q\;
\registers|ALT_INV_registers[0][0]~q\ <= NOT \registers|registers[0][0]~q\;
\registers|ALT_INV_Mux31~6_combout\ <= NOT \registers|Mux31~6_combout\;
\registers|ALT_INV_registers[7][0]~q\ <= NOT \registers|registers[7][0]~q\;
\registers|ALT_INV_registers[6][0]~q\ <= NOT \registers|registers[6][0]~q\;
\registers|ALT_INV_registers[5][0]~q\ <= NOT \registers|registers[5][0]~q\;
\registers|ALT_INV_registers[4][0]~q\ <= NOT \registers|registers[4][0]~q\;
\registers|ALT_INV_Mux31~5_combout\ <= NOT \registers|Mux31~5_combout\;
\registers|ALT_INV_registers[15][0]~q\ <= NOT \registers|registers[15][0]~q\;
\registers|ALT_INV_registers[14][0]~q\ <= NOT \registers|registers[14][0]~q\;
\registers|ALT_INV_registers[13][0]~q\ <= NOT \registers|registers[13][0]~q\;
\registers|ALT_INV_registers[12][0]~q\ <= NOT \registers|registers[12][0]~q\;
\registers|ALT_INV_Mux31~4_combout\ <= NOT \registers|Mux31~4_combout\;
\registers|ALT_INV_registers[11][0]~q\ <= NOT \registers|registers[11][0]~q\;
\registers|ALT_INV_registers[10][0]~q\ <= NOT \registers|registers[10][0]~q\;
\registers|ALT_INV_registers[9][0]~q\ <= NOT \registers|registers[9][0]~q\;
\registers|ALT_INV_registers[8][0]~q\ <= NOT \registers|registers[8][0]~q\;
\registers|ALT_INV_Mux31~3_combout\ <= NOT \registers|Mux31~3_combout\;
\registers|ALT_INV_registers[31][0]~q\ <= NOT \registers|registers[31][0]~q\;
\registers|ALT_INV_registers[27][0]~q\ <= NOT \registers|registers[27][0]~q\;
\registers|ALT_INV_registers[23][0]~q\ <= NOT \registers|registers[23][0]~q\;
\registers|ALT_INV_registers[19][0]~q\ <= NOT \registers|registers[19][0]~q\;
\registers|ALT_INV_Mux31~2_combout\ <= NOT \registers|Mux31~2_combout\;
\registers|ALT_INV_registers[30][0]~q\ <= NOT \registers|registers[30][0]~q\;
\registers|ALT_INV_registers[26][0]~q\ <= NOT \registers|registers[26][0]~q\;
\registers|ALT_INV_registers[22][0]~q\ <= NOT \registers|registers[22][0]~q\;
\registers|ALT_INV_registers[18][0]~q\ <= NOT \registers|registers[18][0]~q\;
\registers|ALT_INV_Mux31~1_combout\ <= NOT \registers|Mux31~1_combout\;
\registers|ALT_INV_registers[29][0]~q\ <= NOT \registers|registers[29][0]~q\;
\registers|ALT_INV_registers[25][0]~q\ <= NOT \registers|registers[25][0]~q\;
\registers|ALT_INV_registers[21][0]~q\ <= NOT \registers|registers[21][0]~q\;
\registers|ALT_INV_registers[17][0]~q\ <= NOT \registers|registers[17][0]~q\;
\registers|ALT_INV_Mux31~0_combout\ <= NOT \registers|Mux31~0_combout\;
\registers|ALT_INV_registers[28][0]~q\ <= NOT \registers|registers[28][0]~q\;
\registers|ALT_INV_registers[24][0]~q\ <= NOT \registers|registers[24][0]~q\;
\registers|ALT_INV_registers[20][0]~q\ <= NOT \registers|registers[20][0]~q\;
\registers|ALT_INV_registers[16][0]~q\ <= NOT \registers|registers[16][0]~q\;
\ALT_INV_writeReg[4]~4_combout\ <= NOT \writeReg[4]~4_combout\;
\ALT_INV_writeReg[3]~3_combout\ <= NOT \writeReg[3]~3_combout\;
\ALT_INV_writeReg[2]~2_combout\ <= NOT \writeReg[2]~2_combout\;
\ALT_INV_writeReg[1]~1_combout\ <= NOT \writeReg[1]~1_combout\;
\ALT_INV_writeReg[0]~0_combout\ <= NOT \writeReg[0]~0_combout\;
\controller|ALT_INV_Jal~0_combout\ <= NOT \controller|Jal~0_combout\;
\controller|ALT_INV_Equal0~0_combout\ <= NOT \controller|Equal0~0_combout\;
\program_counter|ALT_INV_q\(31) <= NOT \program_counter|q\(31);
\program_counter|ALT_INV_q\(30) <= NOT \program_counter|q\(30);
\program_counter|ALT_INV_q\(29) <= NOT \program_counter|q\(29);
\program_counter|ALT_INV_q\(28) <= NOT \program_counter|q\(28);
\program_counter|ALT_INV_q\(27) <= NOT \program_counter|q\(27);
\program_counter|ALT_INV_q\(26) <= NOT \program_counter|q\(26);
\program_counter|ALT_INV_q\(25) <= NOT \program_counter|q\(25);
\program_counter|ALT_INV_q\(24) <= NOT \program_counter|q\(24);
\program_counter|ALT_INV_q\(23) <= NOT \program_counter|q\(23);
\program_counter|ALT_INV_q\(22) <= NOT \program_counter|q\(22);
\program_counter|ALT_INV_q\(21) <= NOT \program_counter|q\(21);
\program_counter|ALT_INV_q\(20) <= NOT \program_counter|q\(20);
\program_counter|ALT_INV_q\(19) <= NOT \program_counter|q\(19);
\program_counter|ALT_INV_q\(18) <= NOT \program_counter|q\(18);
\program_counter|ALT_INV_q\(17) <= NOT \program_counter|q\(17);
\program_counter|ALT_INV_q\(16) <= NOT \program_counter|q\(16);
\program_counter|ALT_INV_q\(15) <= NOT \program_counter|q\(15);
\program_counter|ALT_INV_q\(14) <= NOT \program_counter|q\(14);
\program_counter|ALT_INV_q\(13) <= NOT \program_counter|q\(13);
\program_counter|ALT_INV_q\(12) <= NOT \program_counter|q\(12);
\program_counter|ALT_INV_q\(11) <= NOT \program_counter|q\(11);
\program_counter|ALT_INV_q\(10) <= NOT \program_counter|q\(10);
\program_counter|ALT_INV_q\(9) <= NOT \program_counter|q\(9);
\program_counter|ALT_INV_q\(8) <= NOT \program_counter|q\(8);
\program_counter|ALT_INV_q\(7) <= NOT \program_counter|q\(7);
\program_counter|ALT_INV_q\(6) <= NOT \program_counter|q\(6);
\program_counter|ALT_INV_q\(5) <= NOT \program_counter|q\(5);
\program_counter|ALT_INV_q\(4) <= NOT \program_counter|q\(4);
\program_counter|ALT_INV_q\(3) <= NOT \program_counter|q\(3);
\program_counter|ALT_INV_q\(2) <= NOT \program_counter|q\(2);
\program_counter|ALT_INV_q\(1) <= NOT \program_counter|q\(1);
\program_counter|ALT_INV_q\(0) <= NOT \program_counter|q\(0);
\mainALU|ALT_INV_Mux159~13_combout\ <= NOT \mainALU|Mux159~13_combout\;
\mainALU|ALT_INV_Mux159~9_combout\ <= NOT \mainALU|Mux159~9_combout\;
\mainALU|ALT_INV_Mux158~8_combout\ <= NOT \mainALU|Mux158~8_combout\;
\mainALU|ALT_INV_Mux158~4_combout\ <= NOT \mainALU|Mux158~4_combout\;
\mainALU|ALT_INV_Mux157~7_combout\ <= NOT \mainALU|Mux157~7_combout\;
\mainALU|ALT_INV_Mux157~3_combout\ <= NOT \mainALU|Mux157~3_combout\;
\ALT_INV_writeData[9]~52_combout\ <= NOT \writeData[9]~52_combout\;
\ALT_INV_writeData[10]~48_combout\ <= NOT \writeData[10]~48_combout\;
\ALT_INV_writeData[11]~44_combout\ <= NOT \writeData[11]~44_combout\;
\mainALU|ALT_INV_Mux64~50_combout\ <= NOT \mainALU|Mux64~50_combout\;
\mainALU|ALT_INV_Mux0~49_combout\ <= NOT \mainALU|Mux0~49_combout\;
\ALT_INV_writeData[12]~40_combout\ <= NOT \writeData[12]~40_combout\;
\mainALU|ALT_INV_Mux64~46_combout\ <= NOT \mainALU|Mux64~46_combout\;
\mainALU|ALT_INV_Mux0~45_combout\ <= NOT \mainALU|Mux0~45_combout\;
\ALT_INV_writeData[13]~36_combout\ <= NOT \writeData[13]~36_combout\;
\mainALU|ALT_INV_Mux64~42_combout\ <= NOT \mainALU|Mux64~42_combout\;
\mainALU|ALT_INV_Mux0~41_combout\ <= NOT \mainALU|Mux0~41_combout\;
\mainALU|ALT_INV_Mux145~4_combout\ <= NOT \mainALU|Mux145~4_combout\;
\ALT_INV_writeData[14]~32_combout\ <= NOT \writeData[14]~32_combout\;
\mainALU|ALT_INV_Mux64~38_combout\ <= NOT \mainALU|Mux64~38_combout\;
\mainALU|ALT_INV_Mux0~37_combout\ <= NOT \mainALU|Mux0~37_combout\;
\ALT_INV_writeData[15]~28_combout\ <= NOT \writeData[15]~28_combout\;
\mainALU|ALT_INV_Mux142~9_combout\ <= NOT \mainALU|Mux142~9_combout\;
\mainALU|ALT_INV_Mux63~87_combout\ <= NOT \mainALU|Mux63~87_combout\;
\mainALU|ALT_INV_Mux63~83_combout\ <= NOT \mainALU|Mux63~83_combout\;
\mainALU|ALT_INV_Mux139~5_combout\ <= NOT \mainALU|Mux139~5_combout\;
\mainALU|ALT_INV_Mux63~79_combout\ <= NOT \mainALU|Mux63~79_combout\;
\mainALU|ALT_INV_Mux137~5_combout\ <= NOT \mainALU|Mux137~5_combout\;
\mainALU|ALT_INV_Mux63~75_combout\ <= NOT \mainALU|Mux63~75_combout\;
\mainALU|ALT_INV_Mux135~5_combout\ <= NOT \mainALU|Mux135~5_combout\;
\mainALU|ALT_INV_Mux130~10_combout\ <= NOT \mainALU|Mux130~10_combout\;
\mainALU|ALT_INV_Mux130~6_combout\ <= NOT \mainALU|Mux130~6_combout\;
\mainALU|ALT_INV_Mux130~2_combout\ <= NOT \mainALU|Mux130~2_combout\;
\mainALU|ALT_INV_Add0~143_combout\ <= NOT \mainALU|Add0~143_combout\;
\mainALU|ALT_INV_Mux129~4_combout\ <= NOT \mainALU|Mux129~4_combout\;
\mainALU|ALT_INV_Mux129~0_combout\ <= NOT \mainALU|Mux129~0_combout\;
\ALT_INV_writeData[30]~24_combout\ <= NOT \writeData[30]~24_combout\;
\mainALU|ALT_INV_Add0~139_combout\ <= NOT \mainALU|Add0~139_combout\;
\mainALU|ALT_INV_Mux128~5_combout\ <= NOT \mainALU|Mux128~5_combout\;
\mainALU|ALT_INV_Mux128~1_combout\ <= NOT \mainALU|Mux128~1_combout\;
\ALT_INV_Add0~117_sumout\ <= NOT \Add0~117_sumout\;
\ALT_INV_Add0~113_sumout\ <= NOT \Add0~113_sumout\;
\ALT_INV_Add0~109_sumout\ <= NOT \Add0~109_sumout\;
\ALT_INV_Add0~105_sumout\ <= NOT \Add0~105_sumout\;
\ALT_INV_Add0~101_sumout\ <= NOT \Add0~101_sumout\;
\ALT_INV_Add0~97_sumout\ <= NOT \Add0~97_sumout\;
\ALT_INV_Add0~93_sumout\ <= NOT \Add0~93_sumout\;
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
\ALT_INV_Add0~85_sumout\ <= NOT \Add0~85_sumout\;
\ALT_INV_Add0~81_sumout\ <= NOT \Add0~81_sumout\;
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\mainALU|ALT_INV_Add0~131_sumout\ <= NOT \mainALU|Add0~131_sumout\;
\ALT_INV_Add1~117_sumout\ <= NOT \Add1~117_sumout\;
\mainALU|ALT_INV_Add0~122_sumout\ <= NOT \mainALU|Add0~122_sumout\;
\ALT_INV_Add1~113_sumout\ <= NOT \Add1~113_sumout\;
\mainALU|ALT_INV_Add0~117_sumout\ <= NOT \mainALU|Add0~117_sumout\;
\ALT_INV_Add1~109_sumout\ <= NOT \Add1~109_sumout\;
\mainALU|ALT_INV_Add0~113_sumout\ <= NOT \mainALU|Add0~113_sumout\;
\ALT_INV_Add1~105_sumout\ <= NOT \Add1~105_sumout\;
\mainALU|ALT_INV_Add0~109_sumout\ <= NOT \mainALU|Add0~109_sumout\;
\ALT_INV_Add1~101_sumout\ <= NOT \Add1~101_sumout\;
\mainALU|ALT_INV_Add0~105_sumout\ <= NOT \mainALU|Add0~105_sumout\;
\ALT_INV_Add1~97_sumout\ <= NOT \Add1~97_sumout\;
\mainALU|ALT_INV_Add0~101_sumout\ <= NOT \mainALU|Add0~101_sumout\;
\ALT_INV_Add1~93_sumout\ <= NOT \Add1~93_sumout\;
\mainALU|ALT_INV_Add0~97_sumout\ <= NOT \mainALU|Add0~97_sumout\;
\ALT_INV_Add1~89_sumout\ <= NOT \Add1~89_sumout\;
\mainALU|ALT_INV_Add0~93_sumout\ <= NOT \mainALU|Add0~93_sumout\;
\ALT_INV_Add1~85_sumout\ <= NOT \Add1~85_sumout\;
\mainALU|ALT_INV_Add0~89_sumout\ <= NOT \mainALU|Add0~89_sumout\;
\ALT_INV_Add1~81_sumout\ <= NOT \Add1~81_sumout\;
\mainALU|ALT_INV_Add0~85_sumout\ <= NOT \mainALU|Add0~85_sumout\;
\ALT_INV_Add1~77_sumout\ <= NOT \Add1~77_sumout\;
\mainALU|ALT_INV_Add0~81_sumout\ <= NOT \mainALU|Add0~81_sumout\;
\ALT_INV_Add1~73_sumout\ <= NOT \Add1~73_sumout\;
\mainALU|ALT_INV_Add0~77_sumout\ <= NOT \mainALU|Add0~77_sumout\;
\ALT_INV_Add1~69_sumout\ <= NOT \Add1~69_sumout\;
\mainALU|ALT_INV_Add0~73_sumout\ <= NOT \mainALU|Add0~73_sumout\;
\ALT_INV_Add1~65_sumout\ <= NOT \Add1~65_sumout\;
\mainALU|ALT_INV_Add0~69_sumout\ <= NOT \mainALU|Add0~69_sumout\;
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
\mainALU|ALT_INV_Add0~65_sumout\ <= NOT \mainALU|Add0~65_sumout\;
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
\mainALU|ALT_INV_Add0~61_sumout\ <= NOT \mainALU|Add0~61_sumout\;
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
\mainALU|ALT_INV_Add0~57_sumout\ <= NOT \mainALU|Add0~57_sumout\;
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
\mainALU|ALT_INV_Add0~53_sumout\ <= NOT \mainALU|Add0~53_sumout\;
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
\mainALU|ALT_INV_Add0~49_sumout\ <= NOT \mainALU|Add0~49_sumout\;
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \memory|altsyncram_component|auto_generated|q_a\(13);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \memory|altsyncram_component|auto_generated|q_a\(14);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \memory|altsyncram_component|auto_generated|q_a\(15);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \memory|altsyncram_component|auto_generated|q_a\(16);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \memory|altsyncram_component|auto_generated|q_a\(17);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \memory|altsyncram_component|auto_generated|q_a\(18);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \memory|altsyncram_component|auto_generated|q_a\(19);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \memory|altsyncram_component|auto_generated|q_a\(20);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \memory|altsyncram_component|auto_generated|q_a\(21);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \memory|altsyncram_component|auto_generated|q_a\(22);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \memory|altsyncram_component|auto_generated|q_a\(23);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \memory|altsyncram_component|auto_generated|q_a\(24);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \memory|altsyncram_component|auto_generated|q_a\(25);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \memory|altsyncram_component|auto_generated|q_a\(26);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \memory|altsyncram_component|auto_generated|q_a\(27);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \memory|altsyncram_component|auto_generated|q_a\(28);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \memory|altsyncram_component|auto_generated|q_a\(29);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \memory|altsyncram_component|auto_generated|q_a\(30);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \memory|altsyncram_component|auto_generated|q_a\(31);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \memory|altsyncram_component|auto_generated|q_a\(12);
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
\mainALU|ALT_INV_Add0~45_sumout\ <= NOT \mainALU|Add0~45_sumout\;
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
\mainALU|ALT_INV_Add0~41_sumout\ <= NOT \mainALU|Add0~41_sumout\;
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
\mainALU|ALT_INV_Add0~37_sumout\ <= NOT \mainALU|Add0~37_sumout\;
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
\mainALU|ALT_INV_Add0~33_sumout\ <= NOT \mainALU|Add0~33_sumout\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\mainALU|ALT_INV_Add0~29_sumout\ <= NOT \mainALU|Add0~29_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\mainALU|ALT_INV_Add0~25_sumout\ <= NOT \mainALU|Add0~25_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\mainALU|ALT_INV_Add0~21_sumout\ <= NOT \mainALU|Add0~21_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\mainALU|ALT_INV_Add0~17_sumout\ <= NOT \mainALU|Add0~17_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\mainALU|ALT_INV_Add0~13_sumout\ <= NOT \mainALU|Add0~13_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\mainALU|ALT_INV_Add0~9_sumout\ <= NOT \mainALU|Add0~9_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\mainALU|ALT_INV_Add0~5_sumout\ <= NOT \mainALU|Add0~5_sumout\;
\mainALU|ALT_INV_Add0~1_sumout\ <= NOT \mainALU|Add0~1_sumout\;
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \memory|altsyncram_component|auto_generated|q_a\(1);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \memory|altsyncram_component|auto_generated|q_a\(2);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \memory|altsyncram_component|auto_generated|q_a\(3);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \memory|altsyncram_component|auto_generated|q_a\(4);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \memory|altsyncram_component|auto_generated|q_a\(5);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \memory|altsyncram_component|auto_generated|q_a\(6);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \memory|altsyncram_component|auto_generated|q_a\(7);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \memory|altsyncram_component|auto_generated|q_a\(8);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \memory|altsyncram_component|auto_generated|q_a\(9);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \memory|altsyncram_component|auto_generated|q_a\(10);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \memory|altsyncram_component|auto_generated|q_a\(11);
\memory|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \memory|altsyncram_component|auto_generated|q_a\(0);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(1);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(2);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(3);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(4);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(5);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(6);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(7);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(8);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(9);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(10);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(11);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(12);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(13);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(14);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(15);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(16);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(17);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(18);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(19);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(20);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(21);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(22);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(23);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(24);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(25);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(26);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(27);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(28);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(29);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(30);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(31);
\instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \instructions|altsyncram_component|auto_generated|q_a\(0);
\registers|ALT_INV_registers[15][17]~q\ <= NOT \registers|registers[15][17]~q\;
\registers|ALT_INV_registers[14][17]~q\ <= NOT \registers|registers[14][17]~q\;
\registers|ALT_INV_registers[13][17]~q\ <= NOT \registers|registers[13][17]~q\;
\registers|ALT_INV_registers[12][17]~q\ <= NOT \registers|registers[12][17]~q\;
\registers|ALT_INV_Mux14~6_combout\ <= NOT \registers|Mux14~6_combout\;
\registers|ALT_INV_registers[3][17]~q\ <= NOT \registers|registers[3][17]~q\;
\registers|ALT_INV_registers[2][17]~q\ <= NOT \registers|registers[2][17]~q\;
\registers|ALT_INV_registers[1][17]~q\ <= NOT \registers|registers[1][17]~q\;
\registers|ALT_INV_registers[0][17]~q\ <= NOT \registers|registers[0][17]~q\;
\registers|ALT_INV_Mux14~5_combout\ <= NOT \registers|Mux14~5_combout\;
\registers|ALT_INV_registers[11][17]~q\ <= NOT \registers|registers[11][17]~q\;
\registers|ALT_INV_registers[10][17]~q\ <= NOT \registers|registers[10][17]~q\;
\registers|ALT_INV_registers[9][17]~q\ <= NOT \registers|registers[9][17]~q\;
\registers|ALT_INV_registers[8][17]~q\ <= NOT \registers|registers[8][17]~q\;
\registers|ALT_INV_Mux14~4_combout\ <= NOT \registers|Mux14~4_combout\;
\registers|ALT_INV_Mux14~3_combout\ <= NOT \registers|Mux14~3_combout\;
\registers|ALT_INV_registers[31][17]~q\ <= NOT \registers|registers[31][17]~q\;
\registers|ALT_INV_registers[27][17]~q\ <= NOT \registers|registers[27][17]~q\;
\registers|ALT_INV_registers[23][17]~q\ <= NOT \registers|registers[23][17]~q\;
\registers|ALT_INV_registers[19][17]~q\ <= NOT \registers|registers[19][17]~q\;
\registers|ALT_INV_Mux14~2_combout\ <= NOT \registers|Mux14~2_combout\;
\registers|ALT_INV_registers[30][17]~q\ <= NOT \registers|registers[30][17]~q\;
\registers|ALT_INV_registers[26][17]~q\ <= NOT \registers|registers[26][17]~q\;
\registers|ALT_INV_registers[22][17]~q\ <= NOT \registers|registers[22][17]~q\;
\registers|ALT_INV_registers[18][17]~q\ <= NOT \registers|registers[18][17]~q\;
\registers|ALT_INV_Mux14~1_combout\ <= NOT \registers|Mux14~1_combout\;
\registers|ALT_INV_registers[29][17]~q\ <= NOT \registers|registers[29][17]~q\;
\registers|ALT_INV_registers[25][17]~q\ <= NOT \registers|registers[25][17]~q\;
\registers|ALT_INV_registers[21][17]~q\ <= NOT \registers|registers[21][17]~q\;
\registers|ALT_INV_registers[17][17]~q\ <= NOT \registers|registers[17][17]~q\;
\registers|ALT_INV_Mux14~0_combout\ <= NOT \registers|Mux14~0_combout\;
\registers|ALT_INV_registers[28][17]~q\ <= NOT \registers|registers[28][17]~q\;
\registers|ALT_INV_registers[24][17]~q\ <= NOT \registers|registers[24][17]~q\;
\registers|ALT_INV_registers[20][17]~q\ <= NOT \registers|registers[20][17]~q\;
\registers|ALT_INV_registers[16][17]~q\ <= NOT \registers|registers[16][17]~q\;
\registers|ALT_INV_Mux15~10_combout\ <= NOT \registers|Mux15~10_combout\;
\registers|ALT_INV_Mux15~9_combout\ <= NOT \registers|Mux15~9_combout\;
\registers|ALT_INV_Mux15~8_combout\ <= NOT \registers|Mux15~8_combout\;
\registers|ALT_INV_registers[7][16]~q\ <= NOT \registers|registers[7][16]~q\;
\registers|ALT_INV_registers[6][16]~q\ <= NOT \registers|registers[6][16]~q\;
\registers|ALT_INV_registers[5][16]~q\ <= NOT \registers|registers[5][16]~q\;
\registers|ALT_INV_registers[4][16]~q\ <= NOT \registers|registers[4][16]~q\;
\registers|ALT_INV_Mux15~7_combout\ <= NOT \registers|Mux15~7_combout\;
\registers|ALT_INV_registers[15][16]~q\ <= NOT \registers|registers[15][16]~q\;
\registers|ALT_INV_registers[14][16]~q\ <= NOT \registers|registers[14][16]~q\;
\registers|ALT_INV_registers[13][16]~q\ <= NOT \registers|registers[13][16]~q\;
\registers|ALT_INV_registers[12][16]~q\ <= NOT \registers|registers[12][16]~q\;
\registers|ALT_INV_Mux15~6_combout\ <= NOT \registers|Mux15~6_combout\;
\registers|ALT_INV_registers[3][16]~q\ <= NOT \registers|registers[3][16]~q\;
\registers|ALT_INV_registers[2][16]~q\ <= NOT \registers|registers[2][16]~q\;
\registers|ALT_INV_registers[1][16]~q\ <= NOT \registers|registers[1][16]~q\;
\registers|ALT_INV_registers[0][16]~q\ <= NOT \registers|registers[0][16]~q\;
\registers|ALT_INV_Mux15~5_combout\ <= NOT \registers|Mux15~5_combout\;
\registers|ALT_INV_registers[11][16]~q\ <= NOT \registers|registers[11][16]~q\;
\registers|ALT_INV_registers[10][16]~q\ <= NOT \registers|registers[10][16]~q\;
\registers|ALT_INV_registers[9][16]~q\ <= NOT \registers|registers[9][16]~q\;
\registers|ALT_INV_registers[8][16]~q\ <= NOT \registers|registers[8][16]~q\;
\registers|ALT_INV_Mux15~4_combout\ <= NOT \registers|Mux15~4_combout\;
\registers|ALT_INV_Mux15~3_combout\ <= NOT \registers|Mux15~3_combout\;
\registers|ALT_INV_registers[31][16]~q\ <= NOT \registers|registers[31][16]~q\;
\registers|ALT_INV_registers[27][16]~q\ <= NOT \registers|registers[27][16]~q\;
\registers|ALT_INV_registers[23][16]~q\ <= NOT \registers|registers[23][16]~q\;
\registers|ALT_INV_registers[19][16]~q\ <= NOT \registers|registers[19][16]~q\;
\registers|ALT_INV_Mux15~2_combout\ <= NOT \registers|Mux15~2_combout\;
\registers|ALT_INV_registers[30][16]~q\ <= NOT \registers|registers[30][16]~q\;
\registers|ALT_INV_registers[26][16]~q\ <= NOT \registers|registers[26][16]~q\;
\registers|ALT_INV_registers[22][16]~q\ <= NOT \registers|registers[22][16]~q\;
\registers|ALT_INV_registers[18][16]~q\ <= NOT \registers|registers[18][16]~q\;
\registers|ALT_INV_Mux15~1_combout\ <= NOT \registers|Mux15~1_combout\;
\registers|ALT_INV_registers[29][16]~q\ <= NOT \registers|registers[29][16]~q\;
\registers|ALT_INV_registers[25][16]~q\ <= NOT \registers|registers[25][16]~q\;
\registers|ALT_INV_registers[21][16]~q\ <= NOT \registers|registers[21][16]~q\;
\registers|ALT_INV_registers[17][16]~q\ <= NOT \registers|registers[17][16]~q\;
\registers|ALT_INV_Mux15~0_combout\ <= NOT \registers|Mux15~0_combout\;
\registers|ALT_INV_registers[28][16]~q\ <= NOT \registers|registers[28][16]~q\;
\registers|ALT_INV_registers[24][16]~q\ <= NOT \registers|registers[24][16]~q\;
\registers|ALT_INV_registers[20][16]~q\ <= NOT \registers|registers[20][16]~q\;
\registers|ALT_INV_registers[16][16]~q\ <= NOT \registers|registers[16][16]~q\;
\registers|ALT_INV_Mux16~10_combout\ <= NOT \registers|Mux16~10_combout\;
\registers|ALT_INV_Mux16~9_combout\ <= NOT \registers|Mux16~9_combout\;
\registers|ALT_INV_Mux16~8_combout\ <= NOT \registers|Mux16~8_combout\;
\registers|ALT_INV_registers[7][15]~q\ <= NOT \registers|registers[7][15]~q\;
\registers|ALT_INV_registers[6][15]~q\ <= NOT \registers|registers[6][15]~q\;
\registers|ALT_INV_registers[5][15]~q\ <= NOT \registers|registers[5][15]~q\;
\registers|ALT_INV_registers[4][15]~q\ <= NOT \registers|registers[4][15]~q\;
\registers|ALT_INV_Mux16~7_combout\ <= NOT \registers|Mux16~7_combout\;
\registers|ALT_INV_registers[15][15]~q\ <= NOT \registers|registers[15][15]~q\;
\registers|ALT_INV_registers[14][15]~q\ <= NOT \registers|registers[14][15]~q\;
\registers|ALT_INV_registers[13][15]~q\ <= NOT \registers|registers[13][15]~q\;
\registers|ALT_INV_registers[12][15]~q\ <= NOT \registers|registers[12][15]~q\;
\registers|ALT_INV_Mux16~6_combout\ <= NOT \registers|Mux16~6_combout\;
\registers|ALT_INV_registers[3][15]~q\ <= NOT \registers|registers[3][15]~q\;
\registers|ALT_INV_registers[2][15]~q\ <= NOT \registers|registers[2][15]~q\;
\registers|ALT_INV_registers[1][15]~q\ <= NOT \registers|registers[1][15]~q\;
\registers|ALT_INV_registers[0][15]~q\ <= NOT \registers|registers[0][15]~q\;
\registers|ALT_INV_Mux16~5_combout\ <= NOT \registers|Mux16~5_combout\;
\registers|ALT_INV_registers[11][15]~q\ <= NOT \registers|registers[11][15]~q\;
\registers|ALT_INV_registers[10][15]~q\ <= NOT \registers|registers[10][15]~q\;
\registers|ALT_INV_registers[9][15]~q\ <= NOT \registers|registers[9][15]~q\;
\registers|ALT_INV_registers[8][15]~q\ <= NOT \registers|registers[8][15]~q\;
\registers|ALT_INV_Mux16~4_combout\ <= NOT \registers|Mux16~4_combout\;
\registers|ALT_INV_Mux16~3_combout\ <= NOT \registers|Mux16~3_combout\;
\registers|ALT_INV_registers[31][15]~q\ <= NOT \registers|registers[31][15]~q\;
\registers|ALT_INV_registers[27][15]~q\ <= NOT \registers|registers[27][15]~q\;
\registers|ALT_INV_registers[23][15]~q\ <= NOT \registers|registers[23][15]~q\;
\registers|ALT_INV_registers[19][15]~q\ <= NOT \registers|registers[19][15]~q\;
\registers|ALT_INV_Mux16~2_combout\ <= NOT \registers|Mux16~2_combout\;
\registers|ALT_INV_registers[30][15]~q\ <= NOT \registers|registers[30][15]~q\;
\registers|ALT_INV_registers[26][15]~q\ <= NOT \registers|registers[26][15]~q\;
\registers|ALT_INV_registers[22][15]~q\ <= NOT \registers|registers[22][15]~q\;
\registers|ALT_INV_registers[18][15]~q\ <= NOT \registers|registers[18][15]~q\;
\registers|ALT_INV_Mux16~1_combout\ <= NOT \registers|Mux16~1_combout\;
\registers|ALT_INV_registers[29][15]~q\ <= NOT \registers|registers[29][15]~q\;
\registers|ALT_INV_registers[25][15]~q\ <= NOT \registers|registers[25][15]~q\;
\registers|ALT_INV_registers[21][15]~q\ <= NOT \registers|registers[21][15]~q\;
\registers|ALT_INV_registers[17][15]~q\ <= NOT \registers|registers[17][15]~q\;
\registers|ALT_INV_Mux16~0_combout\ <= NOT \registers|Mux16~0_combout\;
\registers|ALT_INV_registers[28][15]~q\ <= NOT \registers|registers[28][15]~q\;
\registers|ALT_INV_registers[24][15]~q\ <= NOT \registers|registers[24][15]~q\;
\registers|ALT_INV_registers[20][15]~q\ <= NOT \registers|registers[20][15]~q\;
\registers|ALT_INV_registers[16][15]~q\ <= NOT \registers|registers[16][15]~q\;
\registers|ALT_INV_Mux17~8_combout\ <= NOT \registers|Mux17~8_combout\;
\registers|ALT_INV_Mux17~7_combout\ <= NOT \registers|Mux17~7_combout\;
\registers|ALT_INV_registers[3][14]~q\ <= NOT \registers|registers[3][14]~q\;
\registers|ALT_INV_registers[2][14]~q\ <= NOT \registers|registers[2][14]~q\;
\registers|ALT_INV_registers[1][14]~q\ <= NOT \registers|registers[1][14]~q\;
\registers|ALT_INV_registers[0][14]~q\ <= NOT \registers|registers[0][14]~q\;
\registers|ALT_INV_registers[13][20]~q\ <= NOT \registers|registers[13][20]~q\;
\registers|ALT_INV_registers[12][20]~q\ <= NOT \registers|registers[12][20]~q\;
\registers|ALT_INV_Mux11~6_combout\ <= NOT \registers|Mux11~6_combout\;
\registers|ALT_INV_registers[3][20]~q\ <= NOT \registers|registers[3][20]~q\;
\registers|ALT_INV_registers[2][20]~q\ <= NOT \registers|registers[2][20]~q\;
\registers|ALT_INV_registers[1][20]~q\ <= NOT \registers|registers[1][20]~q\;
\registers|ALT_INV_registers[0][20]~q\ <= NOT \registers|registers[0][20]~q\;
\registers|ALT_INV_Mux11~5_combout\ <= NOT \registers|Mux11~5_combout\;
\registers|ALT_INV_registers[11][20]~q\ <= NOT \registers|registers[11][20]~q\;
\registers|ALT_INV_registers[10][20]~q\ <= NOT \registers|registers[10][20]~q\;
\registers|ALT_INV_registers[9][20]~q\ <= NOT \registers|registers[9][20]~q\;
\registers|ALT_INV_registers[8][20]~q\ <= NOT \registers|registers[8][20]~q\;
\registers|ALT_INV_Mux11~4_combout\ <= NOT \registers|Mux11~4_combout\;
\registers|ALT_INV_Mux11~3_combout\ <= NOT \registers|Mux11~3_combout\;
\registers|ALT_INV_registers[31][20]~q\ <= NOT \registers|registers[31][20]~q\;
\registers|ALT_INV_registers[27][20]~q\ <= NOT \registers|registers[27][20]~q\;
\registers|ALT_INV_registers[23][20]~q\ <= NOT \registers|registers[23][20]~q\;
\registers|ALT_INV_registers[19][20]~q\ <= NOT \registers|registers[19][20]~q\;
\registers|ALT_INV_Mux11~2_combout\ <= NOT \registers|Mux11~2_combout\;
\registers|ALT_INV_registers[30][20]~q\ <= NOT \registers|registers[30][20]~q\;
\registers|ALT_INV_registers[26][20]~q\ <= NOT \registers|registers[26][20]~q\;
\registers|ALT_INV_registers[22][20]~q\ <= NOT \registers|registers[22][20]~q\;
\registers|ALT_INV_registers[18][20]~q\ <= NOT \registers|registers[18][20]~q\;
\registers|ALT_INV_Mux11~1_combout\ <= NOT \registers|Mux11~1_combout\;
\registers|ALT_INV_registers[29][20]~q\ <= NOT \registers|registers[29][20]~q\;
\registers|ALT_INV_registers[25][20]~q\ <= NOT \registers|registers[25][20]~q\;
\registers|ALT_INV_registers[21][20]~q\ <= NOT \registers|registers[21][20]~q\;
\registers|ALT_INV_registers[17][20]~q\ <= NOT \registers|registers[17][20]~q\;
\registers|ALT_INV_Mux11~0_combout\ <= NOT \registers|Mux11~0_combout\;
\registers|ALT_INV_registers[28][20]~q\ <= NOT \registers|registers[28][20]~q\;
\registers|ALT_INV_registers[24][20]~q\ <= NOT \registers|registers[24][20]~q\;
\registers|ALT_INV_registers[20][20]~q\ <= NOT \registers|registers[20][20]~q\;
\registers|ALT_INV_registers[16][20]~q\ <= NOT \registers|registers[16][20]~q\;
\registers|ALT_INV_Mux12~10_combout\ <= NOT \registers|Mux12~10_combout\;
\registers|ALT_INV_Mux12~9_combout\ <= NOT \registers|Mux12~9_combout\;
\registers|ALT_INV_Mux12~8_combout\ <= NOT \registers|Mux12~8_combout\;
\registers|ALT_INV_registers[7][19]~q\ <= NOT \registers|registers[7][19]~q\;
\registers|ALT_INV_registers[6][19]~q\ <= NOT \registers|registers[6][19]~q\;
\registers|ALT_INV_registers[5][19]~q\ <= NOT \registers|registers[5][19]~q\;
\registers|ALT_INV_registers[4][19]~q\ <= NOT \registers|registers[4][19]~q\;
\registers|ALT_INV_Mux12~7_combout\ <= NOT \registers|Mux12~7_combout\;
\registers|ALT_INV_registers[15][19]~q\ <= NOT \registers|registers[15][19]~q\;
\registers|ALT_INV_registers[14][19]~q\ <= NOT \registers|registers[14][19]~q\;
\registers|ALT_INV_registers[13][19]~q\ <= NOT \registers|registers[13][19]~q\;
\registers|ALT_INV_registers[12][19]~q\ <= NOT \registers|registers[12][19]~q\;
\registers|ALT_INV_Mux12~6_combout\ <= NOT \registers|Mux12~6_combout\;
\registers|ALT_INV_registers[3][19]~q\ <= NOT \registers|registers[3][19]~q\;
\registers|ALT_INV_registers[2][19]~q\ <= NOT \registers|registers[2][19]~q\;
\registers|ALT_INV_registers[1][19]~q\ <= NOT \registers|registers[1][19]~q\;
\registers|ALT_INV_registers[0][19]~q\ <= NOT \registers|registers[0][19]~q\;
\registers|ALT_INV_Mux12~5_combout\ <= NOT \registers|Mux12~5_combout\;
\registers|ALT_INV_registers[11][19]~q\ <= NOT \registers|registers[11][19]~q\;
\registers|ALT_INV_registers[10][19]~q\ <= NOT \registers|registers[10][19]~q\;
\registers|ALT_INV_registers[9][19]~q\ <= NOT \registers|registers[9][19]~q\;
\registers|ALT_INV_registers[8][19]~q\ <= NOT \registers|registers[8][19]~q\;
\registers|ALT_INV_Mux12~4_combout\ <= NOT \registers|Mux12~4_combout\;
\registers|ALT_INV_Mux12~3_combout\ <= NOT \registers|Mux12~3_combout\;
\registers|ALT_INV_registers[31][19]~q\ <= NOT \registers|registers[31][19]~q\;
\registers|ALT_INV_registers[27][19]~q\ <= NOT \registers|registers[27][19]~q\;
\registers|ALT_INV_registers[23][19]~q\ <= NOT \registers|registers[23][19]~q\;
\registers|ALT_INV_registers[19][19]~q\ <= NOT \registers|registers[19][19]~q\;
\registers|ALT_INV_Mux12~2_combout\ <= NOT \registers|Mux12~2_combout\;
\registers|ALT_INV_registers[30][19]~q\ <= NOT \registers|registers[30][19]~q\;
\registers|ALT_INV_registers[26][19]~q\ <= NOT \registers|registers[26][19]~q\;
\registers|ALT_INV_registers[22][19]~q\ <= NOT \registers|registers[22][19]~q\;
\registers|ALT_INV_registers[18][19]~q\ <= NOT \registers|registers[18][19]~q\;
\registers|ALT_INV_Mux12~1_combout\ <= NOT \registers|Mux12~1_combout\;
\registers|ALT_INV_registers[29][19]~q\ <= NOT \registers|registers[29][19]~q\;
\registers|ALT_INV_registers[25][19]~q\ <= NOT \registers|registers[25][19]~q\;
\registers|ALT_INV_registers[21][19]~q\ <= NOT \registers|registers[21][19]~q\;
\registers|ALT_INV_registers[17][19]~q\ <= NOT \registers|registers[17][19]~q\;
\registers|ALT_INV_Mux12~0_combout\ <= NOT \registers|Mux12~0_combout\;
\registers|ALT_INV_registers[28][19]~q\ <= NOT \registers|registers[28][19]~q\;
\registers|ALT_INV_registers[24][19]~q\ <= NOT \registers|registers[24][19]~q\;
\registers|ALT_INV_registers[20][19]~q\ <= NOT \registers|registers[20][19]~q\;
\registers|ALT_INV_registers[16][19]~q\ <= NOT \registers|registers[16][19]~q\;
\registers|ALT_INV_Mux13~10_combout\ <= NOT \registers|Mux13~10_combout\;
\registers|ALT_INV_Mux13~9_combout\ <= NOT \registers|Mux13~9_combout\;
\registers|ALT_INV_Mux13~8_combout\ <= NOT \registers|Mux13~8_combout\;
\registers|ALT_INV_registers[7][18]~q\ <= NOT \registers|registers[7][18]~q\;
\registers|ALT_INV_registers[6][18]~q\ <= NOT \registers|registers[6][18]~q\;
\registers|ALT_INV_registers[5][18]~q\ <= NOT \registers|registers[5][18]~q\;
\registers|ALT_INV_registers[4][18]~q\ <= NOT \registers|registers[4][18]~q\;
\registers|ALT_INV_Mux13~7_combout\ <= NOT \registers|Mux13~7_combout\;
\registers|ALT_INV_registers[15][18]~q\ <= NOT \registers|registers[15][18]~q\;
\registers|ALT_INV_registers[14][18]~q\ <= NOT \registers|registers[14][18]~q\;
\registers|ALT_INV_registers[13][18]~q\ <= NOT \registers|registers[13][18]~q\;
\registers|ALT_INV_registers[12][18]~q\ <= NOT \registers|registers[12][18]~q\;
\registers|ALT_INV_Mux13~6_combout\ <= NOT \registers|Mux13~6_combout\;
\registers|ALT_INV_registers[3][18]~q\ <= NOT \registers|registers[3][18]~q\;
\registers|ALT_INV_registers[2][18]~q\ <= NOT \registers|registers[2][18]~q\;
\registers|ALT_INV_registers[1][18]~q\ <= NOT \registers|registers[1][18]~q\;
\registers|ALT_INV_registers[0][18]~q\ <= NOT \registers|registers[0][18]~q\;
\registers|ALT_INV_Mux13~5_combout\ <= NOT \registers|Mux13~5_combout\;
\registers|ALT_INV_registers[11][18]~q\ <= NOT \registers|registers[11][18]~q\;
\registers|ALT_INV_registers[10][18]~q\ <= NOT \registers|registers[10][18]~q\;
\registers|ALT_INV_registers[9][18]~q\ <= NOT \registers|registers[9][18]~q\;
\registers|ALT_INV_registers[8][18]~q\ <= NOT \registers|registers[8][18]~q\;
\registers|ALT_INV_Mux13~4_combout\ <= NOT \registers|Mux13~4_combout\;
\registers|ALT_INV_Mux13~3_combout\ <= NOT \registers|Mux13~3_combout\;
\registers|ALT_INV_registers[31][18]~q\ <= NOT \registers|registers[31][18]~q\;
\registers|ALT_INV_registers[27][18]~q\ <= NOT \registers|registers[27][18]~q\;
\registers|ALT_INV_registers[23][18]~q\ <= NOT \registers|registers[23][18]~q\;
\registers|ALT_INV_registers[19][18]~q\ <= NOT \registers|registers[19][18]~q\;
\registers|ALT_INV_Mux13~2_combout\ <= NOT \registers|Mux13~2_combout\;
\registers|ALT_INV_registers[30][18]~q\ <= NOT \registers|registers[30][18]~q\;
\registers|ALT_INV_registers[26][18]~q\ <= NOT \registers|registers[26][18]~q\;
\registers|ALT_INV_registers[22][18]~q\ <= NOT \registers|registers[22][18]~q\;
\registers|ALT_INV_registers[18][18]~q\ <= NOT \registers|registers[18][18]~q\;
\registers|ALT_INV_Mux13~1_combout\ <= NOT \registers|Mux13~1_combout\;
\registers|ALT_INV_registers[29][18]~q\ <= NOT \registers|registers[29][18]~q\;
\registers|ALT_INV_registers[25][18]~q\ <= NOT \registers|registers[25][18]~q\;
\registers|ALT_INV_registers[21][18]~q\ <= NOT \registers|registers[21][18]~q\;
\registers|ALT_INV_registers[17][18]~q\ <= NOT \registers|registers[17][18]~q\;
\registers|ALT_INV_Mux13~0_combout\ <= NOT \registers|Mux13~0_combout\;
\registers|ALT_INV_registers[28][18]~q\ <= NOT \registers|registers[28][18]~q\;
\registers|ALT_INV_registers[24][18]~q\ <= NOT \registers|registers[24][18]~q\;
\registers|ALT_INV_registers[20][18]~q\ <= NOT \registers|registers[20][18]~q\;
\registers|ALT_INV_registers[16][18]~q\ <= NOT \registers|registers[16][18]~q\;
\registers|ALT_INV_Mux14~10_combout\ <= NOT \registers|Mux14~10_combout\;
\registers|ALT_INV_Mux14~9_combout\ <= NOT \registers|Mux14~9_combout\;
\registers|ALT_INV_Mux14~8_combout\ <= NOT \registers|Mux14~8_combout\;
\registers|ALT_INV_registers[7][17]~q\ <= NOT \registers|registers[7][17]~q\;
\registers|ALT_INV_registers[6][17]~q\ <= NOT \registers|registers[6][17]~q\;
\registers|ALT_INV_registers[5][17]~q\ <= NOT \registers|registers[5][17]~q\;
\registers|ALT_INV_registers[4][17]~q\ <= NOT \registers|registers[4][17]~q\;
\registers|ALT_INV_Mux14~7_combout\ <= NOT \registers|Mux14~7_combout\;
\registers|ALT_INV_Mux8~6_combout\ <= NOT \registers|Mux8~6_combout\;
\registers|ALT_INV_registers[3][23]~q\ <= NOT \registers|registers[3][23]~q\;
\registers|ALT_INV_registers[2][23]~q\ <= NOT \registers|registers[2][23]~q\;
\registers|ALT_INV_registers[1][23]~q\ <= NOT \registers|registers[1][23]~q\;
\registers|ALT_INV_registers[0][23]~q\ <= NOT \registers|registers[0][23]~q\;
\registers|ALT_INV_Mux8~5_combout\ <= NOT \registers|Mux8~5_combout\;
\registers|ALT_INV_registers[11][23]~q\ <= NOT \registers|registers[11][23]~q\;
\registers|ALT_INV_registers[10][23]~q\ <= NOT \registers|registers[10][23]~q\;
\registers|ALT_INV_registers[9][23]~q\ <= NOT \registers|registers[9][23]~q\;
\registers|ALT_INV_registers[8][23]~q\ <= NOT \registers|registers[8][23]~q\;
\registers|ALT_INV_Mux8~4_combout\ <= NOT \registers|Mux8~4_combout\;
\registers|ALT_INV_Mux8~3_combout\ <= NOT \registers|Mux8~3_combout\;
\registers|ALT_INV_registers[31][23]~q\ <= NOT \registers|registers[31][23]~q\;
\registers|ALT_INV_registers[27][23]~q\ <= NOT \registers|registers[27][23]~q\;
\registers|ALT_INV_registers[23][23]~q\ <= NOT \registers|registers[23][23]~q\;
\registers|ALT_INV_registers[19][23]~q\ <= NOT \registers|registers[19][23]~q\;
\registers|ALT_INV_Mux8~2_combout\ <= NOT \registers|Mux8~2_combout\;
\registers|ALT_INV_registers[30][23]~q\ <= NOT \registers|registers[30][23]~q\;
\registers|ALT_INV_registers[26][23]~q\ <= NOT \registers|registers[26][23]~q\;
\registers|ALT_INV_registers[22][23]~q\ <= NOT \registers|registers[22][23]~q\;
\registers|ALT_INV_registers[18][23]~q\ <= NOT \registers|registers[18][23]~q\;
\registers|ALT_INV_Mux8~1_combout\ <= NOT \registers|Mux8~1_combout\;
\registers|ALT_INV_registers[29][23]~q\ <= NOT \registers|registers[29][23]~q\;
\registers|ALT_INV_registers[25][23]~q\ <= NOT \registers|registers[25][23]~q\;
\registers|ALT_INV_registers[21][23]~q\ <= NOT \registers|registers[21][23]~q\;
\registers|ALT_INV_registers[17][23]~q\ <= NOT \registers|registers[17][23]~q\;
\registers|ALT_INV_Mux8~0_combout\ <= NOT \registers|Mux8~0_combout\;
\registers|ALT_INV_registers[28][23]~q\ <= NOT \registers|registers[28][23]~q\;
\registers|ALT_INV_registers[24][23]~q\ <= NOT \registers|registers[24][23]~q\;
\registers|ALT_INV_registers[20][23]~q\ <= NOT \registers|registers[20][23]~q\;
\registers|ALT_INV_registers[16][23]~q\ <= NOT \registers|registers[16][23]~q\;
\registers|ALT_INV_Mux9~10_combout\ <= NOT \registers|Mux9~10_combout\;
\registers|ALT_INV_Mux9~9_combout\ <= NOT \registers|Mux9~9_combout\;
\registers|ALT_INV_Mux9~8_combout\ <= NOT \registers|Mux9~8_combout\;
\registers|ALT_INV_registers[7][22]~q\ <= NOT \registers|registers[7][22]~q\;
\registers|ALT_INV_registers[6][22]~q\ <= NOT \registers|registers[6][22]~q\;
\registers|ALT_INV_registers[5][22]~q\ <= NOT \registers|registers[5][22]~q\;
\registers|ALT_INV_registers[4][22]~q\ <= NOT \registers|registers[4][22]~q\;
\registers|ALT_INV_Mux9~7_combout\ <= NOT \registers|Mux9~7_combout\;
\registers|ALT_INV_registers[15][22]~q\ <= NOT \registers|registers[15][22]~q\;
\registers|ALT_INV_registers[14][22]~q\ <= NOT \registers|registers[14][22]~q\;
\registers|ALT_INV_registers[13][22]~q\ <= NOT \registers|registers[13][22]~q\;
\registers|ALT_INV_registers[12][22]~q\ <= NOT \registers|registers[12][22]~q\;
\registers|ALT_INV_Mux9~6_combout\ <= NOT \registers|Mux9~6_combout\;
\registers|ALT_INV_registers[3][22]~q\ <= NOT \registers|registers[3][22]~q\;
\registers|ALT_INV_registers[2][22]~q\ <= NOT \registers|registers[2][22]~q\;
\registers|ALT_INV_registers[1][22]~q\ <= NOT \registers|registers[1][22]~q\;
\registers|ALT_INV_registers[0][22]~q\ <= NOT \registers|registers[0][22]~q\;
\registers|ALT_INV_Mux9~5_combout\ <= NOT \registers|Mux9~5_combout\;
\registers|ALT_INV_registers[11][22]~q\ <= NOT \registers|registers[11][22]~q\;
\registers|ALT_INV_registers[10][22]~q\ <= NOT \registers|registers[10][22]~q\;
\registers|ALT_INV_registers[9][22]~q\ <= NOT \registers|registers[9][22]~q\;
\registers|ALT_INV_registers[8][22]~q\ <= NOT \registers|registers[8][22]~q\;
\registers|ALT_INV_Mux9~4_combout\ <= NOT \registers|Mux9~4_combout\;
\registers|ALT_INV_Mux9~3_combout\ <= NOT \registers|Mux9~3_combout\;
\registers|ALT_INV_registers[31][22]~q\ <= NOT \registers|registers[31][22]~q\;
\registers|ALT_INV_registers[27][22]~q\ <= NOT \registers|registers[27][22]~q\;
\registers|ALT_INV_registers[23][22]~q\ <= NOT \registers|registers[23][22]~q\;
\registers|ALT_INV_registers[19][22]~q\ <= NOT \registers|registers[19][22]~q\;
\registers|ALT_INV_Mux9~2_combout\ <= NOT \registers|Mux9~2_combout\;
\registers|ALT_INV_registers[30][22]~q\ <= NOT \registers|registers[30][22]~q\;
\registers|ALT_INV_registers[26][22]~q\ <= NOT \registers|registers[26][22]~q\;
\registers|ALT_INV_registers[22][22]~q\ <= NOT \registers|registers[22][22]~q\;
\registers|ALT_INV_registers[18][22]~q\ <= NOT \registers|registers[18][22]~q\;
\registers|ALT_INV_Mux9~1_combout\ <= NOT \registers|Mux9~1_combout\;
\registers|ALT_INV_registers[29][22]~q\ <= NOT \registers|registers[29][22]~q\;
\registers|ALT_INV_registers[25][22]~q\ <= NOT \registers|registers[25][22]~q\;
\registers|ALT_INV_registers[21][22]~q\ <= NOT \registers|registers[21][22]~q\;
\registers|ALT_INV_registers[17][22]~q\ <= NOT \registers|registers[17][22]~q\;
\registers|ALT_INV_Mux9~0_combout\ <= NOT \registers|Mux9~0_combout\;
\registers|ALT_INV_registers[28][22]~q\ <= NOT \registers|registers[28][22]~q\;
\registers|ALT_INV_registers[24][22]~q\ <= NOT \registers|registers[24][22]~q\;
\registers|ALT_INV_registers[20][22]~q\ <= NOT \registers|registers[20][22]~q\;
\registers|ALT_INV_registers[16][22]~q\ <= NOT \registers|registers[16][22]~q\;
\registers|ALT_INV_Mux10~10_combout\ <= NOT \registers|Mux10~10_combout\;
\registers|ALT_INV_Mux10~9_combout\ <= NOT \registers|Mux10~9_combout\;
\registers|ALT_INV_Mux10~8_combout\ <= NOT \registers|Mux10~8_combout\;
\registers|ALT_INV_registers[7][21]~q\ <= NOT \registers|registers[7][21]~q\;
\registers|ALT_INV_registers[6][21]~q\ <= NOT \registers|registers[6][21]~q\;
\registers|ALT_INV_registers[5][21]~q\ <= NOT \registers|registers[5][21]~q\;
\registers|ALT_INV_registers[4][21]~q\ <= NOT \registers|registers[4][21]~q\;
\registers|ALT_INV_Mux10~7_combout\ <= NOT \registers|Mux10~7_combout\;
\registers|ALT_INV_registers[15][21]~q\ <= NOT \registers|registers[15][21]~q\;
\registers|ALT_INV_registers[14][21]~q\ <= NOT \registers|registers[14][21]~q\;
\registers|ALT_INV_registers[13][21]~q\ <= NOT \registers|registers[13][21]~q\;
\registers|ALT_INV_registers[12][21]~q\ <= NOT \registers|registers[12][21]~q\;
\registers|ALT_INV_Mux10~6_combout\ <= NOT \registers|Mux10~6_combout\;
\registers|ALT_INV_registers[3][21]~q\ <= NOT \registers|registers[3][21]~q\;
\registers|ALT_INV_registers[2][21]~q\ <= NOT \registers|registers[2][21]~q\;
\registers|ALT_INV_registers[1][21]~q\ <= NOT \registers|registers[1][21]~q\;
\registers|ALT_INV_registers[0][21]~q\ <= NOT \registers|registers[0][21]~q\;
\registers|ALT_INV_Mux10~5_combout\ <= NOT \registers|Mux10~5_combout\;
\registers|ALT_INV_registers[11][21]~q\ <= NOT \registers|registers[11][21]~q\;
\registers|ALT_INV_registers[10][21]~q\ <= NOT \registers|registers[10][21]~q\;
\registers|ALT_INV_registers[9][21]~q\ <= NOT \registers|registers[9][21]~q\;
\registers|ALT_INV_registers[8][21]~q\ <= NOT \registers|registers[8][21]~q\;
\registers|ALT_INV_Mux10~4_combout\ <= NOT \registers|Mux10~4_combout\;
\registers|ALT_INV_Mux10~3_combout\ <= NOT \registers|Mux10~3_combout\;
\registers|ALT_INV_registers[31][21]~q\ <= NOT \registers|registers[31][21]~q\;
\registers|ALT_INV_registers[27][21]~q\ <= NOT \registers|registers[27][21]~q\;
\registers|ALT_INV_registers[23][21]~q\ <= NOT \registers|registers[23][21]~q\;
\registers|ALT_INV_registers[19][21]~q\ <= NOT \registers|registers[19][21]~q\;
\registers|ALT_INV_Mux10~2_combout\ <= NOT \registers|Mux10~2_combout\;
\registers|ALT_INV_registers[30][21]~q\ <= NOT \registers|registers[30][21]~q\;
\registers|ALT_INV_registers[26][21]~q\ <= NOT \registers|registers[26][21]~q\;
\registers|ALT_INV_registers[22][21]~q\ <= NOT \registers|registers[22][21]~q\;
\registers|ALT_INV_registers[18][21]~q\ <= NOT \registers|registers[18][21]~q\;
\registers|ALT_INV_Mux10~1_combout\ <= NOT \registers|Mux10~1_combout\;
\registers|ALT_INV_registers[29][21]~q\ <= NOT \registers|registers[29][21]~q\;
\registers|ALT_INV_registers[25][21]~q\ <= NOT \registers|registers[25][21]~q\;
\registers|ALT_INV_registers[21][21]~q\ <= NOT \registers|registers[21][21]~q\;
\registers|ALT_INV_registers[17][21]~q\ <= NOT \registers|registers[17][21]~q\;
\registers|ALT_INV_Mux10~0_combout\ <= NOT \registers|Mux10~0_combout\;
\registers|ALT_INV_registers[28][21]~q\ <= NOT \registers|registers[28][21]~q\;
\registers|ALT_INV_registers[24][21]~q\ <= NOT \registers|registers[24][21]~q\;
\registers|ALT_INV_registers[20][21]~q\ <= NOT \registers|registers[20][21]~q\;
\registers|ALT_INV_registers[16][21]~q\ <= NOT \registers|registers[16][21]~q\;
\registers|ALT_INV_Mux11~10_combout\ <= NOT \registers|Mux11~10_combout\;
\registers|ALT_INV_Mux11~9_combout\ <= NOT \registers|Mux11~9_combout\;
\registers|ALT_INV_Mux11~8_combout\ <= NOT \registers|Mux11~8_combout\;
\registers|ALT_INV_registers[7][20]~q\ <= NOT \registers|registers[7][20]~q\;
\registers|ALT_INV_registers[6][20]~q\ <= NOT \registers|registers[6][20]~q\;
\registers|ALT_INV_registers[5][20]~q\ <= NOT \registers|registers[5][20]~q\;
\registers|ALT_INV_registers[4][20]~q\ <= NOT \registers|registers[4][20]~q\;
\registers|ALT_INV_Mux11~7_combout\ <= NOT \registers|Mux11~7_combout\;
\registers|ALT_INV_registers[15][20]~q\ <= NOT \registers|registers[15][20]~q\;
\registers|ALT_INV_registers[14][20]~q\ <= NOT \registers|registers[14][20]~q\;
\registers|ALT_INV_registers[2][26]~q\ <= NOT \registers|registers[2][26]~q\;
\registers|ALT_INV_registers[1][26]~q\ <= NOT \registers|registers[1][26]~q\;
\registers|ALT_INV_registers[0][26]~q\ <= NOT \registers|registers[0][26]~q\;
\registers|ALT_INV_Mux5~5_combout\ <= NOT \registers|Mux5~5_combout\;
\registers|ALT_INV_registers[11][26]~q\ <= NOT \registers|registers[11][26]~q\;
\registers|ALT_INV_registers[10][26]~q\ <= NOT \registers|registers[10][26]~q\;
\registers|ALT_INV_registers[9][26]~q\ <= NOT \registers|registers[9][26]~q\;
\registers|ALT_INV_registers[8][26]~q\ <= NOT \registers|registers[8][26]~q\;
\registers|ALT_INV_Mux5~4_combout\ <= NOT \registers|Mux5~4_combout\;
\registers|ALT_INV_Mux5~3_combout\ <= NOT \registers|Mux5~3_combout\;
\registers|ALT_INV_registers[31][26]~q\ <= NOT \registers|registers[31][26]~q\;
\registers|ALT_INV_registers[27][26]~q\ <= NOT \registers|registers[27][26]~q\;
\registers|ALT_INV_registers[23][26]~q\ <= NOT \registers|registers[23][26]~q\;
\registers|ALT_INV_registers[19][26]~q\ <= NOT \registers|registers[19][26]~q\;
\registers|ALT_INV_Mux5~2_combout\ <= NOT \registers|Mux5~2_combout\;
\registers|ALT_INV_registers[30][26]~q\ <= NOT \registers|registers[30][26]~q\;
\registers|ALT_INV_registers[26][26]~q\ <= NOT \registers|registers[26][26]~q\;
\registers|ALT_INV_registers[22][26]~q\ <= NOT \registers|registers[22][26]~q\;
\registers|ALT_INV_registers[18][26]~q\ <= NOT \registers|registers[18][26]~q\;
\registers|ALT_INV_Mux5~1_combout\ <= NOT \registers|Mux5~1_combout\;
\registers|ALT_INV_registers[29][26]~q\ <= NOT \registers|registers[29][26]~q\;
\registers|ALT_INV_registers[25][26]~q\ <= NOT \registers|registers[25][26]~q\;
\registers|ALT_INV_registers[21][26]~q\ <= NOT \registers|registers[21][26]~q\;
\registers|ALT_INV_registers[17][26]~q\ <= NOT \registers|registers[17][26]~q\;
\registers|ALT_INV_Mux5~0_combout\ <= NOT \registers|Mux5~0_combout\;
\registers|ALT_INV_registers[28][26]~q\ <= NOT \registers|registers[28][26]~q\;
\registers|ALT_INV_registers[24][26]~q\ <= NOT \registers|registers[24][26]~q\;
\registers|ALT_INV_registers[20][26]~q\ <= NOT \registers|registers[20][26]~q\;
\registers|ALT_INV_registers[16][26]~q\ <= NOT \registers|registers[16][26]~q\;
\registers|ALT_INV_Mux6~10_combout\ <= NOT \registers|Mux6~10_combout\;
\registers|ALT_INV_Mux6~9_combout\ <= NOT \registers|Mux6~9_combout\;
\registers|ALT_INV_Mux6~8_combout\ <= NOT \registers|Mux6~8_combout\;
\registers|ALT_INV_registers[7][25]~q\ <= NOT \registers|registers[7][25]~q\;
\registers|ALT_INV_registers[6][25]~q\ <= NOT \registers|registers[6][25]~q\;
\registers|ALT_INV_registers[5][25]~q\ <= NOT \registers|registers[5][25]~q\;
\registers|ALT_INV_registers[4][25]~q\ <= NOT \registers|registers[4][25]~q\;
\registers|ALT_INV_Mux6~7_combout\ <= NOT \registers|Mux6~7_combout\;
\registers|ALT_INV_registers[15][25]~q\ <= NOT \registers|registers[15][25]~q\;
\registers|ALT_INV_registers[14][25]~q\ <= NOT \registers|registers[14][25]~q\;
\registers|ALT_INV_registers[13][25]~q\ <= NOT \registers|registers[13][25]~q\;
\registers|ALT_INV_registers[12][25]~q\ <= NOT \registers|registers[12][25]~q\;
\registers|ALT_INV_Mux6~6_combout\ <= NOT \registers|Mux6~6_combout\;
\registers|ALT_INV_registers[3][25]~q\ <= NOT \registers|registers[3][25]~q\;
\registers|ALT_INV_registers[2][25]~q\ <= NOT \registers|registers[2][25]~q\;
\registers|ALT_INV_registers[1][25]~q\ <= NOT \registers|registers[1][25]~q\;
\registers|ALT_INV_registers[0][25]~q\ <= NOT \registers|registers[0][25]~q\;
\registers|ALT_INV_Mux6~5_combout\ <= NOT \registers|Mux6~5_combout\;
\registers|ALT_INV_registers[11][25]~q\ <= NOT \registers|registers[11][25]~q\;
\registers|ALT_INV_registers[10][25]~q\ <= NOT \registers|registers[10][25]~q\;
\registers|ALT_INV_registers[9][25]~q\ <= NOT \registers|registers[9][25]~q\;
\registers|ALT_INV_registers[8][25]~q\ <= NOT \registers|registers[8][25]~q\;
\registers|ALT_INV_Mux6~4_combout\ <= NOT \registers|Mux6~4_combout\;
\registers|ALT_INV_Mux6~3_combout\ <= NOT \registers|Mux6~3_combout\;
\registers|ALT_INV_registers[31][25]~q\ <= NOT \registers|registers[31][25]~q\;
\registers|ALT_INV_registers[27][25]~q\ <= NOT \registers|registers[27][25]~q\;
\registers|ALT_INV_registers[23][25]~q\ <= NOT \registers|registers[23][25]~q\;
\registers|ALT_INV_registers[19][25]~q\ <= NOT \registers|registers[19][25]~q\;
\registers|ALT_INV_Mux6~2_combout\ <= NOT \registers|Mux6~2_combout\;
\registers|ALT_INV_registers[30][25]~q\ <= NOT \registers|registers[30][25]~q\;
\registers|ALT_INV_registers[26][25]~q\ <= NOT \registers|registers[26][25]~q\;
\registers|ALT_INV_registers[22][25]~q\ <= NOT \registers|registers[22][25]~q\;
\registers|ALT_INV_registers[18][25]~q\ <= NOT \registers|registers[18][25]~q\;
\registers|ALT_INV_Mux6~1_combout\ <= NOT \registers|Mux6~1_combout\;
\registers|ALT_INV_registers[29][25]~q\ <= NOT \registers|registers[29][25]~q\;
\registers|ALT_INV_registers[25][25]~q\ <= NOT \registers|registers[25][25]~q\;
\registers|ALT_INV_registers[21][25]~q\ <= NOT \registers|registers[21][25]~q\;
\registers|ALT_INV_registers[17][25]~q\ <= NOT \registers|registers[17][25]~q\;
\registers|ALT_INV_Mux6~0_combout\ <= NOT \registers|Mux6~0_combout\;
\registers|ALT_INV_registers[28][25]~q\ <= NOT \registers|registers[28][25]~q\;
\registers|ALT_INV_registers[24][25]~q\ <= NOT \registers|registers[24][25]~q\;
\registers|ALT_INV_registers[20][25]~q\ <= NOT \registers|registers[20][25]~q\;
\registers|ALT_INV_registers[16][25]~q\ <= NOT \registers|registers[16][25]~q\;
\registers|ALT_INV_Mux7~10_combout\ <= NOT \registers|Mux7~10_combout\;
\registers|ALT_INV_Mux7~9_combout\ <= NOT \registers|Mux7~9_combout\;
\registers|ALT_INV_Mux7~8_combout\ <= NOT \registers|Mux7~8_combout\;
\registers|ALT_INV_registers[7][24]~q\ <= NOT \registers|registers[7][24]~q\;
\registers|ALT_INV_registers[6][24]~q\ <= NOT \registers|registers[6][24]~q\;
\registers|ALT_INV_registers[5][24]~q\ <= NOT \registers|registers[5][24]~q\;
\registers|ALT_INV_registers[4][24]~q\ <= NOT \registers|registers[4][24]~q\;
\registers|ALT_INV_Mux7~7_combout\ <= NOT \registers|Mux7~7_combout\;
\registers|ALT_INV_registers[15][24]~q\ <= NOT \registers|registers[15][24]~q\;
\registers|ALT_INV_registers[14][24]~q\ <= NOT \registers|registers[14][24]~q\;
\registers|ALT_INV_registers[13][24]~q\ <= NOT \registers|registers[13][24]~q\;
\registers|ALT_INV_registers[12][24]~q\ <= NOT \registers|registers[12][24]~q\;
\registers|ALT_INV_Mux7~6_combout\ <= NOT \registers|Mux7~6_combout\;
\registers|ALT_INV_registers[3][24]~q\ <= NOT \registers|registers[3][24]~q\;
\registers|ALT_INV_registers[2][24]~q\ <= NOT \registers|registers[2][24]~q\;
\registers|ALT_INV_registers[1][24]~q\ <= NOT \registers|registers[1][24]~q\;
\registers|ALT_INV_registers[0][24]~q\ <= NOT \registers|registers[0][24]~q\;
\registers|ALT_INV_Mux7~5_combout\ <= NOT \registers|Mux7~5_combout\;
\registers|ALT_INV_registers[11][24]~q\ <= NOT \registers|registers[11][24]~q\;
\registers|ALT_INV_registers[10][24]~q\ <= NOT \registers|registers[10][24]~q\;
\registers|ALT_INV_registers[9][24]~q\ <= NOT \registers|registers[9][24]~q\;
\registers|ALT_INV_registers[8][24]~q\ <= NOT \registers|registers[8][24]~q\;
\registers|ALT_INV_Mux7~4_combout\ <= NOT \registers|Mux7~4_combout\;
\registers|ALT_INV_Mux7~3_combout\ <= NOT \registers|Mux7~3_combout\;
\registers|ALT_INV_registers[31][24]~q\ <= NOT \registers|registers[31][24]~q\;
\registers|ALT_INV_registers[27][24]~q\ <= NOT \registers|registers[27][24]~q\;
\registers|ALT_INV_registers[23][24]~q\ <= NOT \registers|registers[23][24]~q\;
\registers|ALT_INV_registers[19][24]~q\ <= NOT \registers|registers[19][24]~q\;
\registers|ALT_INV_Mux7~2_combout\ <= NOT \registers|Mux7~2_combout\;
\registers|ALT_INV_registers[30][24]~q\ <= NOT \registers|registers[30][24]~q\;
\registers|ALT_INV_registers[26][24]~q\ <= NOT \registers|registers[26][24]~q\;
\registers|ALT_INV_registers[22][24]~q\ <= NOT \registers|registers[22][24]~q\;
\registers|ALT_INV_registers[18][24]~q\ <= NOT \registers|registers[18][24]~q\;
\registers|ALT_INV_Mux7~1_combout\ <= NOT \registers|Mux7~1_combout\;
\registers|ALT_INV_registers[29][24]~q\ <= NOT \registers|registers[29][24]~q\;
\registers|ALT_INV_registers[25][24]~q\ <= NOT \registers|registers[25][24]~q\;
\registers|ALT_INV_registers[21][24]~q\ <= NOT \registers|registers[21][24]~q\;
\registers|ALT_INV_registers[17][24]~q\ <= NOT \registers|registers[17][24]~q\;
\registers|ALT_INV_Mux7~0_combout\ <= NOT \registers|Mux7~0_combout\;
\registers|ALT_INV_registers[28][24]~q\ <= NOT \registers|registers[28][24]~q\;
\registers|ALT_INV_registers[24][24]~q\ <= NOT \registers|registers[24][24]~q\;
\registers|ALT_INV_registers[20][24]~q\ <= NOT \registers|registers[20][24]~q\;
\registers|ALT_INV_registers[16][24]~q\ <= NOT \registers|registers[16][24]~q\;
\registers|ALT_INV_Mux8~10_combout\ <= NOT \registers|Mux8~10_combout\;
\registers|ALT_INV_Mux8~9_combout\ <= NOT \registers|Mux8~9_combout\;
\registers|ALT_INV_Mux8~8_combout\ <= NOT \registers|Mux8~8_combout\;
\registers|ALT_INV_registers[7][23]~q\ <= NOT \registers|registers[7][23]~q\;
\registers|ALT_INV_registers[6][23]~q\ <= NOT \registers|registers[6][23]~q\;
\registers|ALT_INV_registers[5][23]~q\ <= NOT \registers|registers[5][23]~q\;
\registers|ALT_INV_registers[4][23]~q\ <= NOT \registers|registers[4][23]~q\;
\registers|ALT_INV_Mux8~7_combout\ <= NOT \registers|Mux8~7_combout\;
\registers|ALT_INV_registers[15][23]~q\ <= NOT \registers|registers[15][23]~q\;
\registers|ALT_INV_registers[14][23]~q\ <= NOT \registers|registers[14][23]~q\;
\registers|ALT_INV_registers[13][23]~q\ <= NOT \registers|registers[13][23]~q\;
\registers|ALT_INV_registers[12][23]~q\ <= NOT \registers|registers[12][23]~q\;
\registers|ALT_INV_registers[0][29]~q\ <= NOT \registers|registers[0][29]~q\;
\registers|ALT_INV_Mux2~5_combout\ <= NOT \registers|Mux2~5_combout\;
\registers|ALT_INV_registers[11][29]~q\ <= NOT \registers|registers[11][29]~q\;
\registers|ALT_INV_registers[10][29]~q\ <= NOT \registers|registers[10][29]~q\;
\registers|ALT_INV_registers[9][29]~q\ <= NOT \registers|registers[9][29]~q\;
\registers|ALT_INV_registers[8][29]~q\ <= NOT \registers|registers[8][29]~q\;
\registers|ALT_INV_Mux2~4_combout\ <= NOT \registers|Mux2~4_combout\;
\registers|ALT_INV_Mux2~3_combout\ <= NOT \registers|Mux2~3_combout\;
\registers|ALT_INV_registers[31][29]~q\ <= NOT \registers|registers[31][29]~q\;
\registers|ALT_INV_registers[27][29]~q\ <= NOT \registers|registers[27][29]~q\;
\registers|ALT_INV_registers[23][29]~q\ <= NOT \registers|registers[23][29]~q\;
\registers|ALT_INV_registers[19][29]~q\ <= NOT \registers|registers[19][29]~q\;
\registers|ALT_INV_Mux2~2_combout\ <= NOT \registers|Mux2~2_combout\;
\registers|ALT_INV_registers[30][29]~q\ <= NOT \registers|registers[30][29]~q\;
\registers|ALT_INV_registers[26][29]~q\ <= NOT \registers|registers[26][29]~q\;
\registers|ALT_INV_registers[22][29]~q\ <= NOT \registers|registers[22][29]~q\;
\registers|ALT_INV_registers[18][29]~q\ <= NOT \registers|registers[18][29]~q\;
\registers|ALT_INV_Mux2~1_combout\ <= NOT \registers|Mux2~1_combout\;
\registers|ALT_INV_registers[29][29]~q\ <= NOT \registers|registers[29][29]~q\;
\registers|ALT_INV_registers[25][29]~q\ <= NOT \registers|registers[25][29]~q\;
\registers|ALT_INV_registers[21][29]~q\ <= NOT \registers|registers[21][29]~q\;
\registers|ALT_INV_registers[17][29]~q\ <= NOT \registers|registers[17][29]~q\;
\registers|ALT_INV_Mux2~0_combout\ <= NOT \registers|Mux2~0_combout\;
\registers|ALT_INV_registers[28][29]~q\ <= NOT \registers|registers[28][29]~q\;
\registers|ALT_INV_registers[24][29]~q\ <= NOT \registers|registers[24][29]~q\;
\registers|ALT_INV_registers[20][29]~q\ <= NOT \registers|registers[20][29]~q\;
\registers|ALT_INV_registers[16][29]~q\ <= NOT \registers|registers[16][29]~q\;
\registers|ALT_INV_Mux3~10_combout\ <= NOT \registers|Mux3~10_combout\;
\registers|ALT_INV_Mux3~9_combout\ <= NOT \registers|Mux3~9_combout\;
\registers|ALT_INV_Mux3~8_combout\ <= NOT \registers|Mux3~8_combout\;
\registers|ALT_INV_registers[7][28]~q\ <= NOT \registers|registers[7][28]~q\;
\registers|ALT_INV_registers[6][28]~q\ <= NOT \registers|registers[6][28]~q\;
\registers|ALT_INV_registers[5][28]~q\ <= NOT \registers|registers[5][28]~q\;
\registers|ALT_INV_registers[4][28]~q\ <= NOT \registers|registers[4][28]~q\;
\registers|ALT_INV_Mux3~7_combout\ <= NOT \registers|Mux3~7_combout\;
\registers|ALT_INV_registers[15][28]~q\ <= NOT \registers|registers[15][28]~q\;
\registers|ALT_INV_registers[14][28]~q\ <= NOT \registers|registers[14][28]~q\;
\registers|ALT_INV_registers[13][28]~q\ <= NOT \registers|registers[13][28]~q\;
\registers|ALT_INV_registers[12][28]~q\ <= NOT \registers|registers[12][28]~q\;
\registers|ALT_INV_Mux3~6_combout\ <= NOT \registers|Mux3~6_combout\;
\registers|ALT_INV_registers[3][28]~q\ <= NOT \registers|registers[3][28]~q\;
\registers|ALT_INV_registers[2][28]~q\ <= NOT \registers|registers[2][28]~q\;
\registers|ALT_INV_registers[1][28]~q\ <= NOT \registers|registers[1][28]~q\;
\registers|ALT_INV_registers[0][28]~q\ <= NOT \registers|registers[0][28]~q\;
\registers|ALT_INV_Mux3~5_combout\ <= NOT \registers|Mux3~5_combout\;
\registers|ALT_INV_registers[11][28]~q\ <= NOT \registers|registers[11][28]~q\;
\registers|ALT_INV_registers[10][28]~q\ <= NOT \registers|registers[10][28]~q\;
\registers|ALT_INV_registers[9][28]~q\ <= NOT \registers|registers[9][28]~q\;
\registers|ALT_INV_registers[8][28]~q\ <= NOT \registers|registers[8][28]~q\;
\registers|ALT_INV_Mux3~4_combout\ <= NOT \registers|Mux3~4_combout\;
\registers|ALT_INV_Mux3~3_combout\ <= NOT \registers|Mux3~3_combout\;
\registers|ALT_INV_registers[31][28]~q\ <= NOT \registers|registers[31][28]~q\;
\registers|ALT_INV_registers[27][28]~q\ <= NOT \registers|registers[27][28]~q\;
\registers|ALT_INV_registers[23][28]~q\ <= NOT \registers|registers[23][28]~q\;
\registers|ALT_INV_registers[19][28]~q\ <= NOT \registers|registers[19][28]~q\;
\registers|ALT_INV_Mux3~2_combout\ <= NOT \registers|Mux3~2_combout\;
\registers|ALT_INV_registers[30][28]~q\ <= NOT \registers|registers[30][28]~q\;
\registers|ALT_INV_registers[26][28]~q\ <= NOT \registers|registers[26][28]~q\;
\registers|ALT_INV_registers[22][28]~q\ <= NOT \registers|registers[22][28]~q\;
\registers|ALT_INV_registers[18][28]~q\ <= NOT \registers|registers[18][28]~q\;
\registers|ALT_INV_Mux3~1_combout\ <= NOT \registers|Mux3~1_combout\;
\registers|ALT_INV_registers[29][28]~q\ <= NOT \registers|registers[29][28]~q\;
\registers|ALT_INV_registers[25][28]~q\ <= NOT \registers|registers[25][28]~q\;
\registers|ALT_INV_registers[21][28]~q\ <= NOT \registers|registers[21][28]~q\;
\registers|ALT_INV_registers[17][28]~q\ <= NOT \registers|registers[17][28]~q\;
\registers|ALT_INV_Mux3~0_combout\ <= NOT \registers|Mux3~0_combout\;
\registers|ALT_INV_registers[28][28]~q\ <= NOT \registers|registers[28][28]~q\;
\registers|ALT_INV_registers[24][28]~q\ <= NOT \registers|registers[24][28]~q\;
\registers|ALT_INV_registers[20][28]~q\ <= NOT \registers|registers[20][28]~q\;
\registers|ALT_INV_registers[16][28]~q\ <= NOT \registers|registers[16][28]~q\;
\registers|ALT_INV_Mux4~10_combout\ <= NOT \registers|Mux4~10_combout\;
\registers|ALT_INV_Mux4~9_combout\ <= NOT \registers|Mux4~9_combout\;
\registers|ALT_INV_Mux4~8_combout\ <= NOT \registers|Mux4~8_combout\;
\registers|ALT_INV_registers[7][27]~q\ <= NOT \registers|registers[7][27]~q\;
\registers|ALT_INV_registers[6][27]~q\ <= NOT \registers|registers[6][27]~q\;
\registers|ALT_INV_registers[5][27]~q\ <= NOT \registers|registers[5][27]~q\;
\registers|ALT_INV_registers[4][27]~q\ <= NOT \registers|registers[4][27]~q\;
\registers|ALT_INV_Mux4~7_combout\ <= NOT \registers|Mux4~7_combout\;
\registers|ALT_INV_registers[15][27]~q\ <= NOT \registers|registers[15][27]~q\;
\registers|ALT_INV_registers[14][27]~q\ <= NOT \registers|registers[14][27]~q\;
\registers|ALT_INV_registers[13][27]~q\ <= NOT \registers|registers[13][27]~q\;
\registers|ALT_INV_registers[12][27]~q\ <= NOT \registers|registers[12][27]~q\;
\registers|ALT_INV_Mux4~6_combout\ <= NOT \registers|Mux4~6_combout\;
\registers|ALT_INV_registers[3][27]~q\ <= NOT \registers|registers[3][27]~q\;
\registers|ALT_INV_registers[2][27]~q\ <= NOT \registers|registers[2][27]~q\;
\registers|ALT_INV_registers[1][27]~q\ <= NOT \registers|registers[1][27]~q\;
\registers|ALT_INV_registers[0][27]~q\ <= NOT \registers|registers[0][27]~q\;
\registers|ALT_INV_Mux4~5_combout\ <= NOT \registers|Mux4~5_combout\;
\registers|ALT_INV_registers[11][27]~q\ <= NOT \registers|registers[11][27]~q\;
\registers|ALT_INV_registers[10][27]~q\ <= NOT \registers|registers[10][27]~q\;
\registers|ALT_INV_registers[9][27]~q\ <= NOT \registers|registers[9][27]~q\;
\registers|ALT_INV_registers[8][27]~q\ <= NOT \registers|registers[8][27]~q\;
\registers|ALT_INV_Mux4~4_combout\ <= NOT \registers|Mux4~4_combout\;
\registers|ALT_INV_Mux4~3_combout\ <= NOT \registers|Mux4~3_combout\;
\registers|ALT_INV_registers[31][27]~q\ <= NOT \registers|registers[31][27]~q\;
\registers|ALT_INV_registers[27][27]~q\ <= NOT \registers|registers[27][27]~q\;
\registers|ALT_INV_registers[23][27]~q\ <= NOT \registers|registers[23][27]~q\;
\registers|ALT_INV_registers[19][27]~q\ <= NOT \registers|registers[19][27]~q\;
\registers|ALT_INV_Mux4~2_combout\ <= NOT \registers|Mux4~2_combout\;
\registers|ALT_INV_registers[30][27]~q\ <= NOT \registers|registers[30][27]~q\;
\registers|ALT_INV_registers[26][27]~q\ <= NOT \registers|registers[26][27]~q\;
\registers|ALT_INV_registers[22][27]~q\ <= NOT \registers|registers[22][27]~q\;
\registers|ALT_INV_registers[18][27]~q\ <= NOT \registers|registers[18][27]~q\;
\registers|ALT_INV_Mux4~1_combout\ <= NOT \registers|Mux4~1_combout\;
\registers|ALT_INV_registers[29][27]~q\ <= NOT \registers|registers[29][27]~q\;
\registers|ALT_INV_registers[25][27]~q\ <= NOT \registers|registers[25][27]~q\;
\registers|ALT_INV_registers[21][27]~q\ <= NOT \registers|registers[21][27]~q\;
\registers|ALT_INV_registers[17][27]~q\ <= NOT \registers|registers[17][27]~q\;
\registers|ALT_INV_Mux4~0_combout\ <= NOT \registers|Mux4~0_combout\;
\registers|ALT_INV_registers[28][27]~q\ <= NOT \registers|registers[28][27]~q\;
\registers|ALT_INV_registers[24][27]~q\ <= NOT \registers|registers[24][27]~q\;
\registers|ALT_INV_registers[20][27]~q\ <= NOT \registers|registers[20][27]~q\;
\registers|ALT_INV_registers[16][27]~q\ <= NOT \registers|registers[16][27]~q\;
\registers|ALT_INV_Mux5~10_combout\ <= NOT \registers|Mux5~10_combout\;
\registers|ALT_INV_Mux5~9_combout\ <= NOT \registers|Mux5~9_combout\;
\registers|ALT_INV_Mux5~8_combout\ <= NOT \registers|Mux5~8_combout\;
\registers|ALT_INV_registers[7][26]~q\ <= NOT \registers|registers[7][26]~q\;
\registers|ALT_INV_registers[6][26]~q\ <= NOT \registers|registers[6][26]~q\;
\registers|ALT_INV_registers[5][26]~q\ <= NOT \registers|registers[5][26]~q\;
\registers|ALT_INV_registers[4][26]~q\ <= NOT \registers|registers[4][26]~q\;
\registers|ALT_INV_Mux5~7_combout\ <= NOT \registers|Mux5~7_combout\;
\registers|ALT_INV_registers[15][26]~q\ <= NOT \registers|registers[15][26]~q\;
\registers|ALT_INV_registers[14][26]~q\ <= NOT \registers|registers[14][26]~q\;
\registers|ALT_INV_registers[13][26]~q\ <= NOT \registers|registers[13][26]~q\;
\registers|ALT_INV_registers[12][26]~q\ <= NOT \registers|registers[12][26]~q\;
\registers|ALT_INV_Mux5~6_combout\ <= NOT \registers|Mux5~6_combout\;
\registers|ALT_INV_registers[3][26]~q\ <= NOT \registers|registers[3][26]~q\;
\registers|ALT_INV_Mux61~1_combout\ <= NOT \registers|Mux61~1_combout\;
\registers|ALT_INV_Mux61~0_combout\ <= NOT \registers|Mux61~0_combout\;
\registers|ALT_INV_Mux62~9_combout\ <= NOT \registers|Mux62~9_combout\;
\registers|ALT_INV_Mux62~8_combout\ <= NOT \registers|Mux62~8_combout\;
\registers|ALT_INV_Mux62~7_combout\ <= NOT \registers|Mux62~7_combout\;
\registers|ALT_INV_Mux62~6_combout\ <= NOT \registers|Mux62~6_combout\;
\registers|ALT_INV_Mux62~5_combout\ <= NOT \registers|Mux62~5_combout\;
\registers|ALT_INV_Mux62~4_combout\ <= NOT \registers|Mux62~4_combout\;
\registers|ALT_INV_Mux62~3_combout\ <= NOT \registers|Mux62~3_combout\;
\registers|ALT_INV_Mux62~2_combout\ <= NOT \registers|Mux62~2_combout\;
\registers|ALT_INV_Mux62~1_combout\ <= NOT \registers|Mux62~1_combout\;
\registers|ALT_INV_Mux62~0_combout\ <= NOT \registers|Mux62~0_combout\;
\registers|ALT_INV_Mux63~9_combout\ <= NOT \registers|Mux63~9_combout\;
\registers|ALT_INV_Mux63~8_combout\ <= NOT \registers|Mux63~8_combout\;
\registers|ALT_INV_Mux63~7_combout\ <= NOT \registers|Mux63~7_combout\;
\registers|ALT_INV_Mux63~6_combout\ <= NOT \registers|Mux63~6_combout\;
\registers|ALT_INV_Mux63~5_combout\ <= NOT \registers|Mux63~5_combout\;
\registers|ALT_INV_Mux42~0_combout\ <= NOT \registers|Mux42~0_combout\;
\registers|ALT_INV_Mux63~4_combout\ <= NOT \registers|Mux63~4_combout\;
\registers|ALT_INV_Mux63~3_combout\ <= NOT \registers|Mux63~3_combout\;
\registers|ALT_INV_Mux63~2_combout\ <= NOT \registers|Mux63~2_combout\;
\registers|ALT_INV_Mux63~1_combout\ <= NOT \registers|Mux63~1_combout\;
\registers|ALT_INV_Mux63~0_combout\ <= NOT \registers|Mux63~0_combout\;
\registers|ALT_INV_Mux0~10_combout\ <= NOT \registers|Mux0~10_combout\;
\registers|ALT_INV_Mux0~9_combout\ <= NOT \registers|Mux0~9_combout\;
\registers|ALT_INV_Mux0~8_combout\ <= NOT \registers|Mux0~8_combout\;
\registers|ALT_INV_registers[7][31]~q\ <= NOT \registers|registers[7][31]~q\;
\registers|ALT_INV_registers[6][31]~q\ <= NOT \registers|registers[6][31]~q\;
\registers|ALT_INV_registers[5][31]~q\ <= NOT \registers|registers[5][31]~q\;
\registers|ALT_INV_registers[4][31]~q\ <= NOT \registers|registers[4][31]~q\;
\registers|ALT_INV_Mux0~7_combout\ <= NOT \registers|Mux0~7_combout\;
\registers|ALT_INV_registers[15][31]~q\ <= NOT \registers|registers[15][31]~q\;
\registers|ALT_INV_registers[14][31]~q\ <= NOT \registers|registers[14][31]~q\;
\registers|ALT_INV_registers[13][31]~q\ <= NOT \registers|registers[13][31]~q\;
\registers|ALT_INV_registers[12][31]~q\ <= NOT \registers|registers[12][31]~q\;
\registers|ALT_INV_Mux0~6_combout\ <= NOT \registers|Mux0~6_combout\;
\registers|ALT_INV_registers[3][31]~q\ <= NOT \registers|registers[3][31]~q\;
\registers|ALT_INV_registers[2][31]~q\ <= NOT \registers|registers[2][31]~q\;
\registers|ALT_INV_registers[1][31]~q\ <= NOT \registers|registers[1][31]~q\;
\registers|ALT_INV_registers[0][31]~q\ <= NOT \registers|registers[0][31]~q\;
\registers|ALT_INV_Mux0~5_combout\ <= NOT \registers|Mux0~5_combout\;
\registers|ALT_INV_registers[11][31]~q\ <= NOT \registers|registers[11][31]~q\;
\registers|ALT_INV_registers[10][31]~q\ <= NOT \registers|registers[10][31]~q\;
\registers|ALT_INV_registers[9][31]~q\ <= NOT \registers|registers[9][31]~q\;
\registers|ALT_INV_registers[8][31]~q\ <= NOT \registers|registers[8][31]~q\;
\registers|ALT_INV_Mux0~4_combout\ <= NOT \registers|Mux0~4_combout\;
\registers|ALT_INV_Mux0~3_combout\ <= NOT \registers|Mux0~3_combout\;
\registers|ALT_INV_registers[31][31]~q\ <= NOT \registers|registers[31][31]~q\;
\registers|ALT_INV_registers[27][31]~q\ <= NOT \registers|registers[27][31]~q\;
\registers|ALT_INV_registers[23][31]~q\ <= NOT \registers|registers[23][31]~q\;
\registers|ALT_INV_registers[19][31]~q\ <= NOT \registers|registers[19][31]~q\;
\registers|ALT_INV_Mux0~2_combout\ <= NOT \registers|Mux0~2_combout\;
\registers|ALT_INV_registers[30][31]~q\ <= NOT \registers|registers[30][31]~q\;
\registers|ALT_INV_registers[26][31]~q\ <= NOT \registers|registers[26][31]~q\;
\registers|ALT_INV_registers[22][31]~q\ <= NOT \registers|registers[22][31]~q\;
\registers|ALT_INV_registers[18][31]~q\ <= NOT \registers|registers[18][31]~q\;
\registers|ALT_INV_Mux0~1_combout\ <= NOT \registers|Mux0~1_combout\;
\registers|ALT_INV_registers[29][31]~q\ <= NOT \registers|registers[29][31]~q\;
\registers|ALT_INV_registers[25][31]~q\ <= NOT \registers|registers[25][31]~q\;
\registers|ALT_INV_registers[21][31]~q\ <= NOT \registers|registers[21][31]~q\;
\registers|ALT_INV_registers[17][31]~q\ <= NOT \registers|registers[17][31]~q\;
\registers|ALT_INV_Mux0~0_combout\ <= NOT \registers|Mux0~0_combout\;
\registers|ALT_INV_registers[28][31]~q\ <= NOT \registers|registers[28][31]~q\;
\registers|ALT_INV_registers[24][31]~q\ <= NOT \registers|registers[24][31]~q\;
\registers|ALT_INV_registers[20][31]~q\ <= NOT \registers|registers[20][31]~q\;
\registers|ALT_INV_registers[16][31]~q\ <= NOT \registers|registers[16][31]~q\;
\registers|ALT_INV_Mux1~10_combout\ <= NOT \registers|Mux1~10_combout\;
\registers|ALT_INV_Mux1~9_combout\ <= NOT \registers|Mux1~9_combout\;
\registers|ALT_INV_Mux1~8_combout\ <= NOT \registers|Mux1~8_combout\;
\registers|ALT_INV_registers[7][30]~q\ <= NOT \registers|registers[7][30]~q\;
\registers|ALT_INV_registers[6][30]~q\ <= NOT \registers|registers[6][30]~q\;
\registers|ALT_INV_registers[5][30]~q\ <= NOT \registers|registers[5][30]~q\;
\registers|ALT_INV_registers[4][30]~q\ <= NOT \registers|registers[4][30]~q\;
\registers|ALT_INV_Mux1~7_combout\ <= NOT \registers|Mux1~7_combout\;
\registers|ALT_INV_registers[15][30]~q\ <= NOT \registers|registers[15][30]~q\;
\registers|ALT_INV_registers[14][30]~q\ <= NOT \registers|registers[14][30]~q\;
\registers|ALT_INV_registers[13][30]~q\ <= NOT \registers|registers[13][30]~q\;
\registers|ALT_INV_registers[12][30]~q\ <= NOT \registers|registers[12][30]~q\;
\registers|ALT_INV_Mux1~6_combout\ <= NOT \registers|Mux1~6_combout\;
\registers|ALT_INV_registers[3][30]~q\ <= NOT \registers|registers[3][30]~q\;
\registers|ALT_INV_registers[2][30]~q\ <= NOT \registers|registers[2][30]~q\;
\registers|ALT_INV_registers[1][30]~q\ <= NOT \registers|registers[1][30]~q\;
\registers|ALT_INV_registers[0][30]~q\ <= NOT \registers|registers[0][30]~q\;
\registers|ALT_INV_Mux1~5_combout\ <= NOT \registers|Mux1~5_combout\;
\registers|ALT_INV_registers[11][30]~q\ <= NOT \registers|registers[11][30]~q\;
\registers|ALT_INV_registers[10][30]~q\ <= NOT \registers|registers[10][30]~q\;
\registers|ALT_INV_registers[9][30]~q\ <= NOT \registers|registers[9][30]~q\;
\registers|ALT_INV_registers[8][30]~q\ <= NOT \registers|registers[8][30]~q\;
\registers|ALT_INV_Mux1~4_combout\ <= NOT \registers|Mux1~4_combout\;
\registers|ALT_INV_Mux1~3_combout\ <= NOT \registers|Mux1~3_combout\;
\registers|ALT_INV_registers[31][30]~q\ <= NOT \registers|registers[31][30]~q\;
\registers|ALT_INV_registers[27][30]~q\ <= NOT \registers|registers[27][30]~q\;
\registers|ALT_INV_registers[23][30]~q\ <= NOT \registers|registers[23][30]~q\;
\registers|ALT_INV_registers[19][30]~q\ <= NOT \registers|registers[19][30]~q\;
\registers|ALT_INV_Mux1~2_combout\ <= NOT \registers|Mux1~2_combout\;
\registers|ALT_INV_registers[30][30]~q\ <= NOT \registers|registers[30][30]~q\;
\registers|ALT_INV_registers[26][30]~q\ <= NOT \registers|registers[26][30]~q\;
\registers|ALT_INV_registers[22][30]~q\ <= NOT \registers|registers[22][30]~q\;
\registers|ALT_INV_registers[18][30]~q\ <= NOT \registers|registers[18][30]~q\;
\registers|ALT_INV_Mux1~1_combout\ <= NOT \registers|Mux1~1_combout\;
\registers|ALT_INV_registers[29][30]~q\ <= NOT \registers|registers[29][30]~q\;
\registers|ALT_INV_registers[25][30]~q\ <= NOT \registers|registers[25][30]~q\;
\registers|ALT_INV_registers[21][30]~q\ <= NOT \registers|registers[21][30]~q\;
\registers|ALT_INV_registers[17][30]~q\ <= NOT \registers|registers[17][30]~q\;
\registers|ALT_INV_Mux1~0_combout\ <= NOT \registers|Mux1~0_combout\;
\registers|ALT_INV_registers[28][30]~q\ <= NOT \registers|registers[28][30]~q\;
\registers|ALT_INV_registers[24][30]~q\ <= NOT \registers|registers[24][30]~q\;
\registers|ALT_INV_registers[20][30]~q\ <= NOT \registers|registers[20][30]~q\;
\registers|ALT_INV_registers[16][30]~q\ <= NOT \registers|registers[16][30]~q\;
\registers|ALT_INV_Mux2~10_combout\ <= NOT \registers|Mux2~10_combout\;
\registers|ALT_INV_Mux2~9_combout\ <= NOT \registers|Mux2~9_combout\;
\registers|ALT_INV_Mux2~8_combout\ <= NOT \registers|Mux2~8_combout\;
\registers|ALT_INV_registers[7][29]~q\ <= NOT \registers|registers[7][29]~q\;
\registers|ALT_INV_registers[6][29]~q\ <= NOT \registers|registers[6][29]~q\;
\registers|ALT_INV_registers[5][29]~q\ <= NOT \registers|registers[5][29]~q\;
\registers|ALT_INV_registers[4][29]~q\ <= NOT \registers|registers[4][29]~q\;
\registers|ALT_INV_Mux2~7_combout\ <= NOT \registers|Mux2~7_combout\;
\registers|ALT_INV_registers[15][29]~q\ <= NOT \registers|registers[15][29]~q\;
\registers|ALT_INV_registers[14][29]~q\ <= NOT \registers|registers[14][29]~q\;
\registers|ALT_INV_registers[13][29]~q\ <= NOT \registers|registers[13][29]~q\;
\registers|ALT_INV_registers[12][29]~q\ <= NOT \registers|registers[12][29]~q\;
\registers|ALT_INV_Mux2~6_combout\ <= NOT \registers|Mux2~6_combout\;
\registers|ALT_INV_registers[3][29]~q\ <= NOT \registers|registers[3][29]~q\;
\registers|ALT_INV_registers[2][29]~q\ <= NOT \registers|registers[2][29]~q\;
\registers|ALT_INV_registers[1][29]~q\ <= NOT \registers|registers[1][29]~q\;
\registers|ALT_INV_Mux50~7_combout\ <= NOT \registers|Mux50~7_combout\;
\registers|ALT_INV_Mux50~6_combout\ <= NOT \registers|Mux50~6_combout\;
\registers|ALT_INV_Mux50~5_combout\ <= NOT \registers|Mux50~5_combout\;
\registers|ALT_INV_Mux50~4_combout\ <= NOT \registers|Mux50~4_combout\;
\registers|ALT_INV_Mux50~3_combout\ <= NOT \registers|Mux50~3_combout\;
\registers|ALT_INV_Mux50~2_combout\ <= NOT \registers|Mux50~2_combout\;
\registers|ALT_INV_Mux50~1_combout\ <= NOT \registers|Mux50~1_combout\;
\registers|ALT_INV_Mux50~0_combout\ <= NOT \registers|Mux50~0_combout\;
\registers|ALT_INV_Mux51~9_combout\ <= NOT \registers|Mux51~9_combout\;
\registers|ALT_INV_Mux51~8_combout\ <= NOT \registers|Mux51~8_combout\;
\registers|ALT_INV_Mux51~7_combout\ <= NOT \registers|Mux51~7_combout\;
\registers|ALT_INV_Mux51~6_combout\ <= NOT \registers|Mux51~6_combout\;
\registers|ALT_INV_Mux51~5_combout\ <= NOT \registers|Mux51~5_combout\;
\registers|ALT_INV_Mux51~4_combout\ <= NOT \registers|Mux51~4_combout\;
\registers|ALT_INV_Mux51~3_combout\ <= NOT \registers|Mux51~3_combout\;
\registers|ALT_INV_Mux51~2_combout\ <= NOT \registers|Mux51~2_combout\;
\registers|ALT_INV_Mux51~1_combout\ <= NOT \registers|Mux51~1_combout\;
\registers|ALT_INV_Mux51~0_combout\ <= NOT \registers|Mux51~0_combout\;
\registers|ALT_INV_Mux52~9_combout\ <= NOT \registers|Mux52~9_combout\;
\registers|ALT_INV_Mux52~8_combout\ <= NOT \registers|Mux52~8_combout\;
\registers|ALT_INV_Mux52~7_combout\ <= NOT \registers|Mux52~7_combout\;
\registers|ALT_INV_Mux52~6_combout\ <= NOT \registers|Mux52~6_combout\;
\registers|ALT_INV_Mux52~5_combout\ <= NOT \registers|Mux52~5_combout\;
\registers|ALT_INV_Mux52~4_combout\ <= NOT \registers|Mux52~4_combout\;
\registers|ALT_INV_Mux52~3_combout\ <= NOT \registers|Mux52~3_combout\;
\registers|ALT_INV_Mux52~2_combout\ <= NOT \registers|Mux52~2_combout\;
\registers|ALT_INV_Mux52~1_combout\ <= NOT \registers|Mux52~1_combout\;
\registers|ALT_INV_Mux52~0_combout\ <= NOT \registers|Mux52~0_combout\;
\registers|ALT_INV_Mux53~9_combout\ <= NOT \registers|Mux53~9_combout\;
\registers|ALT_INV_Mux53~8_combout\ <= NOT \registers|Mux53~8_combout\;
\registers|ALT_INV_Mux53~7_combout\ <= NOT \registers|Mux53~7_combout\;
\registers|ALT_INV_Mux53~6_combout\ <= NOT \registers|Mux53~6_combout\;
\registers|ALT_INV_Mux53~5_combout\ <= NOT \registers|Mux53~5_combout\;
\registers|ALT_INV_Mux53~4_combout\ <= NOT \registers|Mux53~4_combout\;
\registers|ALT_INV_Mux53~3_combout\ <= NOT \registers|Mux53~3_combout\;
\registers|ALT_INV_Mux53~2_combout\ <= NOT \registers|Mux53~2_combout\;
\registers|ALT_INV_Mux53~1_combout\ <= NOT \registers|Mux53~1_combout\;
\registers|ALT_INV_Mux53~0_combout\ <= NOT \registers|Mux53~0_combout\;
\registers|ALT_INV_Mux54~9_combout\ <= NOT \registers|Mux54~9_combout\;
\registers|ALT_INV_Mux54~8_combout\ <= NOT \registers|Mux54~8_combout\;
\registers|ALT_INV_Mux54~7_combout\ <= NOT \registers|Mux54~7_combout\;
\registers|ALT_INV_Mux54~6_combout\ <= NOT \registers|Mux54~6_combout\;
\registers|ALT_INV_Mux54~5_combout\ <= NOT \registers|Mux54~5_combout\;
\registers|ALT_INV_Mux54~4_combout\ <= NOT \registers|Mux54~4_combout\;
\registers|ALT_INV_Mux54~3_combout\ <= NOT \registers|Mux54~3_combout\;
\registers|ALT_INV_Mux54~2_combout\ <= NOT \registers|Mux54~2_combout\;
\registers|ALT_INV_Mux54~1_combout\ <= NOT \registers|Mux54~1_combout\;
\registers|ALT_INV_Mux54~0_combout\ <= NOT \registers|Mux54~0_combout\;
\registers|ALT_INV_Mux55~9_combout\ <= NOT \registers|Mux55~9_combout\;
\registers|ALT_INV_Mux55~8_combout\ <= NOT \registers|Mux55~8_combout\;
\registers|ALT_INV_Mux55~7_combout\ <= NOT \registers|Mux55~7_combout\;
\registers|ALT_INV_Mux55~6_combout\ <= NOT \registers|Mux55~6_combout\;
\registers|ALT_INV_Mux55~5_combout\ <= NOT \registers|Mux55~5_combout\;
\registers|ALT_INV_Mux55~4_combout\ <= NOT \registers|Mux55~4_combout\;
\registers|ALT_INV_Mux55~3_combout\ <= NOT \registers|Mux55~3_combout\;
\registers|ALT_INV_Mux55~2_combout\ <= NOT \registers|Mux55~2_combout\;
\registers|ALT_INV_Mux55~1_combout\ <= NOT \registers|Mux55~1_combout\;
\registers|ALT_INV_Mux55~0_combout\ <= NOT \registers|Mux55~0_combout\;
\registers|ALT_INV_Mux56~9_combout\ <= NOT \registers|Mux56~9_combout\;
\registers|ALT_INV_Mux56~8_combout\ <= NOT \registers|Mux56~8_combout\;
\registers|ALT_INV_Mux56~7_combout\ <= NOT \registers|Mux56~7_combout\;
\registers|ALT_INV_Mux56~6_combout\ <= NOT \registers|Mux56~6_combout\;
\registers|ALT_INV_Mux56~5_combout\ <= NOT \registers|Mux56~5_combout\;
\registers|ALT_INV_Mux56~4_combout\ <= NOT \registers|Mux56~4_combout\;
\registers|ALT_INV_Mux56~3_combout\ <= NOT \registers|Mux56~3_combout\;
\registers|ALT_INV_Mux56~2_combout\ <= NOT \registers|Mux56~2_combout\;
\registers|ALT_INV_Mux56~1_combout\ <= NOT \registers|Mux56~1_combout\;
\registers|ALT_INV_Mux56~0_combout\ <= NOT \registers|Mux56~0_combout\;
\registers|ALT_INV_Mux57~9_combout\ <= NOT \registers|Mux57~9_combout\;
\registers|ALT_INV_Mux57~8_combout\ <= NOT \registers|Mux57~8_combout\;
\registers|ALT_INV_Mux57~7_combout\ <= NOT \registers|Mux57~7_combout\;
\registers|ALT_INV_Mux57~6_combout\ <= NOT \registers|Mux57~6_combout\;
\registers|ALT_INV_Mux57~5_combout\ <= NOT \registers|Mux57~5_combout\;
\registers|ALT_INV_Mux57~4_combout\ <= NOT \registers|Mux57~4_combout\;
\registers|ALT_INV_Mux57~3_combout\ <= NOT \registers|Mux57~3_combout\;
\registers|ALT_INV_Mux57~2_combout\ <= NOT \registers|Mux57~2_combout\;
\registers|ALT_INV_Mux57~1_combout\ <= NOT \registers|Mux57~1_combout\;
\registers|ALT_INV_Mux57~0_combout\ <= NOT \registers|Mux57~0_combout\;
\registers|ALT_INV_Mux58~9_combout\ <= NOT \registers|Mux58~9_combout\;
\registers|ALT_INV_Mux58~8_combout\ <= NOT \registers|Mux58~8_combout\;
\registers|ALT_INV_Mux58~7_combout\ <= NOT \registers|Mux58~7_combout\;
\registers|ALT_INV_Mux58~6_combout\ <= NOT \registers|Mux58~6_combout\;
\registers|ALT_INV_Mux58~5_combout\ <= NOT \registers|Mux58~5_combout\;
\registers|ALT_INV_Mux58~4_combout\ <= NOT \registers|Mux58~4_combout\;
\registers|ALT_INV_Mux58~3_combout\ <= NOT \registers|Mux58~3_combout\;
\registers|ALT_INV_Mux58~2_combout\ <= NOT \registers|Mux58~2_combout\;
\registers|ALT_INV_Mux58~1_combout\ <= NOT \registers|Mux58~1_combout\;
\registers|ALT_INV_Mux58~0_combout\ <= NOT \registers|Mux58~0_combout\;
\registers|ALT_INV_Mux59~9_combout\ <= NOT \registers|Mux59~9_combout\;
\registers|ALT_INV_Mux59~8_combout\ <= NOT \registers|Mux59~8_combout\;
\registers|ALT_INV_Mux59~7_combout\ <= NOT \registers|Mux59~7_combout\;
\registers|ALT_INV_Mux59~6_combout\ <= NOT \registers|Mux59~6_combout\;
\registers|ALT_INV_Mux59~5_combout\ <= NOT \registers|Mux59~5_combout\;
\registers|ALT_INV_Mux59~4_combout\ <= NOT \registers|Mux59~4_combout\;
\registers|ALT_INV_Mux59~3_combout\ <= NOT \registers|Mux59~3_combout\;
\registers|ALT_INV_Mux59~2_combout\ <= NOT \registers|Mux59~2_combout\;
\registers|ALT_INV_Mux59~1_combout\ <= NOT \registers|Mux59~1_combout\;
\registers|ALT_INV_Mux59~0_combout\ <= NOT \registers|Mux59~0_combout\;
\registers|ALT_INV_Mux60~9_combout\ <= NOT \registers|Mux60~9_combout\;
\registers|ALT_INV_Mux60~8_combout\ <= NOT \registers|Mux60~8_combout\;
\registers|ALT_INV_Mux60~7_combout\ <= NOT \registers|Mux60~7_combout\;
\registers|ALT_INV_Mux60~6_combout\ <= NOT \registers|Mux60~6_combout\;
\registers|ALT_INV_Mux60~5_combout\ <= NOT \registers|Mux60~5_combout\;
\registers|ALT_INV_Mux60~4_combout\ <= NOT \registers|Mux60~4_combout\;
\registers|ALT_INV_Mux60~3_combout\ <= NOT \registers|Mux60~3_combout\;
\registers|ALT_INV_Mux60~2_combout\ <= NOT \registers|Mux60~2_combout\;
\registers|ALT_INV_Mux60~1_combout\ <= NOT \registers|Mux60~1_combout\;
\registers|ALT_INV_Mux60~0_combout\ <= NOT \registers|Mux60~0_combout\;
\registers|ALT_INV_Mux61~9_combout\ <= NOT \registers|Mux61~9_combout\;
\registers|ALT_INV_Mux61~8_combout\ <= NOT \registers|Mux61~8_combout\;
\registers|ALT_INV_Mux61~7_combout\ <= NOT \registers|Mux61~7_combout\;
\registers|ALT_INV_Mux61~6_combout\ <= NOT \registers|Mux61~6_combout\;
\registers|ALT_INV_Mux61~5_combout\ <= NOT \registers|Mux61~5_combout\;
\registers|ALT_INV_Mux61~4_combout\ <= NOT \registers|Mux61~4_combout\;
\registers|ALT_INV_Mux61~3_combout\ <= NOT \registers|Mux61~3_combout\;
\registers|ALT_INV_Mux61~2_combout\ <= NOT \registers|Mux61~2_combout\;
\registers|ALT_INV_Mux39~3_combout\ <= NOT \registers|Mux39~3_combout\;
\registers|ALT_INV_Mux39~2_combout\ <= NOT \registers|Mux39~2_combout\;
\registers|ALT_INV_Mux39~1_combout\ <= NOT \registers|Mux39~1_combout\;
\registers|ALT_INV_Mux39~0_combout\ <= NOT \registers|Mux39~0_combout\;
\registers|ALT_INV_Mux40~10_combout\ <= NOT \registers|Mux40~10_combout\;
\registers|ALT_INV_Mux40~9_combout\ <= NOT \registers|Mux40~9_combout\;
\registers|ALT_INV_Mux40~8_combout\ <= NOT \registers|Mux40~8_combout\;
\registers|ALT_INV_Mux40~7_combout\ <= NOT \registers|Mux40~7_combout\;
\registers|ALT_INV_Mux40~6_combout\ <= NOT \registers|Mux40~6_combout\;
\registers|ALT_INV_Mux40~5_combout\ <= NOT \registers|Mux40~5_combout\;
\registers|ALT_INV_Mux40~4_combout\ <= NOT \registers|Mux40~4_combout\;
\registers|ALT_INV_Mux40~3_combout\ <= NOT \registers|Mux40~3_combout\;
\registers|ALT_INV_Mux40~2_combout\ <= NOT \registers|Mux40~2_combout\;
\registers|ALT_INV_Mux40~1_combout\ <= NOT \registers|Mux40~1_combout\;
\registers|ALT_INV_Mux40~0_combout\ <= NOT \registers|Mux40~0_combout\;
\registers|ALT_INV_Mux41~10_combout\ <= NOT \registers|Mux41~10_combout\;
\registers|ALT_INV_Mux41~9_combout\ <= NOT \registers|Mux41~9_combout\;
\registers|ALT_INV_Mux41~8_combout\ <= NOT \registers|Mux41~8_combout\;
\registers|ALT_INV_Mux41~7_combout\ <= NOT \registers|Mux41~7_combout\;
\registers|ALT_INV_Mux41~6_combout\ <= NOT \registers|Mux41~6_combout\;
\registers|ALT_INV_Mux41~5_combout\ <= NOT \registers|Mux41~5_combout\;
\registers|ALT_INV_Mux41~4_combout\ <= NOT \registers|Mux41~4_combout\;
\registers|ALT_INV_Mux41~3_combout\ <= NOT \registers|Mux41~3_combout\;
\registers|ALT_INV_Mux41~2_combout\ <= NOT \registers|Mux41~2_combout\;
\registers|ALT_INV_Mux41~1_combout\ <= NOT \registers|Mux41~1_combout\;
\registers|ALT_INV_Mux41~0_combout\ <= NOT \registers|Mux41~0_combout\;
\registers|ALT_INV_Mux42~11_combout\ <= NOT \registers|Mux42~11_combout\;
\registers|ALT_INV_Mux42~10_combout\ <= NOT \registers|Mux42~10_combout\;
\registers|ALT_INV_Mux42~9_combout\ <= NOT \registers|Mux42~9_combout\;
\registers|ALT_INV_Mux42~8_combout\ <= NOT \registers|Mux42~8_combout\;
\registers|ALT_INV_Mux42~7_combout\ <= NOT \registers|Mux42~7_combout\;
\registers|ALT_INV_Mux42~6_combout\ <= NOT \registers|Mux42~6_combout\;
\registers|ALT_INV_Mux42~5_combout\ <= NOT \registers|Mux42~5_combout\;
\registers|ALT_INV_Mux42~4_combout\ <= NOT \registers|Mux42~4_combout\;
\registers|ALT_INV_Mux42~3_combout\ <= NOT \registers|Mux42~3_combout\;
\registers|ALT_INV_Mux42~2_combout\ <= NOT \registers|Mux42~2_combout\;
\registers|ALT_INV_Mux42~1_combout\ <= NOT \registers|Mux42~1_combout\;
\registers|ALT_INV_Mux43~10_combout\ <= NOT \registers|Mux43~10_combout\;
\registers|ALT_INV_Mux43~9_combout\ <= NOT \registers|Mux43~9_combout\;
\registers|ALT_INV_Mux43~8_combout\ <= NOT \registers|Mux43~8_combout\;
\registers|ALT_INV_Mux43~7_combout\ <= NOT \registers|Mux43~7_combout\;
\registers|ALT_INV_Mux43~6_combout\ <= NOT \registers|Mux43~6_combout\;
\registers|ALT_INV_Mux43~5_combout\ <= NOT \registers|Mux43~5_combout\;
\registers|ALT_INV_Mux43~4_combout\ <= NOT \registers|Mux43~4_combout\;
\registers|ALT_INV_Mux43~3_combout\ <= NOT \registers|Mux43~3_combout\;
\registers|ALT_INV_Mux43~2_combout\ <= NOT \registers|Mux43~2_combout\;
\registers|ALT_INV_Mux43~1_combout\ <= NOT \registers|Mux43~1_combout\;
\registers|ALT_INV_Mux43~0_combout\ <= NOT \registers|Mux43~0_combout\;
\registers|ALT_INV_Mux44~10_combout\ <= NOT \registers|Mux44~10_combout\;
\registers|ALT_INV_Mux44~9_combout\ <= NOT \registers|Mux44~9_combout\;
\registers|ALT_INV_Mux44~8_combout\ <= NOT \registers|Mux44~8_combout\;
\registers|ALT_INV_Mux44~7_combout\ <= NOT \registers|Mux44~7_combout\;
\registers|ALT_INV_Mux44~6_combout\ <= NOT \registers|Mux44~6_combout\;
\registers|ALT_INV_Mux44~5_combout\ <= NOT \registers|Mux44~5_combout\;
\registers|ALT_INV_Mux44~4_combout\ <= NOT \registers|Mux44~4_combout\;
\registers|ALT_INV_Mux44~3_combout\ <= NOT \registers|Mux44~3_combout\;
\registers|ALT_INV_Mux44~2_combout\ <= NOT \registers|Mux44~2_combout\;
\registers|ALT_INV_Mux44~1_combout\ <= NOT \registers|Mux44~1_combout\;
\registers|ALT_INV_Mux44~0_combout\ <= NOT \registers|Mux44~0_combout\;
\registers|ALT_INV_Mux45~10_combout\ <= NOT \registers|Mux45~10_combout\;
\registers|ALT_INV_Mux45~9_combout\ <= NOT \registers|Mux45~9_combout\;
\registers|ALT_INV_Mux45~8_combout\ <= NOT \registers|Mux45~8_combout\;
\registers|ALT_INV_Mux45~7_combout\ <= NOT \registers|Mux45~7_combout\;
\registers|ALT_INV_Mux45~6_combout\ <= NOT \registers|Mux45~6_combout\;
\registers|ALT_INV_Mux45~5_combout\ <= NOT \registers|Mux45~5_combout\;
\registers|ALT_INV_Mux45~4_combout\ <= NOT \registers|Mux45~4_combout\;
\registers|ALT_INV_Mux45~3_combout\ <= NOT \registers|Mux45~3_combout\;
\registers|ALT_INV_Mux45~2_combout\ <= NOT \registers|Mux45~2_combout\;
\registers|ALT_INV_Mux45~1_combout\ <= NOT \registers|Mux45~1_combout\;
\registers|ALT_INV_Mux45~0_combout\ <= NOT \registers|Mux45~0_combout\;
\registers|ALT_INV_Mux46~10_combout\ <= NOT \registers|Mux46~10_combout\;
\registers|ALT_INV_Mux46~9_combout\ <= NOT \registers|Mux46~9_combout\;
\registers|ALT_INV_Mux46~8_combout\ <= NOT \registers|Mux46~8_combout\;
\registers|ALT_INV_Mux46~7_combout\ <= NOT \registers|Mux46~7_combout\;
\registers|ALT_INV_Mux46~6_combout\ <= NOT \registers|Mux46~6_combout\;
\registers|ALT_INV_Mux46~5_combout\ <= NOT \registers|Mux46~5_combout\;
\registers|ALT_INV_Mux46~4_combout\ <= NOT \registers|Mux46~4_combout\;
\registers|ALT_INV_Mux46~3_combout\ <= NOT \registers|Mux46~3_combout\;
\registers|ALT_INV_Mux46~2_combout\ <= NOT \registers|Mux46~2_combout\;
\registers|ALT_INV_Mux46~1_combout\ <= NOT \registers|Mux46~1_combout\;
\registers|ALT_INV_Mux46~0_combout\ <= NOT \registers|Mux46~0_combout\;
\registers|ALT_INV_Mux47~10_combout\ <= NOT \registers|Mux47~10_combout\;
\registers|ALT_INV_Mux47~9_combout\ <= NOT \registers|Mux47~9_combout\;
\registers|ALT_INV_Mux47~8_combout\ <= NOT \registers|Mux47~8_combout\;
\registers|ALT_INV_Mux47~7_combout\ <= NOT \registers|Mux47~7_combout\;
\registers|ALT_INV_Mux47~6_combout\ <= NOT \registers|Mux47~6_combout\;
\registers|ALT_INV_Mux47~5_combout\ <= NOT \registers|Mux47~5_combout\;
\registers|ALT_INV_Mux47~4_combout\ <= NOT \registers|Mux47~4_combout\;
\registers|ALT_INV_Mux47~3_combout\ <= NOT \registers|Mux47~3_combout\;
\registers|ALT_INV_Mux47~2_combout\ <= NOT \registers|Mux47~2_combout\;
\registers|ALT_INV_Mux47~1_combout\ <= NOT \registers|Mux47~1_combout\;
\registers|ALT_INV_Mux47~0_combout\ <= NOT \registers|Mux47~0_combout\;
\registers|ALT_INV_Mux48~10_combout\ <= NOT \registers|Mux48~10_combout\;
\registers|ALT_INV_Mux48~9_combout\ <= NOT \registers|Mux48~9_combout\;
\registers|ALT_INV_Mux48~8_combout\ <= NOT \registers|Mux48~8_combout\;
\registers|ALT_INV_Mux48~7_combout\ <= NOT \registers|Mux48~7_combout\;
\registers|ALT_INV_Mux48~6_combout\ <= NOT \registers|Mux48~6_combout\;
\registers|ALT_INV_Mux48~5_combout\ <= NOT \registers|Mux48~5_combout\;
\registers|ALT_INV_Mux48~4_combout\ <= NOT \registers|Mux48~4_combout\;
\registers|ALT_INV_Mux48~3_combout\ <= NOT \registers|Mux48~3_combout\;
\registers|ALT_INV_Mux48~2_combout\ <= NOT \registers|Mux48~2_combout\;
\registers|ALT_INV_Mux48~1_combout\ <= NOT \registers|Mux48~1_combout\;
\registers|ALT_INV_Mux48~0_combout\ <= NOT \registers|Mux48~0_combout\;
\registers|ALT_INV_Mux49~10_combout\ <= NOT \registers|Mux49~10_combout\;
\registers|ALT_INV_Mux49~9_combout\ <= NOT \registers|Mux49~9_combout\;
\registers|ALT_INV_Mux49~8_combout\ <= NOT \registers|Mux49~8_combout\;
\registers|ALT_INV_Mux49~7_combout\ <= NOT \registers|Mux49~7_combout\;
\registers|ALT_INV_Mux49~6_combout\ <= NOT \registers|Mux49~6_combout\;
\registers|ALT_INV_Mux49~5_combout\ <= NOT \registers|Mux49~5_combout\;
\registers|ALT_INV_Mux49~4_combout\ <= NOT \registers|Mux49~4_combout\;
\registers|ALT_INV_Mux49~3_combout\ <= NOT \registers|Mux49~3_combout\;
\registers|ALT_INV_Mux49~2_combout\ <= NOT \registers|Mux49~2_combout\;
\registers|ALT_INV_Mux49~1_combout\ <= NOT \registers|Mux49~1_combout\;
\registers|ALT_INV_Mux49~0_combout\ <= NOT \registers|Mux49~0_combout\;
\registers|ALT_INV_Mux50~9_combout\ <= NOT \registers|Mux50~9_combout\;
\registers|ALT_INV_Mux50~8_combout\ <= NOT \registers|Mux50~8_combout\;
\mainALU|ALT_INV_Mux63~4_combout\ <= NOT \mainALU|Mux63~4_combout\;
\mainALU|ALT_INV_Mux63~3_combout\ <= NOT \mainALU|Mux63~3_combout\;
\ALT_INV_ALUbaseInput[31]~17_combout\ <= NOT \ALUbaseInput[31]~17_combout\;
\ALT_INV_ALUbaseInput[23]~16_combout\ <= NOT \ALUbaseInput[23]~16_combout\;
\ALT_INV_ALUbaseInput[15]~15_combout\ <= NOT \ALUbaseInput[15]~15_combout\;
\ALT_INV_ALUbaseInput[7]~14_combout\ <= NOT \ALUbaseInput[7]~14_combout\;
\mainALU|ALT_INV_Mux63~2_combout\ <= NOT \mainALU|Mux63~2_combout\;
\ALT_INV_ALUbaseInput[27]~13_combout\ <= NOT \ALUbaseInput[27]~13_combout\;
\ALT_INV_ALUbaseInput[19]~12_combout\ <= NOT \ALUbaseInput[19]~12_combout\;
\ALT_INV_ALUbaseInput[11]~11_combout\ <= NOT \ALUbaseInput[11]~11_combout\;
\ALT_INV_ALUbaseInput[3]~10_combout\ <= NOT \ALUbaseInput[3]~10_combout\;
\mainALU|ALT_INV_Mux63~1_combout\ <= NOT \mainALU|Mux63~1_combout\;
\ALT_INV_ALUbaseInput[29]~9_combout\ <= NOT \ALUbaseInput[29]~9_combout\;
\ALT_INV_ALUbaseInput[21]~8_combout\ <= NOT \ALUbaseInput[21]~8_combout\;
\ALT_INV_ALUbaseInput[13]~7_combout\ <= NOT \ALUbaseInput[13]~7_combout\;
\ALT_INV_ALUbaseInput[5]~6_combout\ <= NOT \ALUbaseInput[5]~6_combout\;
\mainALU|ALT_INV_Mux63~0_combout\ <= NOT \mainALU|Mux63~0_combout\;
\ALT_INV_ALUbaseInput[25]~5_combout\ <= NOT \ALUbaseInput[25]~5_combout\;
\ALT_INV_ALUbaseInput[17]~4_combout\ <= NOT \ALUbaseInput[17]~4_combout\;
\ALT_INV_ALUbaseInput[16]~3_combout\ <= NOT \ALUbaseInput[16]~3_combout\;
\ALT_INV_Mux15~0_combout\ <= NOT \Mux15~0_combout\;
\ALT_INV_ALUbaseInput[9]~2_combout\ <= NOT \ALUbaseInput[9]~2_combout\;
\ALT_INV_ALUbaseInput[1]~1_combout\ <= NOT \ALUbaseInput[1]~1_combout\;
\controller|ALT_INV_ALUControl[3]~3_combout\ <= NOT \controller|ALUControl[3]~3_combout\;
\controller|ALT_INV_ALUControl[3]~2_combout\ <= NOT \controller|ALUControl[3]~2_combout\;
\controller|ALT_INV_Mux0~0_combout\ <= NOT \controller|Mux0~0_combout\;
\controller|ALT_INV_ALUControl[0]~1_combout\ <= NOT \controller|ALUControl[0]~1_combout\;
\controller|ALT_INV_ALUControl[0]~0_combout\ <= NOT \controller|ALUControl[0]~0_combout\;
\controller|ALT_INV_Mux7~0_combout\ <= NOT \controller|Mux7~0_combout\;
\controller|ALT_INV_Mux5~0_combout\ <= NOT \controller|Mux5~0_combout\;
\ALT_INV_ALUbaseInput[0]~0_combout\ <= NOT \ALUbaseInput[0]~0_combout\;
\controller|ALT_INV_ALUsrc~0_combout\ <= NOT \controller|ALUsrc~0_combout\;
\mainALU|ALT_INV_Mux31~1_combout\ <= NOT \mainALU|Mux31~1_combout\;
\mainALU|ALT_INV_Mux31~0_combout\ <= NOT \mainALU|Mux31~0_combout\;
\controller|ALT_INV_Equal10~0_combout\ <= NOT \controller|Equal10~0_combout\;
\registers|ALT_INV_Mux32~10_combout\ <= NOT \registers|Mux32~10_combout\;
\registers|ALT_INV_Mux32~9_combout\ <= NOT \registers|Mux32~9_combout\;
\registers|ALT_INV_Mux32~8_combout\ <= NOT \registers|Mux32~8_combout\;
\registers|ALT_INV_Mux32~7_combout\ <= NOT \registers|Mux32~7_combout\;
\registers|ALT_INV_Mux32~6_combout\ <= NOT \registers|Mux32~6_combout\;
\registers|ALT_INV_Mux32~5_combout\ <= NOT \registers|Mux32~5_combout\;
\registers|ALT_INV_Mux32~4_combout\ <= NOT \registers|Mux32~4_combout\;
\registers|ALT_INV_Mux32~3_combout\ <= NOT \registers|Mux32~3_combout\;
\registers|ALT_INV_Mux32~2_combout\ <= NOT \registers|Mux32~2_combout\;
\registers|ALT_INV_Mux32~1_combout\ <= NOT \registers|Mux32~1_combout\;
\registers|ALT_INV_Mux32~0_combout\ <= NOT \registers|Mux32~0_combout\;
\registers|ALT_INV_Mux33~10_combout\ <= NOT \registers|Mux33~10_combout\;
\registers|ALT_INV_Mux33~9_combout\ <= NOT \registers|Mux33~9_combout\;
\registers|ALT_INV_Mux33~8_combout\ <= NOT \registers|Mux33~8_combout\;
\registers|ALT_INV_Mux33~7_combout\ <= NOT \registers|Mux33~7_combout\;
\registers|ALT_INV_Mux33~6_combout\ <= NOT \registers|Mux33~6_combout\;
\registers|ALT_INV_Mux33~5_combout\ <= NOT \registers|Mux33~5_combout\;
\registers|ALT_INV_Mux33~4_combout\ <= NOT \registers|Mux33~4_combout\;
\registers|ALT_INV_Mux33~3_combout\ <= NOT \registers|Mux33~3_combout\;
\registers|ALT_INV_Mux33~2_combout\ <= NOT \registers|Mux33~2_combout\;
\registers|ALT_INV_Mux33~1_combout\ <= NOT \registers|Mux33~1_combout\;
\registers|ALT_INV_Mux33~0_combout\ <= NOT \registers|Mux33~0_combout\;
\registers|ALT_INV_Mux34~10_combout\ <= NOT \registers|Mux34~10_combout\;
\registers|ALT_INV_Mux34~9_combout\ <= NOT \registers|Mux34~9_combout\;
\registers|ALT_INV_Mux34~8_combout\ <= NOT \registers|Mux34~8_combout\;
\registers|ALT_INV_Mux34~7_combout\ <= NOT \registers|Mux34~7_combout\;
\registers|ALT_INV_Mux34~6_combout\ <= NOT \registers|Mux34~6_combout\;
\registers|ALT_INV_Mux34~5_combout\ <= NOT \registers|Mux34~5_combout\;
\registers|ALT_INV_Mux34~4_combout\ <= NOT \registers|Mux34~4_combout\;
\registers|ALT_INV_Mux34~3_combout\ <= NOT \registers|Mux34~3_combout\;
\registers|ALT_INV_Mux34~2_combout\ <= NOT \registers|Mux34~2_combout\;
\registers|ALT_INV_Mux34~1_combout\ <= NOT \registers|Mux34~1_combout\;
\registers|ALT_INV_Mux34~0_combout\ <= NOT \registers|Mux34~0_combout\;
\registers|ALT_INV_Mux35~10_combout\ <= NOT \registers|Mux35~10_combout\;
\registers|ALT_INV_Mux35~9_combout\ <= NOT \registers|Mux35~9_combout\;
\registers|ALT_INV_Mux35~8_combout\ <= NOT \registers|Mux35~8_combout\;
\registers|ALT_INV_Mux35~7_combout\ <= NOT \registers|Mux35~7_combout\;
\registers|ALT_INV_Mux35~6_combout\ <= NOT \registers|Mux35~6_combout\;
\registers|ALT_INV_Mux35~5_combout\ <= NOT \registers|Mux35~5_combout\;
\registers|ALT_INV_Mux35~4_combout\ <= NOT \registers|Mux35~4_combout\;
\registers|ALT_INV_Mux35~3_combout\ <= NOT \registers|Mux35~3_combout\;
\registers|ALT_INV_Mux35~2_combout\ <= NOT \registers|Mux35~2_combout\;
\registers|ALT_INV_Mux35~1_combout\ <= NOT \registers|Mux35~1_combout\;
\registers|ALT_INV_Mux35~0_combout\ <= NOT \registers|Mux35~0_combout\;
\registers|ALT_INV_Mux36~10_combout\ <= NOT \registers|Mux36~10_combout\;
\registers|ALT_INV_Mux36~9_combout\ <= NOT \registers|Mux36~9_combout\;
\registers|ALT_INV_Mux36~8_combout\ <= NOT \registers|Mux36~8_combout\;
\registers|ALT_INV_Mux36~7_combout\ <= NOT \registers|Mux36~7_combout\;
\registers|ALT_INV_Mux36~6_combout\ <= NOT \registers|Mux36~6_combout\;
\registers|ALT_INV_Mux36~5_combout\ <= NOT \registers|Mux36~5_combout\;
\registers|ALT_INV_Mux36~4_combout\ <= NOT \registers|Mux36~4_combout\;
\registers|ALT_INV_Mux36~3_combout\ <= NOT \registers|Mux36~3_combout\;
\registers|ALT_INV_Mux36~2_combout\ <= NOT \registers|Mux36~2_combout\;
\registers|ALT_INV_Mux36~1_combout\ <= NOT \registers|Mux36~1_combout\;
\registers|ALT_INV_Mux36~0_combout\ <= NOT \registers|Mux36~0_combout\;
\registers|ALT_INV_Mux37~10_combout\ <= NOT \registers|Mux37~10_combout\;
\registers|ALT_INV_Mux37~9_combout\ <= NOT \registers|Mux37~9_combout\;
\registers|ALT_INV_Mux37~8_combout\ <= NOT \registers|Mux37~8_combout\;
\registers|ALT_INV_Mux37~7_combout\ <= NOT \registers|Mux37~7_combout\;
\registers|ALT_INV_Mux37~6_combout\ <= NOT \registers|Mux37~6_combout\;
\registers|ALT_INV_Mux37~5_combout\ <= NOT \registers|Mux37~5_combout\;
\registers|ALT_INV_Mux37~4_combout\ <= NOT \registers|Mux37~4_combout\;
\registers|ALT_INV_Mux37~3_combout\ <= NOT \registers|Mux37~3_combout\;
\registers|ALT_INV_Mux37~2_combout\ <= NOT \registers|Mux37~2_combout\;
\registers|ALT_INV_Mux37~1_combout\ <= NOT \registers|Mux37~1_combout\;
\registers|ALT_INV_Mux37~0_combout\ <= NOT \registers|Mux37~0_combout\;
\registers|ALT_INV_Mux38~10_combout\ <= NOT \registers|Mux38~10_combout\;
\registers|ALT_INV_Mux38~9_combout\ <= NOT \registers|Mux38~9_combout\;
\registers|ALT_INV_Mux38~8_combout\ <= NOT \registers|Mux38~8_combout\;
\registers|ALT_INV_Mux38~7_combout\ <= NOT \registers|Mux38~7_combout\;
\registers|ALT_INV_Mux38~6_combout\ <= NOT \registers|Mux38~6_combout\;
\registers|ALT_INV_Mux38~5_combout\ <= NOT \registers|Mux38~5_combout\;
\registers|ALT_INV_Mux38~4_combout\ <= NOT \registers|Mux38~4_combout\;
\registers|ALT_INV_Mux38~3_combout\ <= NOT \registers|Mux38~3_combout\;
\registers|ALT_INV_Mux38~2_combout\ <= NOT \registers|Mux38~2_combout\;
\registers|ALT_INV_Mux38~1_combout\ <= NOT \registers|Mux38~1_combout\;
\registers|ALT_INV_Mux38~0_combout\ <= NOT \registers|Mux38~0_combout\;
\registers|ALT_INV_Mux39~10_combout\ <= NOT \registers|Mux39~10_combout\;
\registers|ALT_INV_Mux39~9_combout\ <= NOT \registers|Mux39~9_combout\;
\registers|ALT_INV_Mux39~8_combout\ <= NOT \registers|Mux39~8_combout\;
\registers|ALT_INV_Mux39~7_combout\ <= NOT \registers|Mux39~7_combout\;
\registers|ALT_INV_Mux39~6_combout\ <= NOT \registers|Mux39~6_combout\;
\registers|ALT_INV_Mux39~5_combout\ <= NOT \registers|Mux39~5_combout\;
\registers|ALT_INV_Mux39~4_combout\ <= NOT \registers|Mux39~4_combout\;
\mainALU|ALT_INV_Mux63~15_combout\ <= NOT \mainALU|Mux63~15_combout\;
\mainALU|ALT_INV_Mux156~3_combout\ <= NOT \mainALU|Mux156~3_combout\;
\mainALU|ALT_INV_Mux0~3_combout\ <= NOT \mainALU|Mux0~3_combout\;
\mainALU|ALT_INV_Mux156~2_combout\ <= NOT \mainALU|Mux156~2_combout\;
\mainALU|ALT_INV_Mux127~15_combout\ <= NOT \mainALU|Mux127~15_combout\;
\mainALU|ALT_INV_Mux127~14_combout\ <= NOT \mainALU|Mux127~14_combout\;
\mainALU|ALT_INV_Mux156~1_combout\ <= NOT \mainALU|Mux156~1_combout\;
\mainALU|ALT_INV_Mux64~4_combout\ <= NOT \mainALU|Mux64~4_combout\;
\mainALU|ALT_INV_Mux156~0_combout\ <= NOT \mainALU|Mux156~0_combout\;
\mainALU|ALT_INV_Mux155~2_combout\ <= NOT \mainALU|Mux155~2_combout\;
\mainALU|ALT_INV_Mux155~1_combout\ <= NOT \mainALU|Mux155~1_combout\;
\ALT_INV_writeData[2]~2_combout\ <= NOT \writeData[2]~2_combout\;
\mainALU|ALT_INV_Mux157~2_combout\ <= NOT \mainALU|Mux157~2_combout\;
\mainALU|ALT_INV_Mux93~0_combout\ <= NOT \mainALU|Mux93~0_combout\;
\mainALU|ALT_INV_Mux64~3_combout\ <= NOT \mainALU|Mux64~3_combout\;
\mainALU|ALT_INV_Mux64~2_combout\ <= NOT \mainALU|Mux64~2_combout\;
\mainALU|ALT_INV_Mux64~1_combout\ <= NOT \mainALU|Mux64~1_combout\;
\mainALU|ALT_INV_Mux29~0_combout\ <= NOT \mainALU|Mux29~0_combout\;
\mainALU|ALT_INV_Mux0~2_combout\ <= NOT \mainALU|Mux0~2_combout\;
\mainALU|ALT_INV_Mux0~1_combout\ <= NOT \mainALU|Mux0~1_combout\;
\mainALU|ALT_INV_Mux0~0_combout\ <= NOT \mainALU|Mux0~0_combout\;
\mainALU|ALT_INV_Mux157~1_combout\ <= NOT \mainALU|Mux157~1_combout\;
\mainALU|ALT_INV_Mux127~13_combout\ <= NOT \mainALU|Mux127~13_combout\;
\mainALU|ALT_INV_Mux127~12_combout\ <= NOT \mainALU|Mux127~12_combout\;
\mainALU|ALT_INV_Mux63~14_combout\ <= NOT \mainALU|Mux63~14_combout\;
\mainALU|ALT_INV_Mux63~13_combout\ <= NOT \mainALU|Mux63~13_combout\;
\mainALU|ALT_INV_Mux157~0_combout\ <= NOT \mainALU|Mux157~0_combout\;
\ALT_INV_writeData[1]~1_combout\ <= NOT \writeData[1]~1_combout\;
\mainALU|ALT_INV_Mux158~3_combout\ <= NOT \mainALU|Mux158~3_combout\;
\mainALU|ALT_INV_Mux94~0_combout\ <= NOT \mainALU|Mux94~0_combout\;
\mainALU|ALT_INV_Mux64~0_combout\ <= NOT \mainALU|Mux64~0_combout\;
\mainALU|ALT_INV_Mux30~0_combout\ <= NOT \mainALU|Mux30~0_combout\;
\mainALU|ALT_INV_Mux158~2_combout\ <= NOT \mainALU|Mux158~2_combout\;
\mainALU|ALT_INV_Mux127~11_combout\ <= NOT \mainALU|Mux127~11_combout\;
\mainALU|ALT_INV_Mux127~10_combout\ <= NOT \mainALU|Mux127~10_combout\;
\mainALU|ALT_INV_Mux155~0_combout\ <= NOT \mainALU|Mux155~0_combout\;
\mainALU|ALT_INV_Mux63~12_combout\ <= NOT \mainALU|Mux63~12_combout\;
\mainALU|ALT_INV_Mux63~11_combout\ <= NOT \mainALU|Mux63~11_combout\;
\mainALU|ALT_INV_Mux158~1_combout\ <= NOT \mainALU|Mux158~1_combout\;
\mainALU|ALT_INV_Mux158~0_combout\ <= NOT \mainALU|Mux158~0_combout\;
\ALT_INV_writeData[0]~0_combout\ <= NOT \writeData[0]~0_combout\;
\mainALU|ALT_INV_Mux159~8_combout\ <= NOT \mainALU|Mux159~8_combout\;
\controller|ALT_INV_ALUControl[2]~7_combout\ <= NOT \controller|ALUControl[2]~7_combout\;
\controller|ALT_INV_Mux1~0_combout\ <= NOT \controller|Mux1~0_combout\;
\controller|ALT_INV_Mux5~1_combout\ <= NOT \controller|Mux5~1_combout\;
\controller|ALT_INV_ALUControl[1]~6_combout\ <= NOT \controller|ALUControl[1]~6_combout\;
\controller|ALT_INV_ALUControl[1]~5_combout\ <= NOT \controller|ALUControl[1]~5_combout\;
\controller|ALT_INV_ALUControl[1]~4_combout\ <= NOT \controller|ALUControl[1]~4_combout\;
\mainALU|ALT_INV_Mux159~7_combout\ <= NOT \mainALU|Mux159~7_combout\;
\mainALU|ALT_INV_Mux159~6_combout\ <= NOT \mainALU|Mux159~6_combout\;
\mainALU|ALT_INV_Mux159~5_combout\ <= NOT \mainALU|Mux159~5_combout\;
\mainALU|ALT_INV_Mux159~4_combout\ <= NOT \mainALU|Mux159~4_combout\;
\mainALU|ALT_INV_Mux159~3_combout\ <= NOT \mainALU|Mux159~3_combout\;
\mainALU|ALT_INV_LessThan0~37_combout\ <= NOT \mainALU|LessThan0~37_combout\;
\mainALU|ALT_INV_LessThan0~36_combout\ <= NOT \mainALU|LessThan0~36_combout\;
\mainALU|ALT_INV_LessThan0~35_combout\ <= NOT \mainALU|LessThan0~35_combout\;
\mainALU|ALT_INV_LessThan0~34_combout\ <= NOT \mainALU|LessThan0~34_combout\;
\mainALU|ALT_INV_LessThan0~33_combout\ <= NOT \mainALU|LessThan0~33_combout\;
\mainALU|ALT_INV_LessThan0~32_combout\ <= NOT \mainALU|LessThan0~32_combout\;
\mainALU|ALT_INV_LessThan0~31_combout\ <= NOT \mainALU|LessThan0~31_combout\;
\mainALU|ALT_INV_LessThan0~30_combout\ <= NOT \mainALU|LessThan0~30_combout\;
\mainALU|ALT_INV_LessThan0~29_combout\ <= NOT \mainALU|LessThan0~29_combout\;
\mainALU|ALT_INV_LessThan0~28_combout\ <= NOT \mainALU|LessThan0~28_combout\;
\mainALU|ALT_INV_LessThan0~27_combout\ <= NOT \mainALU|LessThan0~27_combout\;
\mainALU|ALT_INV_LessThan0~26_combout\ <= NOT \mainALU|LessThan0~26_combout\;
\mainALU|ALT_INV_LessThan0~25_combout\ <= NOT \mainALU|LessThan0~25_combout\;
\mainALU|ALT_INV_LessThan0~24_combout\ <= NOT \mainALU|LessThan0~24_combout\;
\mainALU|ALT_INV_LessThan0~23_combout\ <= NOT \mainALU|LessThan0~23_combout\;
\mainALU|ALT_INV_LessThan0~22_combout\ <= NOT \mainALU|LessThan0~22_combout\;
\mainALU|ALT_INV_LessThan0~21_combout\ <= NOT \mainALU|LessThan0~21_combout\;
\mainALU|ALT_INV_LessThan0~20_combout\ <= NOT \mainALU|LessThan0~20_combout\;
\mainALU|ALT_INV_LessThan0~19_combout\ <= NOT \mainALU|LessThan0~19_combout\;
\mainALU|ALT_INV_LessThan0~18_combout\ <= NOT \mainALU|LessThan0~18_combout\;
\mainALU|ALT_INV_LessThan0~17_combout\ <= NOT \mainALU|LessThan0~17_combout\;
\mainALU|ALT_INV_LessThan0~16_combout\ <= NOT \mainALU|LessThan0~16_combout\;
\mainALU|ALT_INV_LessThan0~15_combout\ <= NOT \mainALU|LessThan0~15_combout\;
\mainALU|ALT_INV_LessThan0~14_combout\ <= NOT \mainALU|LessThan0~14_combout\;
\mainALU|ALT_INV_LessThan0~13_combout\ <= NOT \mainALU|LessThan0~13_combout\;
\mainALU|ALT_INV_LessThan0~12_combout\ <= NOT \mainALU|LessThan0~12_combout\;
\mainALU|ALT_INV_LessThan0~11_combout\ <= NOT \mainALU|LessThan0~11_combout\;
\mainALU|ALT_INV_LessThan0~10_combout\ <= NOT \mainALU|LessThan0~10_combout\;
\mainALU|ALT_INV_LessThan0~9_combout\ <= NOT \mainALU|LessThan0~9_combout\;
\mainALU|ALT_INV_LessThan0~8_combout\ <= NOT \mainALU|LessThan0~8_combout\;
\mainALU|ALT_INV_LessThan0~7_combout\ <= NOT \mainALU|LessThan0~7_combout\;
\mainALU|ALT_INV_LessThan0~6_combout\ <= NOT \mainALU|LessThan0~6_combout\;
\mainALU|ALT_INV_LessThan0~5_combout\ <= NOT \mainALU|LessThan0~5_combout\;
\mainALU|ALT_INV_LessThan0~4_combout\ <= NOT \mainALU|LessThan0~4_combout\;
\mainALU|ALT_INV_LessThan0~3_combout\ <= NOT \mainALU|LessThan0~3_combout\;
\mainALU|ALT_INV_LessThan0~2_combout\ <= NOT \mainALU|LessThan0~2_combout\;
\mainALU|ALT_INV_LessThan0~1_combout\ <= NOT \mainALU|LessThan0~1_combout\;
\mainALU|ALT_INV_LessThan0~0_combout\ <= NOT \mainALU|LessThan0~0_combout\;
\mainALU|ALT_INV_Mux159~2_combout\ <= NOT \mainALU|Mux159~2_combout\;
\mainALU|ALT_INV_Mux159~1_combout\ <= NOT \mainALU|Mux159~1_combout\;
\mainALU|ALT_INV_Mux159~0_combout\ <= NOT \mainALU|Mux159~0_combout\;
\mainALU|ALT_INV_Mux127~9_combout\ <= NOT \mainALU|Mux127~9_combout\;
\mainALU|ALT_INV_Mux127~8_combout\ <= NOT \mainALU|Mux127~8_combout\;
\mainALU|ALT_INV_Mux127~7_combout\ <= NOT \mainALU|Mux127~7_combout\;
\ALT_INV_ALUbaseInput[10]~34_combout\ <= NOT \ALUbaseInput[10]~34_combout\;
\mainALU|ALT_INV_Mux127~6_combout\ <= NOT \mainALU|Mux127~6_combout\;
\mainALU|ALT_INV_Mux127~5_combout\ <= NOT \mainALU|Mux127~5_combout\;
\mainALU|ALT_INV_Mux127~4_combout\ <= NOT \mainALU|Mux127~4_combout\;
\mainALU|ALT_INV_Mux127~3_combout\ <= NOT \mainALU|Mux127~3_combout\;
\mainALU|ALT_INV_Mux127~2_combout\ <= NOT \mainALU|Mux127~2_combout\;
\mainALU|ALT_INV_Mux127~1_combout\ <= NOT \mainALU|Mux127~1_combout\;
\mainALU|ALT_INV_Mux127~0_combout\ <= NOT \mainALU|Mux127~0_combout\;
\ALT_INV_ALUbaseInput[9]~33_combout\ <= NOT \ALUbaseInput[9]~33_combout\;
\mainALU|ALT_INV_Mux63~10_combout\ <= NOT \mainALU|Mux63~10_combout\;
\mainALU|ALT_INV_Mux63~9_combout\ <= NOT \mainALU|Mux63~9_combout\;
\mainALU|ALT_INV_Mux63~8_combout\ <= NOT \mainALU|Mux63~8_combout\;
\ALT_INV_ALUbaseInput[30]~32_combout\ <= NOT \ALUbaseInput[30]~32_combout\;
\ALT_INV_ALUbaseInput[22]~31_combout\ <= NOT \ALUbaseInput[22]~31_combout\;
\ALT_INV_ALUbaseInput[14]~30_combout\ <= NOT \ALUbaseInput[14]~30_combout\;
\ALT_INV_ALUbaseInput[6]~29_combout\ <= NOT \ALUbaseInput[6]~29_combout\;
\mainALU|ALT_INV_Mux63~7_combout\ <= NOT \mainALU|Mux63~7_combout\;
\ALT_INV_ALUbaseInput[26]~28_combout\ <= NOT \ALUbaseInput[26]~28_combout\;
\ALT_INV_ALUbaseInput[18]~27_combout\ <= NOT \ALUbaseInput[18]~27_combout\;
\ALT_INV_ALUbaseInput[10]~26_combout\ <= NOT \ALUbaseInput[10]~26_combout\;
\ALT_INV_ALUbaseInput[2]~25_combout\ <= NOT \ALUbaseInput[2]~25_combout\;
\mainALU|ALT_INV_Mux63~6_combout\ <= NOT \mainALU|Mux63~6_combout\;
\ALT_INV_ALUbaseInput[28]~24_combout\ <= NOT \ALUbaseInput[28]~24_combout\;
\ALT_INV_ALUbaseInput[20]~23_combout\ <= NOT \ALUbaseInput[20]~23_combout\;
\ALT_INV_ALUbaseInput[12]~22_combout\ <= NOT \ALUbaseInput[12]~22_combout\;
\ALT_INV_ALUbaseInput[4]~21_combout\ <= NOT \ALUbaseInput[4]~21_combout\;
\mainALU|ALT_INV_Mux63~5_combout\ <= NOT \mainALU|Mux63~5_combout\;
\ALT_INV_ALUbaseInput[24]~20_combout\ <= NOT \ALUbaseInput[24]~20_combout\;
\ALT_INV_ALUbaseInput[16]~19_combout\ <= NOT \ALUbaseInput[16]~19_combout\;
\ALT_INV_ALUbaseInput[8]~18_combout\ <= NOT \ALUbaseInput[8]~18_combout\;
\mainALU|ALT_INV_Mux63~34_combout\ <= NOT \mainALU|Mux63~34_combout\;
\mainALU|ALT_INV_Mux63~33_combout\ <= NOT \mainALU|Mux63~33_combout\;
\mainALU|ALT_INV_Mux147~1_combout\ <= NOT \mainALU|Mux147~1_combout\;
\mainALU|ALT_INV_Mux127~35_combout\ <= NOT \mainALU|Mux127~35_combout\;
\mainALU|ALT_INV_Mux127~34_combout\ <= NOT \mainALU|Mux127~34_combout\;
\mainALU|ALT_INV_Mux147~0_combout\ <= NOT \mainALU|Mux147~0_combout\;
\mainALU|ALT_INV_Mux127~33_combout\ <= NOT \mainALU|Mux127~33_combout\;
\mainALU|ALT_INV_Mux127~32_combout\ <= NOT \mainALU|Mux127~32_combout\;
\mainALU|ALT_INV_Mux148~5_combout\ <= NOT \mainALU|Mux148~5_combout\;
\mainALU|ALT_INV_Mux148~4_combout\ <= NOT \mainALU|Mux148~4_combout\;
\mainALU|ALT_INV_Mux148~3_combout\ <= NOT \mainALU|Mux148~3_combout\;
\mainALU|ALT_INV_Mux63~32_combout\ <= NOT \mainALU|Mux63~32_combout\;
\mainALU|ALT_INV_Mux63~31_combout\ <= NOT \mainALU|Mux63~31_combout\;
\mainALU|ALT_INV_Mux148~2_combout\ <= NOT \mainALU|Mux148~2_combout\;
\mainALU|ALT_INV_Mux0~11_combout\ <= NOT \mainALU|Mux0~11_combout\;
\mainALU|ALT_INV_Mux148~1_combout\ <= NOT \mainALU|Mux148~1_combout\;
\mainALU|ALT_INV_Mux127~31_combout\ <= NOT \mainALU|Mux127~31_combout\;
\mainALU|ALT_INV_Mux127~30_combout\ <= NOT \mainALU|Mux127~30_combout\;
\mainALU|ALT_INV_Mux148~0_combout\ <= NOT \mainALU|Mux148~0_combout\;
\mainALU|ALT_INV_Mux64~12_combout\ <= NOT \mainALU|Mux64~12_combout\;
\mainALU|ALT_INV_Mux149~5_combout\ <= NOT \mainALU|Mux149~5_combout\;
\mainALU|ALT_INV_Mux149~4_combout\ <= NOT \mainALU|Mux149~4_combout\;
\mainALU|ALT_INV_Mux149~3_combout\ <= NOT \mainALU|Mux149~3_combout\;
\mainALU|ALT_INV_Mux63~30_combout\ <= NOT \mainALU|Mux63~30_combout\;
\mainALU|ALT_INV_Mux63~29_combout\ <= NOT \mainALU|Mux63~29_combout\;
\mainALU|ALT_INV_Mux149~2_combout\ <= NOT \mainALU|Mux149~2_combout\;
\mainALU|ALT_INV_Mux0~10_combout\ <= NOT \mainALU|Mux0~10_combout\;
\mainALU|ALT_INV_Mux149~1_combout\ <= NOT \mainALU|Mux149~1_combout\;
\mainALU|ALT_INV_Mux127~29_combout\ <= NOT \mainALU|Mux127~29_combout\;
\mainALU|ALT_INV_Mux127~28_combout\ <= NOT \mainALU|Mux127~28_combout\;
\mainALU|ALT_INV_Mux149~0_combout\ <= NOT \mainALU|Mux149~0_combout\;
\mainALU|ALT_INV_Mux64~11_combout\ <= NOT \mainALU|Mux64~11_combout\;
\mainALU|ALT_INV_Mux150~5_combout\ <= NOT \mainALU|Mux150~5_combout\;
\mainALU|ALT_INV_Mux150~4_combout\ <= NOT \mainALU|Mux150~4_combout\;
\mainALU|ALT_INV_Mux150~3_combout\ <= NOT \mainALU|Mux150~3_combout\;
\mainALU|ALT_INV_Mux63~28_combout\ <= NOT \mainALU|Mux63~28_combout\;
\mainALU|ALT_INV_Mux63~27_combout\ <= NOT \mainALU|Mux63~27_combout\;
\mainALU|ALT_INV_Mux150~2_combout\ <= NOT \mainALU|Mux150~2_combout\;
\mainALU|ALT_INV_Mux0~9_combout\ <= NOT \mainALU|Mux0~9_combout\;
\mainALU|ALT_INV_Mux150~1_combout\ <= NOT \mainALU|Mux150~1_combout\;
\mainALU|ALT_INV_Mux127~27_combout\ <= NOT \mainALU|Mux127~27_combout\;
\mainALU|ALT_INV_Mux127~26_combout\ <= NOT \mainALU|Mux127~26_combout\;
\mainALU|ALT_INV_Mux150~0_combout\ <= NOT \mainALU|Mux150~0_combout\;
\mainALU|ALT_INV_Mux64~10_combout\ <= NOT \mainALU|Mux64~10_combout\;
\ALT_INV_writeData[8]~8_combout\ <= NOT \writeData[8]~8_combout\;
\mainALU|ALT_INV_Mux151~5_combout\ <= NOT \mainALU|Mux151~5_combout\;
\mainALU|ALT_INV_Mux151~4_combout\ <= NOT \mainALU|Mux151~4_combout\;
\mainALU|ALT_INV_Mux151~3_combout\ <= NOT \mainALU|Mux151~3_combout\;
\mainALU|ALT_INV_Mux63~26_combout\ <= NOT \mainALU|Mux63~26_combout\;
\mainALU|ALT_INV_Mux63~25_combout\ <= NOT \mainALU|Mux63~25_combout\;
\mainALU|ALT_INV_Mux151~2_combout\ <= NOT \mainALU|Mux151~2_combout\;
\mainALU|ALT_INV_Mux0~8_combout\ <= NOT \mainALU|Mux0~8_combout\;
\mainALU|ALT_INV_Mux151~1_combout\ <= NOT \mainALU|Mux151~1_combout\;
\mainALU|ALT_INV_Mux127~25_combout\ <= NOT \mainALU|Mux127~25_combout\;
\mainALU|ALT_INV_Mux127~24_combout\ <= NOT \mainALU|Mux127~24_combout\;
\mainALU|ALT_INV_Mux151~0_combout\ <= NOT \mainALU|Mux151~0_combout\;
\mainALU|ALT_INV_Mux64~9_combout\ <= NOT \mainALU|Mux64~9_combout\;
\ALT_INV_writeData[7]~7_combout\ <= NOT \writeData[7]~7_combout\;
\mainALU|ALT_INV_Mux152~6_combout\ <= NOT \mainALU|Mux152~6_combout\;
\mainALU|ALT_INV_Mux152~5_combout\ <= NOT \mainALU|Mux152~5_combout\;
\mainALU|ALT_INV_Mux152~4_combout\ <= NOT \mainALU|Mux152~4_combout\;
\mainALU|ALT_INV_Mux152~3_combout\ <= NOT \mainALU|Mux152~3_combout\;
\mainALU|ALT_INV_Mux63~24_combout\ <= NOT \mainALU|Mux63~24_combout\;
\mainALU|ALT_INV_Mux63~23_combout\ <= NOT \mainALU|Mux63~23_combout\;
\mainALU|ALT_INV_Mux152~2_combout\ <= NOT \mainALU|Mux152~2_combout\;
\mainALU|ALT_INV_Mux0~7_combout\ <= NOT \mainALU|Mux0~7_combout\;
\mainALU|ALT_INV_Mux152~1_combout\ <= NOT \mainALU|Mux152~1_combout\;
\mainALU|ALT_INV_Mux127~23_combout\ <= NOT \mainALU|Mux127~23_combout\;
\mainALU|ALT_INV_Mux127~22_combout\ <= NOT \mainALU|Mux127~22_combout\;
\mainALU|ALT_INV_Mux152~0_combout\ <= NOT \mainALU|Mux152~0_combout\;
\mainALU|ALT_INV_Mux64~8_combout\ <= NOT \mainALU|Mux64~8_combout\;
\ALT_INV_writeData[6]~6_combout\ <= NOT \writeData[6]~6_combout\;
\mainALU|ALT_INV_Mux153~6_combout\ <= NOT \mainALU|Mux153~6_combout\;
\mainALU|ALT_INV_Mux153~5_combout\ <= NOT \mainALU|Mux153~5_combout\;
\mainALU|ALT_INV_Mux153~4_combout\ <= NOT \mainALU|Mux153~4_combout\;
\mainALU|ALT_INV_Mux153~3_combout\ <= NOT \mainALU|Mux153~3_combout\;
\mainALU|ALT_INV_Mux63~22_combout\ <= NOT \mainALU|Mux63~22_combout\;
\mainALU|ALT_INV_Mux63~21_combout\ <= NOT \mainALU|Mux63~21_combout\;
\mainALU|ALT_INV_Mux153~2_combout\ <= NOT \mainALU|Mux153~2_combout\;
\mainALU|ALT_INV_Mux0~6_combout\ <= NOT \mainALU|Mux0~6_combout\;
\mainALU|ALT_INV_Mux153~1_combout\ <= NOT \mainALU|Mux153~1_combout\;
\mainALU|ALT_INV_Mux127~21_combout\ <= NOT \mainALU|Mux127~21_combout\;
\mainALU|ALT_INV_Mux127~20_combout\ <= NOT \mainALU|Mux127~20_combout\;
\mainALU|ALT_INV_Mux153~0_combout\ <= NOT \mainALU|Mux153~0_combout\;
\mainALU|ALT_INV_Mux64~7_combout\ <= NOT \mainALU|Mux64~7_combout\;
\ALT_INV_writeData[5]~5_combout\ <= NOT \writeData[5]~5_combout\;
\mainALU|ALT_INV_Mux154~6_combout\ <= NOT \mainALU|Mux154~6_combout\;
\mainALU|ALT_INV_Mux154~5_combout\ <= NOT \mainALU|Mux154~5_combout\;
\mainALU|ALT_INV_Mux154~4_combout\ <= NOT \mainALU|Mux154~4_combout\;
\mainALU|ALT_INV_Mux154~3_combout\ <= NOT \mainALU|Mux154~3_combout\;
\mainALU|ALT_INV_Mux63~20_combout\ <= NOT \mainALU|Mux63~20_combout\;
\mainALU|ALT_INV_Mux63~19_combout\ <= NOT \mainALU|Mux63~19_combout\;
\mainALU|ALT_INV_Mux154~2_combout\ <= NOT \mainALU|Mux154~2_combout\;
\mainALU|ALT_INV_Mux0~5_combout\ <= NOT \mainALU|Mux0~5_combout\;
\mainALU|ALT_INV_Mux154~1_combout\ <= NOT \mainALU|Mux154~1_combout\;
\mainALU|ALT_INV_Mux127~19_combout\ <= NOT \mainALU|Mux127~19_combout\;
\mainALU|ALT_INV_Mux127~18_combout\ <= NOT \mainALU|Mux127~18_combout\;
\mainALU|ALT_INV_Mux154~0_combout\ <= NOT \mainALU|Mux154~0_combout\;
\mainALU|ALT_INV_Mux64~6_combout\ <= NOT \mainALU|Mux64~6_combout\;
\ALT_INV_writeData[4]~4_combout\ <= NOT \writeData[4]~4_combout\;
\mainALU|ALT_INV_Mux155~14_combout\ <= NOT \mainALU|Mux155~14_combout\;
\mainALU|ALT_INV_Mux155~13_combout\ <= NOT \mainALU|Mux155~13_combout\;
\mainALU|ALT_INV_Mux155~12_combout\ <= NOT \mainALU|Mux155~12_combout\;
\mainALU|ALT_INV_Mux155~11_combout\ <= NOT \mainALU|Mux155~11_combout\;
\mainALU|ALT_INV_Mux155~10_combout\ <= NOT \mainALU|Mux155~10_combout\;
\mainALU|ALT_INV_Mux155~9_combout\ <= NOT \mainALU|Mux155~9_combout\;
\mainALU|ALT_INV_Mux63~18_combout\ <= NOT \mainALU|Mux63~18_combout\;
\mainALU|ALT_INV_Mux63~17_combout\ <= NOT \mainALU|Mux63~17_combout\;
\mainALU|ALT_INV_Mux155~8_combout\ <= NOT \mainALU|Mux155~8_combout\;
\mainALU|ALT_INV_Mux0~4_combout\ <= NOT \mainALU|Mux0~4_combout\;
\mainALU|ALT_INV_Mux31~2_combout\ <= NOT \mainALU|Mux31~2_combout\;
\mainALU|ALT_INV_Mux155~7_combout\ <= NOT \mainALU|Mux155~7_combout\;
\mainALU|ALT_INV_Mux127~17_combout\ <= NOT \mainALU|Mux127~17_combout\;
\mainALU|ALT_INV_Mux127~16_combout\ <= NOT \mainALU|Mux127~16_combout\;
\mainALU|ALT_INV_Mux155~6_combout\ <= NOT \mainALU|Mux155~6_combout\;
\mainALU|ALT_INV_Mux64~5_combout\ <= NOT \mainALU|Mux64~5_combout\;
\ALT_INV_writeData[3]~3_combout\ <= NOT \writeData[3]~3_combout\;
\mainALU|ALT_INV_Mux156~9_combout\ <= NOT \mainALU|Mux156~9_combout\;
\mainALU|ALT_INV_Mux156~8_combout\ <= NOT \mainALU|Mux156~8_combout\;
\mainALU|ALT_INV_Mux156~7_combout\ <= NOT \mainALU|Mux156~7_combout\;
\mainALU|ALT_INV_Mux155~5_combout\ <= NOT \mainALU|Mux155~5_combout\;
\mainALU|ALT_INV_Mux156~6_combout\ <= NOT \mainALU|Mux156~6_combout\;
\mainALU|ALT_INV_Mux156~5_combout\ <= NOT \mainALU|Mux156~5_combout\;
\mainALU|ALT_INV_Mux156~4_combout\ <= NOT \mainALU|Mux156~4_combout\;
\mainALU|ALT_INV_Mux155~4_combout\ <= NOT \mainALU|Mux155~4_combout\;
\mainALU|ALT_INV_Mux155~3_combout\ <= NOT \mainALU|Mux155~3_combout\;
\mainALU|ALT_INV_Mux63~16_combout\ <= NOT \mainALU|Mux63~16_combout\;
\mainALU|ALT_INV_Mux127~65_combout\ <= NOT \mainALU|Mux127~65_combout\;
\mainALU|ALT_INV_Mux127~64_combout\ <= NOT \mainALU|Mux127~64_combout\;
\mainALU|ALT_INV_Mux139~1_combout\ <= NOT \mainALU|Mux139~1_combout\;
\mainALU|ALT_INV_Mux64~17_combout\ <= NOT \mainALU|Mux64~17_combout\;
\mainALU|ALT_INV_Mux127~63_combout\ <= NOT \mainALU|Mux127~63_combout\;
\mainALU|ALT_INV_Mux139~0_combout\ <= NOT \mainALU|Mux139~0_combout\;
\ALT_INV_writeData[19]~12_combout\ <= NOT \writeData[19]~12_combout\;
\mainALU|ALT_INV_Mux140~7_combout\ <= NOT \mainALU|Mux140~7_combout\;
\mainALU|ALT_INV_Mux140~6_combout\ <= NOT \mainALU|Mux140~6_combout\;
\mainALU|ALT_INV_Mux140~5_combout\ <= NOT \mainALU|Mux140~5_combout\;
\mainALU|ALT_INV_Mux140~4_combout\ <= NOT \mainALU|Mux140~4_combout\;
\mainALU|ALT_INV_Mux140~3_combout\ <= NOT \mainALU|Mux140~3_combout\;
\mainALU|ALT_INV_Mux63~62_combout\ <= NOT \mainALU|Mux63~62_combout\;
\mainALU|ALT_INV_Mux63~61_combout\ <= NOT \mainALU|Mux63~61_combout\;
\mainALU|ALT_INV_Mux140~2_combout\ <= NOT \mainALU|Mux140~2_combout\;
\mainALU|ALT_INV_Mux0~15_combout\ <= NOT \mainALU|Mux0~15_combout\;
\mainALU|ALT_INV_Mux63~60_combout\ <= NOT \mainALU|Mux63~60_combout\;
\mainALU|ALT_INV_Mux140~1_combout\ <= NOT \mainALU|Mux140~1_combout\;
\mainALU|ALT_INV_Mux127~62_combout\ <= NOT \mainALU|Mux127~62_combout\;
\mainALU|ALT_INV_Mux127~61_combout\ <= NOT \mainALU|Mux127~61_combout\;
\mainALU|ALT_INV_Mux140~0_combout\ <= NOT \mainALU|Mux140~0_combout\;
\mainALU|ALT_INV_Mux64~16_combout\ <= NOT \mainALU|Mux64~16_combout\;
\mainALU|ALT_INV_Mux127~60_combout\ <= NOT \mainALU|Mux127~60_combout\;
\ALT_INV_writeData[18]~11_combout\ <= NOT \writeData[18]~11_combout\;
\mainALU|ALT_INV_Mux141~7_combout\ <= NOT \mainALU|Mux141~7_combout\;
\mainALU|ALT_INV_Mux141~6_combout\ <= NOT \mainALU|Mux141~6_combout\;
\mainALU|ALT_INV_Mux141~5_combout\ <= NOT \mainALU|Mux141~5_combout\;
\mainALU|ALT_INV_Mux141~4_combout\ <= NOT \mainALU|Mux141~4_combout\;
\mainALU|ALT_INV_Mux141~3_combout\ <= NOT \mainALU|Mux141~3_combout\;
\mainALU|ALT_INV_Mux141~2_combout\ <= NOT \mainALU|Mux141~2_combout\;
\mainALU|ALT_INV_Mux0~14_combout\ <= NOT \mainALU|Mux0~14_combout\;
\mainALU|ALT_INV_Mux63~59_combout\ <= NOT \mainALU|Mux63~59_combout\;
\mainALU|ALT_INV_Mux141~1_combout\ <= NOT \mainALU|Mux141~1_combout\;
\mainALU|ALT_INV_Mux127~59_combout\ <= NOT \mainALU|Mux127~59_combout\;
\mainALU|ALT_INV_Mux127~58_combout\ <= NOT \mainALU|Mux127~58_combout\;
\mainALU|ALT_INV_Mux141~0_combout\ <= NOT \mainALU|Mux141~0_combout\;
\mainALU|ALT_INV_Mux64~15_combout\ <= NOT \mainALU|Mux64~15_combout\;
\mainALU|ALT_INV_Mux127~57_combout\ <= NOT \mainALU|Mux127~57_combout\;
\ALT_INV_writeData[17]~10_combout\ <= NOT \writeData[17]~10_combout\;
\mainALU|ALT_INV_Mux142~8_combout\ <= NOT \mainALU|Mux142~8_combout\;
\mainALU|ALT_INV_Mux142~7_combout\ <= NOT \mainALU|Mux142~7_combout\;
\mainALU|ALT_INV_Mux142~6_combout\ <= NOT \mainALU|Mux142~6_combout\;
\mainALU|ALT_INV_Mux63~58_combout\ <= NOT \mainALU|Mux63~58_combout\;
\mainALU|ALT_INV_Mux63~57_combout\ <= NOT \mainALU|Mux63~57_combout\;
\mainALU|ALT_INV_Mux142~5_combout\ <= NOT \mainALU|Mux142~5_combout\;
\mainALU|ALT_INV_Mux0~13_combout\ <= NOT \mainALU|Mux0~13_combout\;
\mainALU|ALT_INV_Mux63~56_combout\ <= NOT \mainALU|Mux63~56_combout\;
\mainALU|ALT_INV_Mux142~4_combout\ <= NOT \mainALU|Mux142~4_combout\;
\mainALU|ALT_INV_Mux127~56_combout\ <= NOT \mainALU|Mux127~56_combout\;
\mainALU|ALT_INV_Mux127~55_combout\ <= NOT \mainALU|Mux127~55_combout\;
\mainALU|ALT_INV_Mux142~3_combout\ <= NOT \mainALU|Mux142~3_combout\;
\mainALU|ALT_INV_Mux64~14_combout\ <= NOT \mainALU|Mux64~14_combout\;
\mainALU|ALT_INV_Mux127~54_combout\ <= NOT \mainALU|Mux127~54_combout\;
\mainALU|ALT_INV_Mux142~2_combout\ <= NOT \mainALU|Mux142~2_combout\;
\mainALU|ALT_INV_Mux142~1_combout\ <= NOT \mainALU|Mux142~1_combout\;
\mainALU|ALT_INV_Mux142~0_combout\ <= NOT \mainALU|Mux142~0_combout\;
\ALT_INV_writeData[16]~9_combout\ <= NOT \writeData[16]~9_combout\;
\mainALU|ALT_INV_Mux143~8_combout\ <= NOT \mainALU|Mux143~8_combout\;
\mainALU|ALT_INV_Mux143~7_combout\ <= NOT \mainALU|Mux143~7_combout\;
\mainALU|ALT_INV_Mux143~6_combout\ <= NOT \mainALU|Mux143~6_combout\;
\mainALU|ALT_INV_Mux143~5_combout\ <= NOT \mainALU|Mux143~5_combout\;
\mainALU|ALT_INV_Mux143~4_combout\ <= NOT \mainALU|Mux143~4_combout\;
\mainALU|ALT_INV_Mux143~3_combout\ <= NOT \mainALU|Mux143~3_combout\;
\mainALU|ALT_INV_Mux63~55_combout\ <= NOT \mainALU|Mux63~55_combout\;
\mainALU|ALT_INV_Mux63~54_combout\ <= NOT \mainALU|Mux63~54_combout\;
\mainALU|ALT_INV_Mux143~2_combout\ <= NOT \mainALU|Mux143~2_combout\;
\mainALU|ALT_INV_Mux0~12_combout\ <= NOT \mainALU|Mux0~12_combout\;
\mainALU|ALT_INV_Mux63~53_combout\ <= NOT \mainALU|Mux63~53_combout\;
\mainALU|ALT_INV_Mux143~1_combout\ <= NOT \mainALU|Mux143~1_combout\;
\mainALU|ALT_INV_Mux127~53_combout\ <= NOT \mainALU|Mux127~53_combout\;
\mainALU|ALT_INV_Mux127~52_combout\ <= NOT \mainALU|Mux127~52_combout\;
\mainALU|ALT_INV_Mux143~0_combout\ <= NOT \mainALU|Mux143~0_combout\;
\mainALU|ALT_INV_Mux64~13_combout\ <= NOT \mainALU|Mux64~13_combout\;
\mainALU|ALT_INV_Mux127~51_combout\ <= NOT \mainALU|Mux127~51_combout\;
\mainALU|ALT_INV_Mux144~5_combout\ <= NOT \mainALU|Mux144~5_combout\;
\mainALU|ALT_INV_Mux144~4_combout\ <= NOT \mainALU|Mux144~4_combout\;
\mainALU|ALT_INV_Mux144~3_combout\ <= NOT \mainALU|Mux144~3_combout\;
\mainALU|ALT_INV_Mux63~52_combout\ <= NOT \mainALU|Mux63~52_combout\;
\mainALU|ALT_INV_Mux63~51_combout\ <= NOT \mainALU|Mux63~51_combout\;
\mainALU|ALT_INV_Mux144~2_combout\ <= NOT \mainALU|Mux144~2_combout\;
\mainALU|ALT_INV_Mux63~50_combout\ <= NOT \mainALU|Mux63~50_combout\;
\mainALU|ALT_INV_Mux63~49_combout\ <= NOT \mainALU|Mux63~49_combout\;
\mainALU|ALT_INV_Mux63~48_combout\ <= NOT \mainALU|Mux63~48_combout\;
\mainALU|ALT_INV_Mux144~1_combout\ <= NOT \mainALU|Mux144~1_combout\;
\mainALU|ALT_INV_Mux127~50_combout\ <= NOT \mainALU|Mux127~50_combout\;
\mainALU|ALT_INV_Mux127~49_combout\ <= NOT \mainALU|Mux127~49_combout\;
\mainALU|ALT_INV_Mux144~0_combout\ <= NOT \mainALU|Mux144~0_combout\;
\mainALU|ALT_INV_Mux127~48_combout\ <= NOT \mainALU|Mux127~48_combout\;
\mainALU|ALT_INV_Mux127~47_combout\ <= NOT \mainALU|Mux127~47_combout\;
\mainALU|ALT_INV_Mux127~46_combout\ <= NOT \mainALU|Mux127~46_combout\;
\mainALU|ALT_INV_Mux145~3_combout\ <= NOT \mainALU|Mux145~3_combout\;
\mainALU|ALT_INV_Mux63~47_combout\ <= NOT \mainALU|Mux63~47_combout\;
\mainALU|ALT_INV_Mux63~46_combout\ <= NOT \mainALU|Mux63~46_combout\;
\mainALU|ALT_INV_Mux145~2_combout\ <= NOT \mainALU|Mux145~2_combout\;
\mainALU|ALT_INV_Mux63~45_combout\ <= NOT \mainALU|Mux63~45_combout\;
\mainALU|ALT_INV_Mux63~44_combout\ <= NOT \mainALU|Mux63~44_combout\;
\mainALU|ALT_INV_Mux63~43_combout\ <= NOT \mainALU|Mux63~43_combout\;
\mainALU|ALT_INV_Mux145~1_combout\ <= NOT \mainALU|Mux145~1_combout\;
\mainALU|ALT_INV_Mux127~45_combout\ <= NOT \mainALU|Mux127~45_combout\;
\mainALU|ALT_INV_Mux127~44_combout\ <= NOT \mainALU|Mux127~44_combout\;
\mainALU|ALT_INV_Mux145~0_combout\ <= NOT \mainALU|Mux145~0_combout\;
\mainALU|ALT_INV_Mux127~43_combout\ <= NOT \mainALU|Mux127~43_combout\;
\mainALU|ALT_INV_Mux127~42_combout\ <= NOT \mainALU|Mux127~42_combout\;
\mainALU|ALT_INV_Mux127~41_combout\ <= NOT \mainALU|Mux127~41_combout\;
\mainALU|ALT_INV_Mux146~5_combout\ <= NOT \mainALU|Mux146~5_combout\;
\mainALU|ALT_INV_Mux146~4_combout\ <= NOT \mainALU|Mux146~4_combout\;
\mainALU|ALT_INV_Mux146~3_combout\ <= NOT \mainALU|Mux146~3_combout\;
\mainALU|ALT_INV_Mux63~42_combout\ <= NOT \mainALU|Mux63~42_combout\;
\mainALU|ALT_INV_Mux63~41_combout\ <= NOT \mainALU|Mux63~41_combout\;
\mainALU|ALT_INV_Mux146~2_combout\ <= NOT \mainALU|Mux146~2_combout\;
\mainALU|ALT_INV_Mux63~40_combout\ <= NOT \mainALU|Mux63~40_combout\;
\mainALU|ALT_INV_Mux63~39_combout\ <= NOT \mainALU|Mux63~39_combout\;
\mainALU|ALT_INV_Mux63~38_combout\ <= NOT \mainALU|Mux63~38_combout\;
\mainALU|ALT_INV_Mux146~1_combout\ <= NOT \mainALU|Mux146~1_combout\;
\mainALU|ALT_INV_Mux127~40_combout\ <= NOT \mainALU|Mux127~40_combout\;
\mainALU|ALT_INV_Mux127~39_combout\ <= NOT \mainALU|Mux127~39_combout\;
\mainALU|ALT_INV_Mux146~0_combout\ <= NOT \mainALU|Mux146~0_combout\;
\mainALU|ALT_INV_Mux127~38_combout\ <= NOT \mainALU|Mux127~38_combout\;
\mainALU|ALT_INV_Mux127~37_combout\ <= NOT \mainALU|Mux127~37_combout\;
\mainALU|ALT_INV_Mux127~36_combout\ <= NOT \mainALU|Mux127~36_combout\;
\mainALU|ALT_INV_Mux147~5_combout\ <= NOT \mainALU|Mux147~5_combout\;
\mainALU|ALT_INV_Mux147~4_combout\ <= NOT \mainALU|Mux147~4_combout\;
\mainALU|ALT_INV_Mux147~3_combout\ <= NOT \mainALU|Mux147~3_combout\;
\mainALU|ALT_INV_Mux63~37_combout\ <= NOT \mainALU|Mux63~37_combout\;
\mainALU|ALT_INV_Mux63~36_combout\ <= NOT \mainALU|Mux63~36_combout\;
\mainALU|ALT_INV_Mux147~2_combout\ <= NOT \mainALU|Mux147~2_combout\;
\mainALU|ALT_INV_Mux63~35_combout\ <= NOT \mainALU|Mux63~35_combout\;
\mainALU|ALT_INV_Mux131~8_combout\ <= NOT \mainALU|Mux131~8_combout\;
\mainALU|ALT_INV_Mux131~7_combout\ <= NOT \mainALU|Mux131~7_combout\;
\mainALU|ALT_INV_Mux131~6_combout\ <= NOT \mainALU|Mux131~6_combout\;
\mainALU|ALT_INV_Mux131~5_combout\ <= NOT \mainALU|Mux131~5_combout\;
\mainALU|ALT_INV_Mux131~4_combout\ <= NOT \mainALU|Mux131~4_combout\;
\mainALU|ALT_INV_Mux63~74_combout\ <= NOT \mainALU|Mux63~74_combout\;
\mainALU|ALT_INV_Mux131~3_combout\ <= NOT \mainALU|Mux131~3_combout\;
\mainALU|ALT_INV_Mux0~30_combout\ <= NOT \mainALU|Mux0~30_combout\;
\mainALU|ALT_INV_Mux0~29_combout\ <= NOT \mainALU|Mux0~29_combout\;
\mainALU|ALT_INV_Mux131~2_combout\ <= NOT \mainALU|Mux131~2_combout\;
\mainALU|ALT_INV_Mux131~1_combout\ <= NOT \mainALU|Mux131~1_combout\;
\mainALU|ALT_INV_Mux131~0_combout\ <= NOT \mainALU|Mux131~0_combout\;
\mainALU|ALT_INV_Mux64~31_combout\ <= NOT \mainALU|Mux64~31_combout\;
\mainALU|ALT_INV_Mux64~30_combout\ <= NOT \mainALU|Mux64~30_combout\;
\ALT_INV_writeData[27]~20_combout\ <= NOT \writeData[27]~20_combout\;
\mainALU|ALT_INV_Mux132~8_combout\ <= NOT \mainALU|Mux132~8_combout\;
\mainALU|ALT_INV_Mux132~7_combout\ <= NOT \mainALU|Mux132~7_combout\;
\mainALU|ALT_INV_Mux132~6_combout\ <= NOT \mainALU|Mux132~6_combout\;
\mainALU|ALT_INV_Mux132~5_combout\ <= NOT \mainALU|Mux132~5_combout\;
\mainALU|ALT_INV_Mux132~4_combout\ <= NOT \mainALU|Mux132~4_combout\;
\mainALU|ALT_INV_Mux63~73_combout\ <= NOT \mainALU|Mux63~73_combout\;
\mainALU|ALT_INV_Mux132~3_combout\ <= NOT \mainALU|Mux132~3_combout\;
\mainALU|ALT_INV_Mux0~28_combout\ <= NOT \mainALU|Mux0~28_combout\;
\mainALU|ALT_INV_Mux0~27_combout\ <= NOT \mainALU|Mux0~27_combout\;
\mainALU|ALT_INV_Mux0~26_combout\ <= NOT \mainALU|Mux0~26_combout\;
\mainALU|ALT_INV_Mux132~2_combout\ <= NOT \mainALU|Mux132~2_combout\;
\mainALU|ALT_INV_Mux132~1_combout\ <= NOT \mainALU|Mux132~1_combout\;
\mainALU|ALT_INV_Mux132~0_combout\ <= NOT \mainALU|Mux132~0_combout\;
\mainALU|ALT_INV_Mux64~29_combout\ <= NOT \mainALU|Mux64~29_combout\;
\mainALU|ALT_INV_Mux64~28_combout\ <= NOT \mainALU|Mux64~28_combout\;
\mainALU|ALT_INV_Mux64~27_combout\ <= NOT \mainALU|Mux64~27_combout\;
\ALT_INV_writeData[26]~19_combout\ <= NOT \writeData[26]~19_combout\;
\mainALU|ALT_INV_Mux133~7_combout\ <= NOT \mainALU|Mux133~7_combout\;
\mainALU|ALT_INV_Mux133~6_combout\ <= NOT \mainALU|Mux133~6_combout\;
\mainALU|ALT_INV_Mux133~5_combout\ <= NOT \mainALU|Mux133~5_combout\;
\mainALU|ALT_INV_Mux133~4_combout\ <= NOT \mainALU|Mux133~4_combout\;
\mainALU|ALT_INV_Mux133~3_combout\ <= NOT \mainALU|Mux133~3_combout\;
\mainALU|ALT_INV_Mux63~72_combout\ <= NOT \mainALU|Mux63~72_combout\;
\mainALU|ALT_INV_Mux133~2_combout\ <= NOT \mainALU|Mux133~2_combout\;
\mainALU|ALT_INV_Mux0~25_combout\ <= NOT \mainALU|Mux0~25_combout\;
\mainALU|ALT_INV_Mux0~24_combout\ <= NOT \mainALU|Mux0~24_combout\;
\ALT_INV_ALUbaseInput[10]~36_combout\ <= NOT \ALUbaseInput[10]~36_combout\;
\mainALU|ALT_INV_Mux133~1_combout\ <= NOT \mainALU|Mux133~1_combout\;
\mainALU|ALT_INV_Mux127~78_combout\ <= NOT \mainALU|Mux127~78_combout\;
\mainALU|ALT_INV_Mux133~0_combout\ <= NOT \mainALU|Mux133~0_combout\;
\mainALU|ALT_INV_Mux64~26_combout\ <= NOT \mainALU|Mux64~26_combout\;
\mainALU|ALT_INV_Mux64~25_combout\ <= NOT \mainALU|Mux64~25_combout\;
\ALT_INV_writeData[25]~18_combout\ <= NOT \writeData[25]~18_combout\;
\mainALU|ALT_INV_Mux134~7_combout\ <= NOT \mainALU|Mux134~7_combout\;
\mainALU|ALT_INV_Mux134~6_combout\ <= NOT \mainALU|Mux134~6_combout\;
\mainALU|ALT_INV_Mux134~5_combout\ <= NOT \mainALU|Mux134~5_combout\;
\mainALU|ALT_INV_Mux134~4_combout\ <= NOT \mainALU|Mux134~4_combout\;
\mainALU|ALT_INV_Mux134~3_combout\ <= NOT \mainALU|Mux134~3_combout\;
\mainALU|ALT_INV_Mux63~71_combout\ <= NOT \mainALU|Mux63~71_combout\;
\mainALU|ALT_INV_Mux134~2_combout\ <= NOT \mainALU|Mux134~2_combout\;
\mainALU|ALT_INV_Mux0~23_combout\ <= NOT \mainALU|Mux0~23_combout\;
\mainALU|ALT_INV_Mux0~22_combout\ <= NOT \mainALU|Mux0~22_combout\;
\ALT_INV_ALUbaseInput[9]~35_combout\ <= NOT \ALUbaseInput[9]~35_combout\;
\mainALU|ALT_INV_Mux134~1_combout\ <= NOT \mainALU|Mux134~1_combout\;
\mainALU|ALT_INV_Mux127~77_combout\ <= NOT \mainALU|Mux127~77_combout\;
\mainALU|ALT_INV_Mux134~0_combout\ <= NOT \mainALU|Mux134~0_combout\;
\mainALU|ALT_INV_Mux64~24_combout\ <= NOT \mainALU|Mux64~24_combout\;
\mainALU|ALT_INV_Mux64~23_combout\ <= NOT \mainALU|Mux64~23_combout\;
\ALT_INV_writeData[24]~17_combout\ <= NOT \writeData[24]~17_combout\;
\mainALU|ALT_INV_Mux135~4_combout\ <= NOT \mainALU|Mux135~4_combout\;
\mainALU|ALT_INV_Mux135~3_combout\ <= NOT \mainALU|Mux135~3_combout\;
\mainALU|ALT_INV_Mux0~21_combout\ <= NOT \mainALU|Mux0~21_combout\;
\mainALU|ALT_INV_Mux0~20_combout\ <= NOT \mainALU|Mux0~20_combout\;
\mainALU|ALT_INV_Mux135~2_combout\ <= NOT \mainALU|Mux135~2_combout\;
\mainALU|ALT_INV_Mux127~76_combout\ <= NOT \mainALU|Mux127~76_combout\;
\mainALU|ALT_INV_Mux127~75_combout\ <= NOT \mainALU|Mux127~75_combout\;
\mainALU|ALT_INV_Mux135~1_combout\ <= NOT \mainALU|Mux135~1_combout\;
\mainALU|ALT_INV_Mux64~22_combout\ <= NOT \mainALU|Mux64~22_combout\;
\mainALU|ALT_INV_Mux64~21_combout\ <= NOT \mainALU|Mux64~21_combout\;
\mainALU|ALT_INV_Mux135~0_combout\ <= NOT \mainALU|Mux135~0_combout\;
\ALT_INV_writeData[23]~16_combout\ <= NOT \writeData[23]~16_combout\;
\mainALU|ALT_INV_Mux136~7_combout\ <= NOT \mainALU|Mux136~7_combout\;
\mainALU|ALT_INV_Mux136~6_combout\ <= NOT \mainALU|Mux136~6_combout\;
\mainALU|ALT_INV_Mux136~5_combout\ <= NOT \mainALU|Mux136~5_combout\;
\mainALU|ALT_INV_Mux136~4_combout\ <= NOT \mainALU|Mux136~4_combout\;
\mainALU|ALT_INV_Mux136~3_combout\ <= NOT \mainALU|Mux136~3_combout\;
\mainALU|ALT_INV_Mux63~70_combout\ <= NOT \mainALU|Mux63~70_combout\;
\mainALU|ALT_INV_Mux63~69_combout\ <= NOT \mainALU|Mux63~69_combout\;
\mainALU|ALT_INV_Mux136~2_combout\ <= NOT \mainALU|Mux136~2_combout\;
\mainALU|ALT_INV_Mux0~19_combout\ <= NOT \mainALU|Mux0~19_combout\;
\mainALU|ALT_INV_Mux63~68_combout\ <= NOT \mainALU|Mux63~68_combout\;
\mainALU|ALT_INV_Mux136~1_combout\ <= NOT \mainALU|Mux136~1_combout\;
\mainALU|ALT_INV_Mux127~74_combout\ <= NOT \mainALU|Mux127~74_combout\;
\mainALU|ALT_INV_Mux127~73_combout\ <= NOT \mainALU|Mux127~73_combout\;
\mainALU|ALT_INV_Mux136~0_combout\ <= NOT \mainALU|Mux136~0_combout\;
\mainALU|ALT_INV_Mux64~20_combout\ <= NOT \mainALU|Mux64~20_combout\;
\mainALU|ALT_INV_Mux127~72_combout\ <= NOT \mainALU|Mux127~72_combout\;
\ALT_INV_writeData[22]~15_combout\ <= NOT \writeData[22]~15_combout\;
\mainALU|ALT_INV_Mux137~4_combout\ <= NOT \mainALU|Mux137~4_combout\;
\mainALU|ALT_INV_Mux137~3_combout\ <= NOT \mainALU|Mux137~3_combout\;
\mainALU|ALT_INV_Mux0~18_combout\ <= NOT \mainALU|Mux0~18_combout\;
\mainALU|ALT_INV_Mux63~67_combout\ <= NOT \mainALU|Mux63~67_combout\;
\mainALU|ALT_INV_Mux137~2_combout\ <= NOT \mainALU|Mux137~2_combout\;
\mainALU|ALT_INV_Mux127~71_combout\ <= NOT \mainALU|Mux127~71_combout\;
\mainALU|ALT_INV_Mux127~70_combout\ <= NOT \mainALU|Mux127~70_combout\;
\mainALU|ALT_INV_Mux137~1_combout\ <= NOT \mainALU|Mux137~1_combout\;
\mainALU|ALT_INV_Mux64~19_combout\ <= NOT \mainALU|Mux64~19_combout\;
\mainALU|ALT_INV_Mux127~69_combout\ <= NOT \mainALU|Mux127~69_combout\;
\mainALU|ALT_INV_Mux137~0_combout\ <= NOT \mainALU|Mux137~0_combout\;
\ALT_INV_writeData[21]~14_combout\ <= NOT \writeData[21]~14_combout\;
\mainALU|ALT_INV_Mux138~7_combout\ <= NOT \mainALU|Mux138~7_combout\;
\mainALU|ALT_INV_Mux138~6_combout\ <= NOT \mainALU|Mux138~6_combout\;
\mainALU|ALT_INV_Mux138~5_combout\ <= NOT \mainALU|Mux138~5_combout\;
\mainALU|ALT_INV_Mux138~4_combout\ <= NOT \mainALU|Mux138~4_combout\;
\mainALU|ALT_INV_Mux138~3_combout\ <= NOT \mainALU|Mux138~3_combout\;
\mainALU|ALT_INV_Mux63~66_combout\ <= NOT \mainALU|Mux63~66_combout\;
\mainALU|ALT_INV_Mux63~65_combout\ <= NOT \mainALU|Mux63~65_combout\;
\mainALU|ALT_INV_Mux138~2_combout\ <= NOT \mainALU|Mux138~2_combout\;
\mainALU|ALT_INV_Mux0~17_combout\ <= NOT \mainALU|Mux0~17_combout\;
\mainALU|ALT_INV_Mux63~64_combout\ <= NOT \mainALU|Mux63~64_combout\;
\mainALU|ALT_INV_Mux138~1_combout\ <= NOT \mainALU|Mux138~1_combout\;
\mainALU|ALT_INV_Mux127~68_combout\ <= NOT \mainALU|Mux127~68_combout\;
\mainALU|ALT_INV_Mux127~67_combout\ <= NOT \mainALU|Mux127~67_combout\;
\mainALU|ALT_INV_Mux138~0_combout\ <= NOT \mainALU|Mux138~0_combout\;
\mainALU|ALT_INV_Mux64~18_combout\ <= NOT \mainALU|Mux64~18_combout\;
\mainALU|ALT_INV_Mux127~66_combout\ <= NOT \mainALU|Mux127~66_combout\;
\ALT_INV_writeData[20]~13_combout\ <= NOT \writeData[20]~13_combout\;
\mainALU|ALT_INV_Mux139~4_combout\ <= NOT \mainALU|Mux139~4_combout\;
\mainALU|ALT_INV_Mux139~3_combout\ <= NOT \mainALU|Mux139~3_combout\;
\mainALU|ALT_INV_Mux0~16_combout\ <= NOT \mainALU|Mux0~16_combout\;
\mainALU|ALT_INV_Mux63~63_combout\ <= NOT \mainALU|Mux63~63_combout\;
\mainALU|ALT_INV_Mux139~2_combout\ <= NOT \mainALU|Mux139~2_combout\;
\registers|ALT_INV_Mux58~11_combout\ <= NOT \registers|Mux58~11_combout\;
\registers|ALT_INV_Mux59~11_combout\ <= NOT \registers|Mux59~11_combout\;
\registers|ALT_INV_Mux60~11_combout\ <= NOT \registers|Mux60~11_combout\;
\registers|ALT_INV_Mux61~11_combout\ <= NOT \registers|Mux61~11_combout\;
\registers|ALT_INV_Mux62~11_combout\ <= NOT \registers|Mux62~11_combout\;
\registers|ALT_INV_Mux63~11_combout\ <= NOT \registers|Mux63~11_combout\;
\controller|ALT_INV_Mux1~2_combout\ <= NOT \controller|Mux1~2_combout\;
\controller|ALT_INV_Mux1~1_combout\ <= NOT \controller|Mux1~1_combout\;
\controller|ALT_INV_Mux5~2_combout\ <= NOT \controller|Mux5~2_combout\;
\controller|ALT_INV_RegWrite~0_combout\ <= NOT \controller|RegWrite~0_combout\;
\ALT_INV_pcAddr[22]~24_combout\ <= NOT \pcAddr[22]~24_combout\;
\ALT_INV_pcAddr[22]~23_combout\ <= NOT \pcAddr[22]~23_combout\;
\ALT_INV_pcAddr[22]~22_combout\ <= NOT \pcAddr[22]~22_combout\;
\mainALU|ALT_INV_Equal0~11_combout\ <= NOT \mainALU|Equal0~11_combout\;
\program_counter|ALT_INV_q[24]~0_combout\ <= NOT \program_counter|q[24]~0_combout\;
\controller|ALT_INV_Jr~1_combout\ <= NOT \controller|Jr~1_combout\;
\ALT_INV_isJump~0_combout\ <= NOT \isJump~0_combout\;
\controller|ALT_INV_Jr~0_combout\ <= NOT \controller|Jr~0_combout\;
\controller|ALT_INV_Equal2~0_combout\ <= NOT \controller|Equal2~0_combout\;
\ALT_INV_branch~1_combout\ <= NOT \branch~1_combout\;
\ALT_INV_branch~0_combout\ <= NOT \branch~0_combout\;
\controller|ALT_INV_ALUsrc~1_combout\ <= NOT \controller|ALUsrc~1_combout\;
\mainALU|ALT_INV_Equal0~10_combout\ <= NOT \mainALU|Equal0~10_combout\;
\mainALU|ALT_INV_Equal0~9_combout\ <= NOT \mainALU|Equal0~9_combout\;
\mainALU|ALT_INV_Equal0~8_combout\ <= NOT \mainALU|Equal0~8_combout\;
\mainALU|ALT_INV_Equal0~7_combout\ <= NOT \mainALU|Equal0~7_combout\;
\mainALU|ALT_INV_Equal0~6_combout\ <= NOT \mainALU|Equal0~6_combout\;
\mainALU|ALT_INV_Equal0~5_combout\ <= NOT \mainALU|Equal0~5_combout\;
\mainALU|ALT_INV_Equal0~4_combout\ <= NOT \mainALU|Equal0~4_combout\;
\mainALU|ALT_INV_Equal0~3_combout\ <= NOT \mainALU|Equal0~3_combout\;
\mainALU|ALT_INV_Equal0~2_combout\ <= NOT \mainALU|Equal0~2_combout\;
\mainALU|ALT_INV_Equal0~1_combout\ <= NOT \mainALU|Equal0~1_combout\;
\mainALU|ALT_INV_Equal0~0_combout\ <= NOT \mainALU|Equal0~0_combout\;
\ALT_INV_writeData[31]~23_combout\ <= NOT \writeData[31]~23_combout\;
\mainALU|ALT_INV_Mux128~0_combout\ <= NOT \mainALU|Mux128~0_combout\;
\mainALU|ALT_INV_Mux64~37_combout\ <= NOT \mainALU|Mux64~37_combout\;
\mainALU|ALT_INV_Mux64~36_combout\ <= NOT \mainALU|Mux64~36_combout\;
\mainALU|ALT_INV_Add0~134_combout\ <= NOT \mainALU|Add0~134_combout\;
\mainALU|ALT_INV_Mux0~36_combout\ <= NOT \mainALU|Mux0~36_combout\;
\mainALU|ALT_INV_Mux0~35_combout\ <= NOT \mainALU|Mux0~35_combout\;
\mainALU|ALT_INV_Add0~129_combout\ <= NOT \mainALU|Add0~129_combout\;
\mainALU|ALT_INV_Add0~128_combout\ <= NOT \mainALU|Add0~128_combout\;
\mainALU|ALT_INV_Add0~127_combout\ <= NOT \mainALU|Add0~127_combout\;
\mainALU|ALT_INV_Add0~126_combout\ <= NOT \mainALU|Add0~126_combout\;
\mainALU|ALT_INV_Mux64~35_combout\ <= NOT \mainALU|Mux64~35_combout\;
\mainALU|ALT_INV_Mux64~34_combout\ <= NOT \mainALU|Mux64~34_combout\;
\mainALU|ALT_INV_Add0~125_combout\ <= NOT \mainALU|Add0~125_combout\;
\mainALU|ALT_INV_Mux0~34_combout\ <= NOT \mainALU|Mux0~34_combout\;
\mainALU|ALT_INV_Mux0~33_combout\ <= NOT \mainALU|Mux0~33_combout\;
\mainALU|ALT_INV_Add0~120_combout\ <= NOT \mainALU|Add0~120_combout\;
\ALT_INV_writeData[29]~22_combout\ <= NOT \writeData[29]~22_combout\;
\mainALU|ALT_INV_Mux130~1_combout\ <= NOT \mainALU|Mux130~1_combout\;
\mainALU|ALT_INV_Mux66~0_combout\ <= NOT \mainALU|Mux66~0_combout\;
\mainALU|ALT_INV_Mux64~33_combout\ <= NOT \mainALU|Mux64~33_combout\;
\mainALU|ALT_INV_Mux64~32_combout\ <= NOT \mainALU|Mux64~32_combout\;
\mainALU|ALT_INV_Mux2~0_combout\ <= NOT \mainALU|Mux2~0_combout\;
\mainALU|ALT_INV_Mux0~32_combout\ <= NOT \mainALU|Mux0~32_combout\;
\mainALU|ALT_INV_Mux0~31_combout\ <= NOT \mainALU|Mux0~31_combout\;
\mainALU|ALT_INV_Mux130~0_combout\ <= NOT \mainALU|Mux130~0_combout\;
\ALT_INV_writeData[28]~21_combout\ <= NOT \writeData[28]~21_combout\;
\registers|ALT_INV_Mux17~10_combout\ <= NOT \registers|Mux17~10_combout\;
\registers|ALT_INV_Mux17~9_combout\ <= NOT \registers|Mux17~9_combout\;
\registers|ALT_INV_Mux18~10_combout\ <= NOT \registers|Mux18~10_combout\;
\registers|ALT_INV_Mux18~9_combout\ <= NOT \registers|Mux18~9_combout\;
\registers|ALT_INV_Mux19~10_combout\ <= NOT \registers|Mux19~10_combout\;
\registers|ALT_INV_Mux19~9_combout\ <= NOT \registers|Mux19~9_combout\;
\registers|ALT_INV_Mux20~10_combout\ <= NOT \registers|Mux20~10_combout\;
\registers|ALT_INV_Mux20~9_combout\ <= NOT \registers|Mux20~9_combout\;
\registers|ALT_INV_Mux21~10_combout\ <= NOT \registers|Mux21~10_combout\;
\registers|ALT_INV_Mux21~9_combout\ <= NOT \registers|Mux21~9_combout\;
\registers|ALT_INV_Mux23~10_combout\ <= NOT \registers|Mux23~10_combout\;
\registers|ALT_INV_Mux23~9_combout\ <= NOT \registers|Mux23~9_combout\;
\registers|ALT_INV_Mux24~10_combout\ <= NOT \registers|Mux24~10_combout\;
\registers|ALT_INV_Mux24~9_combout\ <= NOT \registers|Mux24~9_combout\;
\registers|ALT_INV_Mux25~10_combout\ <= NOT \registers|Mux25~10_combout\;
\registers|ALT_INV_Mux25~9_combout\ <= NOT \registers|Mux25~9_combout\;
\registers|ALT_INV_Mux26~10_combout\ <= NOT \registers|Mux26~10_combout\;
\registers|ALT_INV_Mux26~9_combout\ <= NOT \registers|Mux26~9_combout\;
\registers|ALT_INV_Mux27~10_combout\ <= NOT \registers|Mux27~10_combout\;
\registers|ALT_INV_Mux27~9_combout\ <= NOT \registers|Mux27~9_combout\;
\registers|ALT_INV_Mux28~10_combout\ <= NOT \registers|Mux28~10_combout\;
\registers|ALT_INV_Mux28~9_combout\ <= NOT \registers|Mux28~9_combout\;
\registers|ALT_INV_Mux29~10_combout\ <= NOT \registers|Mux29~10_combout\;
\registers|ALT_INV_Mux29~9_combout\ <= NOT \registers|Mux29~9_combout\;
\registers|ALT_INV_Mux30~10_combout\ <= NOT \registers|Mux30~10_combout\;
\registers|ALT_INV_Mux30~9_combout\ <= NOT \registers|Mux30~9_combout\;
\registers|ALT_INV_Mux31~10_combout\ <= NOT \registers|Mux31~10_combout\;
\registers|ALT_INV_Mux31~9_combout\ <= NOT \registers|Mux31~9_combout\;
\registers|ALT_INV_Mux50~11_combout\ <= NOT \registers|Mux50~11_combout\;
\registers|ALT_INV_Mux51~11_combout\ <= NOT \registers|Mux51~11_combout\;
\registers|ALT_INV_Mux52~11_combout\ <= NOT \registers|Mux52~11_combout\;
\registers|ALT_INV_Mux53~11_combout\ <= NOT \registers|Mux53~11_combout\;
\registers|ALT_INV_Mux54~11_combout\ <= NOT \registers|Mux54~11_combout\;
\registers|ALT_INV_Mux55~11_combout\ <= NOT \registers|Mux55~11_combout\;
\registers|ALT_INV_Mux56~11_combout\ <= NOT \registers|Mux56~11_combout\;
\registers|ALT_INV_Mux57~11_combout\ <= NOT \registers|Mux57~11_combout\;

-- Location: IOOBUF_X22_Y0_N19
\pc_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(0),
	devoe => ww_devoe,
	o => ww_pc_out(0));

-- Location: IOOBUF_X24_Y0_N53
\pc_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(1),
	devoe => ww_devoe,
	o => ww_pc_out(1));

-- Location: IOOBUF_X43_Y45_N53
\pc_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(2),
	devoe => ww_devoe,
	o => ww_pc_out(2));

-- Location: IOOBUF_X25_Y0_N36
\pc_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(3),
	devoe => ww_devoe,
	o => ww_pc_out(3));

-- Location: IOOBUF_X40_Y45_N42
\pc_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(4),
	devoe => ww_devoe,
	o => ww_pc_out(4));

-- Location: IOOBUF_X32_Y45_N42
\pc_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(5),
	devoe => ww_devoe,
	o => ww_pc_out(5));

-- Location: IOOBUF_X22_Y45_N2
\pc_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(6),
	devoe => ww_devoe,
	o => ww_pc_out(6));

-- Location: IOOBUF_X18_Y45_N36
\pc_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(7),
	devoe => ww_devoe,
	o => ww_pc_out(7));

-- Location: IOOBUF_X34_Y45_N19
\pc_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(8),
	devoe => ww_devoe,
	o => ww_pc_out(8));

-- Location: IOOBUF_X54_Y19_N22
\pc_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(9),
	devoe => ww_devoe,
	o => ww_pc_out(9));

-- Location: IOOBUF_X34_Y0_N36
\pc_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(10),
	devoe => ww_devoe,
	o => ww_pc_out(10));

-- Location: IOOBUF_X40_Y0_N42
\pc_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(11),
	devoe => ww_devoe,
	o => ww_pc_out(11));

-- Location: IOOBUF_X33_Y0_N76
\pc_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(12),
	devoe => ww_devoe,
	o => ww_pc_out(12));

-- Location: IOOBUF_X14_Y45_N2
\pc_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(13),
	devoe => ww_devoe,
	o => ww_pc_out(13));

-- Location: IOOBUF_X29_Y0_N53
\pc_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(14),
	devoe => ww_devoe,
	o => ww_pc_out(14));

-- Location: IOOBUF_X38_Y0_N53
\pc_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(15),
	devoe => ww_devoe,
	o => ww_pc_out(15));

-- Location: IOOBUF_X38_Y0_N2
\pc_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(16),
	devoe => ww_devoe,
	o => ww_pc_out(16));

-- Location: IOOBUF_X44_Y45_N53
\pc_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(17),
	devoe => ww_devoe,
	o => ww_pc_out(17));

-- Location: IOOBUF_X40_Y0_N59
\pc_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(18),
	devoe => ww_devoe,
	o => ww_pc_out(18));

-- Location: IOOBUF_X43_Y0_N53
\pc_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(19),
	devoe => ww_devoe,
	o => ww_pc_out(19));

-- Location: IOOBUF_X54_Y20_N56
\pc_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(20),
	devoe => ww_devoe,
	o => ww_pc_out(20));

-- Location: IOOBUF_X34_Y45_N36
\pc_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(21),
	devoe => ww_devoe,
	o => ww_pc_out(21));

-- Location: IOOBUF_X23_Y0_N59
\pc_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|ALT_INV_q\(22),
	devoe => ww_devoe,
	o => ww_pc_out(22));

-- Location: IOOBUF_X33_Y0_N93
\pc_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(23),
	devoe => ww_devoe,
	o => ww_pc_out(23));

-- Location: IOOBUF_X22_Y45_N19
\pc_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(24),
	devoe => ww_devoe,
	o => ww_pc_out(24));

-- Location: IOOBUF_X29_Y0_N36
\pc_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(25),
	devoe => ww_devoe,
	o => ww_pc_out(25));

-- Location: IOOBUF_X32_Y45_N76
\pc_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(26),
	devoe => ww_devoe,
	o => ww_pc_out(26));

-- Location: IOOBUF_X52_Y0_N2
\pc_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(27),
	devoe => ww_devoe,
	o => ww_pc_out(27));

-- Location: IOOBUF_X23_Y0_N42
\pc_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(28),
	devoe => ww_devoe,
	o => ww_pc_out(28));

-- Location: IOOBUF_X36_Y0_N2
\pc_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(29),
	devoe => ww_devoe,
	o => ww_pc_out(29));

-- Location: IOOBUF_X40_Y0_N93
\pc_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(30),
	devoe => ww_devoe,
	o => ww_pc_out(30));

-- Location: IOOBUF_X36_Y0_N53
\pc_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \program_counter|q\(31),
	devoe => ww_devoe,
	o => ww_pc_out(31));

-- Location: IOOBUF_X33_Y0_N42
\inst_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_inst_out(0));

-- Location: IOOBUF_X22_Y0_N53
\inst_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_inst_out(1));

-- Location: IOOBUF_X19_Y0_N19
\inst_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_inst_out(2));

-- Location: IOOBUF_X54_Y18_N79
\inst_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_inst_out(3));

-- Location: IOOBUF_X18_Y0_N2
\inst_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_inst_out(4));

-- Location: IOOBUF_X48_Y0_N93
\inst_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_inst_out(5));

-- Location: IOOBUF_X36_Y45_N19
\inst_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_inst_out(6));

-- Location: IOOBUF_X36_Y0_N19
\inst_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_inst_out(7));

-- Location: IOOBUF_X16_Y0_N76
\inst_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_inst_out(8));

-- Location: IOOBUF_X18_Y0_N36
\inst_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_inst_out(9));

-- Location: IOOBUF_X0_Y18_N62
\inst_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_inst_out(10));

-- Location: IOOBUF_X54_Y19_N39
\inst_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_inst_out(11));

-- Location: IOOBUF_X40_Y0_N76
\inst_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_inst_out(12));

-- Location: IOOBUF_X34_Y0_N53
\inst_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_inst_out(13));

-- Location: IOOBUF_X24_Y0_N36
\inst_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_inst_out(14));

-- Location: IOOBUF_X44_Y0_N53
\inst_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_inst_out(15));

-- Location: IOOBUF_X12_Y0_N53
\inst_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_inst_out(16));

-- Location: IOOBUF_X16_Y0_N42
\inst_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_inst_out(17));

-- Location: IOOBUF_X29_Y0_N2
\inst_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_inst_out(18));

-- Location: IOOBUF_X23_Y0_N93
\inst_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_inst_out(19));

-- Location: IOOBUF_X10_Y0_N93
\inst_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_inst_out(20));

-- Location: IOOBUF_X14_Y0_N36
\inst_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_inst_out(21));

-- Location: IOOBUF_X10_Y45_N2
\inst_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_inst_out(22));

-- Location: IOOBUF_X36_Y45_N36
\inst_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_inst_out(23));

-- Location: IOOBUF_X12_Y45_N19
\inst_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_inst_out(24));

-- Location: IOOBUF_X32_Y45_N59
\inst_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_inst_out(25));

-- Location: IOOBUF_X10_Y0_N59
\inst_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_inst_out(26));

-- Location: IOOBUF_X11_Y0_N53
\inst_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_inst_out(27));

-- Location: IOOBUF_X12_Y0_N36
\inst_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_inst_out(28));

-- Location: IOOBUF_X14_Y0_N53
\inst_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_inst_out(29));

-- Location: IOOBUF_X10_Y45_N19
\inst_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_inst_out(30));

-- Location: IOOBUF_X10_Y0_N76
\inst_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_inst_out(31));

-- Location: IOOBUF_X51_Y0_N19
\read_reg1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_read_reg1_out(0));

-- Location: IOOBUF_X22_Y45_N36
\read_reg1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_read_reg1_out(1));

-- Location: IOOBUF_X46_Y45_N93
\read_reg1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_read_reg1_out(2));

-- Location: IOOBUF_X10_Y45_N53
\read_reg1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_read_reg1_out(3));

-- Location: IOOBUF_X38_Y45_N53
\read_reg1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_read_reg1_out(4));

-- Location: IOOBUF_X16_Y0_N59
\read_reg2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_read_reg2_out(0));

-- Location: IOOBUF_X11_Y0_N2
\read_reg2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_read_reg2_out(1));

-- Location: IOOBUF_X25_Y0_N2
\read_reg2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_read_reg2_out(2));

-- Location: IOOBUF_X14_Y0_N19
\read_reg2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_read_reg2_out(3));

-- Location: IOOBUF_X19_Y0_N36
\read_reg2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \instructions|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_read_reg2_out(4));

-- Location: IOOBUF_X0_Y21_N22
\write_reg_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_write_reg_out(0));

-- Location: IOOBUF_X48_Y0_N76
\write_reg_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_write_reg_out(1));

-- Location: IOOBUF_X54_Y21_N5
\write_reg_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_write_reg_out(2));

-- Location: IOOBUF_X18_Y45_N53
\write_reg_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_write_reg_out(3));

-- Location: IOOBUF_X38_Y45_N19
\write_reg_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_write_reg_out(4));

-- Location: IOOBUF_X36_Y45_N2
\read_data1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux31~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(0));

-- Location: IOOBUF_X54_Y14_N79
\read_data1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux30~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(1));

-- Location: IOOBUF_X16_Y45_N93
\read_data1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux29~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(2));

-- Location: IOOBUF_X43_Y0_N19
\read_data1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux28~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(3));

-- Location: IOOBUF_X25_Y0_N19
\read_data1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux27~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(4));

-- Location: IOOBUF_X46_Y0_N2
\read_data1_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux26~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(5));

-- Location: IOOBUF_X0_Y18_N45
\read_data1_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux25~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(6));

-- Location: IOOBUF_X22_Y0_N2
\read_data1_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux24~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(7));

-- Location: IOOBUF_X0_Y19_N56
\read_data1_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux23~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(8));

-- Location: IOOBUF_X14_Y0_N2
\read_data1_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux22~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(9));

-- Location: IOOBUF_X14_Y45_N53
\read_data1_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux21~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(10));

-- Location: IOOBUF_X20_Y45_N53
\read_data1_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux20~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(11));

-- Location: IOOBUF_X54_Y16_N39
\read_data1_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux19~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(12));

-- Location: IOOBUF_X34_Y0_N2
\read_data1_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux18~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(13));

-- Location: IOOBUF_X20_Y45_N36
\read_data1_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux17~8_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(14));

-- Location: IOOBUF_X16_Y45_N59
\read_data1_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux16~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(15));

-- Location: IOOBUF_X16_Y45_N76
\read_data1_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux15~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(16));

-- Location: IOOBUF_X14_Y45_N36
\read_data1_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux14~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(17));

-- Location: IOOBUF_X54_Y16_N22
\read_data1_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux13~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(18));

-- Location: IOOBUF_X22_Y0_N36
\read_data1_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux12~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(19));

-- Location: IOOBUF_X42_Y45_N19
\read_data1_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux11~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(20));

-- Location: IOOBUF_X54_Y19_N5
\read_data1_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux10~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(21));

-- Location: IOOBUF_X20_Y45_N19
\read_data1_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux9~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(22));

-- Location: IOOBUF_X51_Y0_N2
\read_data1_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(23));

-- Location: IOOBUF_X50_Y0_N2
\read_data1_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(24));

-- Location: IOOBUF_X34_Y45_N2
\read_data1_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(25));

-- Location: IOOBUF_X33_Y0_N59
\read_data1_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(26));

-- Location: IOOBUF_X40_Y45_N59
\read_data1_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(27));

-- Location: IOOBUF_X24_Y0_N19
\read_data1_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(28));

-- Location: IOOBUF_X44_Y45_N36
\read_data1_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux2~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(29));

-- Location: IOOBUF_X44_Y0_N19
\read_data1_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(30));

-- Location: IOOBUF_X42_Y45_N53
\read_data1_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux0~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1_out(31));

-- Location: IOOBUF_X18_Y45_N19
\read_data2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux63~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(0));

-- Location: IOOBUF_X36_Y45_N53
\read_data2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux62~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(1));

-- Location: IOOBUF_X18_Y45_N2
\read_data2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux61~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(2));

-- Location: IOOBUF_X48_Y0_N42
\read_data2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux60~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(3));

-- Location: IOOBUF_X54_Y15_N5
\read_data2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux59~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(4));

-- Location: IOOBUF_X16_Y0_N93
\read_data2_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux58~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(5));

-- Location: IOOBUF_X12_Y45_N53
\read_data2_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux57~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(6));

-- Location: IOOBUF_X48_Y45_N53
\read_data2_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux56~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(7));

-- Location: IOOBUF_X19_Y0_N53
\read_data2_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux55~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(8));

-- Location: IOOBUF_X8_Y45_N42
\read_data2_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux54~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(9));

-- Location: IOOBUF_X54_Y20_N5
\read_data2_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux53~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(10));

-- Location: IOOBUF_X50_Y0_N19
\read_data2_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux52~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(11));

-- Location: IOOBUF_X32_Y45_N93
\read_data2_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux51~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(12));

-- Location: IOOBUF_X0_Y21_N56
\read_data2_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux50~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(13));

-- Location: IOOBUF_X52_Y0_N36
\read_data2_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux49~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(14));

-- Location: IOOBUF_X23_Y0_N76
\read_data2_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux48~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(15));

-- Location: IOOBUF_X12_Y45_N2
\read_data2_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux47~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(16));

-- Location: IOOBUF_X14_Y45_N19
\read_data2_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux46~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(17));

-- Location: IOOBUF_X8_Y45_N93
\read_data2_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux45~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(18));

-- Location: IOOBUF_X16_Y45_N42
\read_data2_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux44~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(19));

-- Location: IOOBUF_X44_Y0_N2
\read_data2_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux43~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(20));

-- Location: IOOBUF_X43_Y0_N36
\read_data2_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux42~12_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(21));

-- Location: IOOBUF_X42_Y45_N36
\read_data2_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux41~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(22));

-- Location: IOOBUF_X54_Y17_N56
\read_data2_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux40~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(23));

-- Location: IOOBUF_X46_Y0_N19
\read_data2_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux39~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(24));

-- Location: IOOBUF_X25_Y0_N53
\read_data2_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux38~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(25));

-- Location: IOOBUF_X46_Y0_N36
\read_data2_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux37~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(26));

-- Location: IOOBUF_X43_Y0_N2
\read_data2_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux36~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(27));

-- Location: IOOBUF_X18_Y0_N19
\read_data2_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux35~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(28));

-- Location: IOOBUF_X0_Y18_N79
\read_data2_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux34~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(29));

-- Location: IOOBUF_X22_Y45_N53
\read_data2_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux33~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(30));

-- Location: IOOBUF_X54_Y20_N39
\read_data2_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \registers|Mux32~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2_out(31));

-- Location: IOOBUF_X34_Y45_N53
\write_data_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(0));

-- Location: IOOBUF_X18_Y0_N53
\write_data_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(1));

-- Location: IOOBUF_X54_Y15_N39
\write_data_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(2));

-- Location: IOOBUF_X12_Y45_N36
\write_data_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(3));

-- Location: IOOBUF_X11_Y0_N36
\write_data_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(4));

-- Location: IOOBUF_X54_Y16_N5
\write_data_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(5));

-- Location: IOOBUF_X0_Y20_N22
\write_data_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(6));

-- Location: IOOBUF_X8_Y45_N59
\write_data_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(7));

-- Location: IOOBUF_X0_Y19_N39
\write_data_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(8));

-- Location: IOOBUF_X12_Y0_N2
\write_data_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[9]~52_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(9));

-- Location: IOOBUF_X11_Y0_N19
\write_data_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[10]~48_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(10));

-- Location: IOOBUF_X8_Y45_N76
\write_data_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[11]~44_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(11));

-- Location: IOOBUF_X54_Y14_N45
\write_data_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[12]~40_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(12));

-- Location: IOOBUF_X0_Y20_N39
\write_data_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[13]~36_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(13));

-- Location: IOOBUF_X0_Y19_N22
\write_data_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[14]~32_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(14));

-- Location: IOOBUF_X0_Y20_N56
\write_data_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[15]~28_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(15));

-- Location: IOOBUF_X0_Y20_N5
\write_data_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[16]~9_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(16));

-- Location: IOOBUF_X54_Y21_N22
\write_data_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[17]~10_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(17));

-- Location: IOOBUF_X36_Y0_N36
\write_data_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[18]~11_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(18));

-- Location: IOOBUF_X0_Y18_N96
\write_data_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[19]~12_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(19));

-- Location: IOOBUF_X0_Y21_N39
\write_data_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[20]~13_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(20));

-- Location: IOOBUF_X54_Y14_N62
\write_data_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[21]~14_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(21));

-- Location: IOOBUF_X10_Y0_N42
\write_data_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[22]~15_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(22));

-- Location: IOOBUF_X34_Y0_N19
\write_data_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[23]~16_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(23));

-- Location: IOOBUF_X44_Y45_N2
\write_data_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[24]~17_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(24));

-- Location: IOOBUF_X19_Y0_N2
\write_data_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[25]~18_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(25));

-- Location: IOOBUF_X38_Y0_N19
\write_data_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[26]~19_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(26));

-- Location: IOOBUF_X38_Y0_N36
\write_data_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[27]~20_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(27));

-- Location: IOOBUF_X54_Y21_N39
\write_data_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[28]~21_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(28));

-- Location: IOOBUF_X54_Y15_N22
\write_data_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[29]~22_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(29));

-- Location: IOOBUF_X0_Y21_N5
\write_data_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[30]~24_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(30));

-- Location: IOOBUF_X0_Y19_N5
\write_data_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeData[31]~23_combout\,
	devoe => ww_devoe,
	o => ww_write_data_out(31));

-- Location: IOOBUF_X44_Y0_N36
\branch_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_branch~1_combout\,
	devoe => ww_devoe,
	o => ww_branch_out);

-- Location: IOOBUF_X24_Y0_N2
\jump_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \isJump~0_combout\,
	devoe => ww_devoe,
	o => ww_jump_out);

-- Location: IOOBUF_X12_Y0_N19
\bneo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controller|Bne~0_combout\,
	devoe => ww_devoe,
	o => ww_bneo);

-- Location: IOOBUF_X43_Y45_N36
\beqo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \controller|Beq~0_combout\,
	devoe => ww_devoe,
	o => ww_beqo);

-- Location: IOIBUF_X54_Y18_N44
\slow_clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slow_clk,
	o => \slow_clk~input_o\);

-- Location: CLKCTRL_G10
\slow_clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \slow_clk~input_o\,
	outclk => \slow_clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X29_Y0_N18
\fast_clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fast_clk,
	o => \fast_clk~input_o\);

-- Location: CLKCTRL_G2
\fast_clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \fast_clk~input_o\,
	outclk => \fast_clk~inputCLKENA0_outclk\);

-- Location: LABCELL_X31_Y18_N0
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \program_counter|q\(2) ) + ( VCC ) + ( !VCC ))
-- \Add1~2\ = CARRY(( \program_counter|q\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(2),
	cin => GND,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X31_Y18_N3
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \program_counter|q\(3) ) + ( GND ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( \program_counter|q\(3) ) + ( GND ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(3),
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X31_Y18_N6
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \program_counter|q\(4) ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \program_counter|q\(4) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \program_counter|ALT_INV_q\(4),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X31_Y18_N9
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \program_counter|q\(5) ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( \program_counter|q\(5) ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(5),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: M10K_X22_Y17_N0
\instructions|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00DEADBEEF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001817823003421000F003C01000000024970230001816822002001000F000249602200012D580600012D500400000D484200000DB880002E560032000251A82B002A540032000251982A003612003000016D8825000C1000100003E000080020100020000810001200142FFFFD00200100030021EF000100102F0001002001000200102F0003002001000300316FFFFF00016D702400016C682100256CFFFF00240B000200212AFFEC00210900120000004020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test0.mif",
	init_file_layout => "port_a",
	logical_ram_name => "InstructionMemory:instructions|altsyncram:altsyncram_component|altsyncram_0v14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fast_clk~inputCLKENA0_outclk\,
	portaaddr => \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y18_N12
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \program_counter|q\(6) ) + ( GND ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( \program_counter|q\(6) ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(6),
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X31_Y18_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \program_counter|q\(7) ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( \program_counter|q\(7) ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(7),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X29_Y18_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \Add1~1_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(0) ) + ( !VCC ))
-- \Add0~2\ = CARRY(( \Add1~1_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ALT_INV_Add1~1_sumout\,
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X29_Y18_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(1) ) + ( \Add1~5_sumout\ ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(1) ) + ( \Add1~5_sumout\ ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add1~5_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X29_Y18_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \Add1~9_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(2) ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \Add1~9_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(2) ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \ALT_INV_Add1~9_sumout\,
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: LABCELL_X29_Y18_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(3) ) + ( \Add1~13_sumout\ ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(3) ) + ( \Add1~13_sumout\ ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add1~13_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: LABCELL_X29_Y18_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \Add1~17_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(4) ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \Add1~17_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(4) ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ALT_INV_Add1~17_sumout\,
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: LABCELL_X29_Y18_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(5) ) + ( \Add1~21_sumout\ ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(5) ) + ( \Add1~21_sumout\ ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \ALT_INV_Add1~21_sumout\,
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: LABCELL_X21_Y18_N42
\controller|ALUsrc~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUsrc~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(29) & ( \instructions|altsyncram_component|auto_generated|q_a\(26) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(28) & (\instructions|altsyncram_component|auto_generated|q_a\(27) & \instructions|altsyncram_component|auto_generated|q_a\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \controller|ALUsrc~2_combout\);

-- Location: MLABCELL_X23_Y19_N48
\controller|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux1~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(1) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(0) & ((!\instructions|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(0) & (!\instructions|altsyncram_component|auto_generated|q_a\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010000010101111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \controller|Mux1~0_combout\);

-- Location: MLABCELL_X23_Y19_N45
\controller|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux5~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( !\instructions|altsyncram_component|auto_generated|q_a\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|Mux5~0_combout\);

-- Location: LABCELL_X21_Y19_N39
\controller|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux5~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(29) & ( (\instructions|altsyncram_component|auto_generated|q_a\(27) & (!\instructions|altsyncram_component|auto_generated|q_a\(26) $ 
-- (\instructions|altsyncram_component|auto_generated|q_a\(28)))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(29) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(27) & 
-- \instructions|altsyncram_component|auto_generated|q_a\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \controller|Mux5~1_combout\);

-- Location: MLABCELL_X23_Y19_N30
\controller|ALUControl[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[2]~7_combout\ = ( \controller|Mux5~0_combout\ & ( \controller|Mux5~1_combout\ & ( (!\controller|Equal0~0_combout\) # ((\controller|Mux1~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(4) & 
-- \instructions|altsyncram_component|auto_generated|q_a\(5)))) ) ) ) # ( !\controller|Mux5~0_combout\ & ( \controller|Mux5~1_combout\ & ( (\controller|Mux1~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(4) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(5) & \controller|Equal0~0_combout\))) ) ) ) # ( \controller|Mux5~0_combout\ & ( !\controller|Mux5~1_combout\ & ( (\controller|Mux1~0_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(4) & (\instructions|altsyncram_component|auto_generated|q_a\(5) & \controller|Equal0~0_combout\))) ) ) ) # ( !\controller|Mux5~0_combout\ & ( !\controller|Mux5~1_combout\ & ( 
-- (\controller|Mux1~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(4) & (\instructions|altsyncram_component|auto_generated|q_a\(5) & \controller|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux1~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \controller|ALT_INV_Equal0~0_combout\,
	datae => \controller|ALT_INV_Mux5~0_combout\,
	dataf => \controller|ALT_INV_Mux5~1_combout\,
	combout => \controller|ALUControl[2]~7_combout\);

-- Location: MLABCELL_X23_Y19_N0
\controller|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux0~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(1) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(0) & (!\instructions|altsyncram_component|auto_generated|q_a\(5))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(0) & (\instructions|altsyncram_component|auto_generated|q_a\(5) & \instructions|altsyncram_component|auto_generated|q_a\(2))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(1) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(0) & !\instructions|altsyncram_component|auto_generated|q_a\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101001011010000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \controller|Mux0~0_combout\);

-- Location: MLABCELL_X23_Y19_N36
\controller|ALUControl[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[3]~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(28) & ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( (\instructions|altsyncram_component|auto_generated|q_a\(27) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(29) & (!\instructions|altsyncram_component|auto_generated|q_a\(31) & \instructions|altsyncram_component|auto_generated|q_a\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|ALUControl[3]~2_combout\);

-- Location: MLABCELL_X23_Y19_N54
\controller|ALUControl[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[3]~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(3) & ( \controller|ALUControl[3]~2_combout\ ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(3) & ( 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(4) & (\controller|Equal0~0_combout\ & \controller|Mux0~0_combout\))) # (\controller|ALUControl[3]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux0~0_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~2_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \controller|ALUControl[3]~3_combout\);

-- Location: MLABCELL_X23_Y19_N42
\controller|ALUControl[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[1]~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(29) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(28) & (!\instructions|altsyncram_component|auto_generated|q_a\(31) $ 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(26) & \instructions|altsyncram_component|auto_generated|q_a\(27)))))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(29) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(31) & ((!\instructions|altsyncram_component|auto_generated|q_a\(28) $ (!\instructions|altsyncram_component|auto_generated|q_a\(27))))) # (\instructions|altsyncram_component|auto_generated|q_a\(31) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(26) & (!\instructions|altsyncram_component|auto_generated|q_a\(28) & \instructions|altsyncram_component|auto_generated|q_a\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010110000000010101011000010100000100100001010000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \controller|ALUControl[1]~5_combout\);

-- Location: MLABCELL_X23_Y19_N21
\controller|ALUControl[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[1]~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(1) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(5) & (!\instructions|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(0) & \instructions|altsyncram_component|auto_generated|q_a\(2)))) # (\instructions|altsyncram_component|auto_generated|q_a\(5) & (!\instructions|altsyncram_component|auto_generated|q_a\(2) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(3)) # (!\instructions|altsyncram_component|auto_generated|q_a\(0))))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(1) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(5) & (!\instructions|altsyncram_component|auto_generated|q_a\(0) & (!\instructions|altsyncram_component|auto_generated|q_a\(3) $ (!\instructions|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(5) & (!\instructions|altsyncram_component|auto_generated|q_a\(3) & ((!\instructions|altsyncram_component|auto_generated|q_a\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010010000000011001001000000001010100100000000101010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \controller|ALUControl[1]~4_combout\);

-- Location: MLABCELL_X23_Y19_N57
\controller|ALUControl[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[1]~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(30) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(4) & (\controller|Equal0~0_combout\ & \controller|ALUControl[1]~4_combout\)) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(4) & (\controller|Equal0~0_combout\ & \controller|ALUControl[1]~4_combout\))) # (\controller|ALUControl[1]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111000011110010111100000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_ALUControl[1]~5_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~4_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|ALUControl[1]~6_combout\);

-- Location: LABCELL_X24_Y19_N3
\mainALU|Mux158~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux158~1_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( \controller|ALUControl[1]~6_combout\ ) ) # ( \controller|ALUControl[3]~3_combout\ & ( !\controller|ALUControl[1]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux158~1_combout\);

-- Location: MLABCELL_X23_Y19_N3
\controller|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux7~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(26) & ( (\instructions|altsyncram_component|auto_generated|q_a\(28) & \instructions|altsyncram_component|auto_generated|q_a\(29)) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(26) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(28) & (\instructions|altsyncram_component|auto_generated|q_a\(29) & \instructions|altsyncram_component|auto_generated|q_a\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \controller|Mux7~0_combout\);

-- Location: MLABCELL_X23_Y19_N18
\controller|ALUControl[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[0]~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(1) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(0) & ((!\instructions|altsyncram_component|auto_generated|q_a\(5) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(3))) # (\instructions|altsyncram_component|auto_generated|q_a\(5) & (\instructions|altsyncram_component|auto_generated|q_a\(3) & !\instructions|altsyncram_component|auto_generated|q_a\(2))))) ) ) # 
-- ( !\instructions|altsyncram_component|auto_generated|q_a\(1) & ( (\instructions|altsyncram_component|auto_generated|q_a\(5) & (!\instructions|altsyncram_component|auto_generated|q_a\(3) & (\instructions|altsyncram_component|auto_generated|q_a\(0) & 
-- \instructions|altsyncram_component|auto_generated|q_a\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010010010000100000001001000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \controller|ALUControl[0]~0_combout\);

-- Location: MLABCELL_X23_Y19_N12
\controller|ALUControl[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUControl[0]~1_combout\ = ( \controller|Mux5~0_combout\ & ( \controller|ALUControl[0]~0_combout\ & ( (!\controller|Equal0~0_combout\ & (\controller|Mux7~0_combout\)) # (\controller|Equal0~0_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( !\controller|Mux5~0_combout\ & ( \controller|ALUControl[0]~0_combout\ & ( (\controller|Equal0~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(4)) ) ) ) # ( 
-- \controller|Mux5~0_combout\ & ( !\controller|ALUControl[0]~0_combout\ & ( (!\controller|Equal0~0_combout\ & \controller|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000110011000000000011111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux7~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \controller|ALT_INV_Mux5~0_combout\,
	dataf => \controller|ALT_INV_ALUControl[0]~0_combout\,
	combout => \controller|ALUControl[0]~1_combout\);

-- Location: LABCELL_X19_Y20_N0
\registers|registers[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[4][2]~feeder_combout\);

-- Location: IOIBUF_X54_Y18_N61
\resetn~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_resetn,
	o => \resetn~input_o\);

-- Location: CLKCTRL_G8
\resetn~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \resetn~input_o\,
	outclk => \resetn~inputCLKENA0_outclk\);

-- Location: LABCELL_X26_Y18_N15
\writeReg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[1]~1_combout\ = ( \controller|Jal~0_combout\ ) # ( !\controller|Jal~0_combout\ & ( (!\controller|Equal0~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\controller|Equal0~0_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \controller|ALT_INV_Equal0~0_combout\,
	dataf => \controller|ALT_INV_Jal~0_combout\,
	combout => \writeReg[1]~1_combout\);

-- Location: LABCELL_X21_Y18_N24
\controller|RegWrite~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|RegWrite~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(27) & ( \instructions|altsyncram_component|auto_generated|q_a\(28) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(31) & (\instructions|altsyncram_component|auto_generated|q_a\(29) & \instructions|altsyncram_component|auto_generated|q_a\(26)))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(27) & ( \instructions|altsyncram_component|auto_generated|q_a\(28) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(30) & (!\instructions|altsyncram_component|auto_generated|q_a\(31) & 
-- \instructions|altsyncram_component|auto_generated|q_a\(29))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(27) & ( !\instructions|altsyncram_component|auto_generated|q_a\(28) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(30) & ((!\instructions|altsyncram_component|auto_generated|q_a\(29) & ((\instructions|altsyncram_component|auto_generated|q_a\(26)))) # (\instructions|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(31) & !\instructions|altsyncram_component|auto_generated|q_a\(26))))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(27) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(28) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(30) & (!\instructions|altsyncram_component|auto_generated|q_a\(31) & ((!\instructions|altsyncram_component|auto_generated|q_a\(26)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000000010001010000000001000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \controller|RegWrite~0_combout\);

-- Location: LABCELL_X24_Y22_N12
\writeReg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[4]~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(15) & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\controller|Equal0~0_combout\)) # (\controller|Jal~0_combout\) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(15) & ( ((!\controller|Equal0~0_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(20))) # (\controller|Jal~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \writeReg[4]~4_combout\);

-- Location: LABCELL_X24_Y22_N48
\writeReg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[3]~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(14) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \instructions|altsyncram_component|auto_generated|q_a\(14) & ( (\controller|Jal~0_combout\) # (\controller|Equal0~0_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(14) & ( (!\controller|Equal0~0_combout\) # (\controller|Jal~0_combout\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(14) & ( \controller|Jal~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111100001111111100001111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \controller|ALT_INV_Jal~0_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \writeReg[3]~3_combout\);

-- Location: MLABCELL_X23_Y22_N33
\writeReg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[0]~0_combout\ = ( \controller|Jal~0_combout\ ) # ( !\controller|Jal~0_combout\ & ( (!\controller|Equal0~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\controller|Equal0~0_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \controller|ALT_INV_Equal0~0_combout\,
	dataf => \controller|ALT_INV_Jal~0_combout\,
	combout => \writeReg[0]~0_combout\);

-- Location: LABCELL_X24_Y22_N15
\writeReg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[2]~2_combout\ = ( \controller|Equal0~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(13)) # (\controller|Jal~0_combout\) ) ) # ( !\controller|Equal0~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\controller|Jal~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \controller|ALT_INV_Equal0~0_combout\,
	combout => \writeReg[2]~2_combout\);

-- Location: MLABCELL_X23_Y25_N42
\registers|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~24_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[2]~2_combout\ & ( (!\writeReg[1]~1_combout\ & (\controller|RegWrite~0_combout\ & (!\writeReg[4]~4_combout\ & !\writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~24_combout\);

-- Location: FF_X19_Y20_N2
\registers|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][2]~q\);

-- Location: LABCELL_X19_Y20_N30
\registers|registers[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[6][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N39
\registers|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~26_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[1]~1_combout\ & ( (!\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (!\writeReg[4]~4_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \registers|Decoder0~26_combout\);

-- Location: FF_X19_Y20_N32
\registers|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][2]~q\);

-- Location: LABCELL_X26_Y23_N24
\registers|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~25_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[0]~0_combout\ & ( (\controller|RegWrite~0_combout\ & (!\writeReg[1]~1_combout\ & (!\writeReg[3]~3_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_RegWrite~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~25_combout\);

-- Location: FF_X19_Y16_N35
\registers|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][2]~q\);

-- Location: LABCELL_X24_Y22_N33
\registers|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~27_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[2]~2_combout\ & ( (!\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & (\writeReg[0]~0_combout\ & \controller|RegWrite~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \controller|ALT_INV_RegWrite~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~27_combout\);

-- Location: FF_X17_Y19_N38
\registers|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][2]~q\);

-- Location: LABCELL_X17_Y19_N27
\registers|Mux61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][2]~q\,
	datab => \registers|ALT_INV_registers[6][2]~q\,
	datac => \registers|ALT_INV_registers[5][2]~q\,
	datad => \registers|ALT_INV_registers[7][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux61~7_combout\);

-- Location: MLABCELL_X23_Y25_N45
\registers|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~29_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[0]~0_combout\ & ( (!\writeReg[1]~1_combout\ & (\controller|RegWrite~0_combout\ & (!\writeReg[3]~3_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~29_combout\);

-- Location: FF_X20_Y16_N38
\registers|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][2]~q\);

-- Location: LABCELL_X26_Y23_N0
\registers|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~30_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[1]~1_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \registers|Decoder0~30_combout\);

-- Location: FF_X20_Y16_N44
\registers|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][2]~q\);

-- Location: MLABCELL_X23_Y25_N54
\registers|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~31_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[4]~4_combout\ & ( (\writeReg[1]~1_combout\ & (\controller|RegWrite~0_combout\ & (!\writeReg[2]~2_combout\ & !\writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \registers|Decoder0~31_combout\);

-- Location: FF_X20_Y16_N11
\registers|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][2]~q\);

-- Location: LABCELL_X26_Y23_N18
\registers|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~28_combout\ = ( !\writeReg[4]~4_combout\ & ( !\writeReg[1]~1_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \registers|Decoder0~28_combout\);

-- Location: FF_X20_Y13_N35
\registers|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][2]~q\);

-- Location: LABCELL_X20_Y16_N45
\registers|Mux61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][2]~q\,
	datab => \registers|ALT_INV_registers[2][2]~q\,
	datac => \registers|ALT_INV_registers[3][2]~q\,
	datad => \registers|ALT_INV_registers[0][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux61~8_combout\);

-- Location: MLABCELL_X23_Y25_N36
\registers|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~20_combout\ = ( !\writeReg[1]~1_combout\ & ( \writeReg[3]~3_combout\ & ( (!\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[2]~2_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \registers|Decoder0~20_combout\);

-- Location: FF_X21_Y13_N47
\registers|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][2]~q\);

-- Location: MLABCELL_X23_Y25_N27
\registers|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~23_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[1]~1_combout\ & ( (\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[3]~3_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \registers|Decoder0~23_combout\);

-- Location: FF_X21_Y13_N59
\registers|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][2]~q\);

-- Location: LABCELL_X24_Y22_N39
\registers|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~21_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[0]~0_combout\ & ( (!\writeReg[1]~1_combout\ & (\writeReg[2]~2_combout\ & (\writeReg[3]~3_combout\ & \controller|RegWrite~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \controller|ALT_INV_RegWrite~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~21_combout\);

-- Location: FF_X21_Y13_N5
\registers|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][2]~q\);

-- Location: LABCELL_X21_Y13_N6
\registers|Mux61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~6_combout\ = ( \registers|registers[13][2]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[14][2]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[15][2]~q\))) ) ) ) # ( !\registers|registers[13][2]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[14][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[15][2]~q\))) ) ) ) # ( \registers|registers[13][2]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[12][2]~q\) ) ) ) # ( !\registers|registers[13][2]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[12][2]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][2]~q\,
	datab => \registers|ALT_INV_registers[12][2]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[15][2]~q\,
	datae => \registers|ALT_INV_registers[13][2]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux61~6_combout\);

-- Location: LABCELL_X16_Y19_N33
\registers|Mux61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~9_combout\ = ( \registers|Mux61~8_combout\ & ( \registers|Mux61~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux61~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\registers|Mux61~8_combout\ & ( \registers|Mux61~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|Mux61~7_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux61~8_combout\ & ( !\registers|Mux61~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux61~7_combout\)))) ) ) ) # ( !\registers|Mux61~8_combout\ & ( !\registers|Mux61~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux61~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100000000100000011001000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_Mux61~7_combout\,
	datae => \registers|ALT_INV_Mux61~8_combout\,
	dataf => \registers|ALT_INV_Mux61~6_combout\,
	combout => \registers|Mux61~9_combout\);

-- Location: LABCELL_X20_Y17_N12
\controller|ALUsrc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUsrc~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(28) & ( \instructions|altsyncram_component|auto_generated|q_a\(31) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(30) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(26) & \instructions|altsyncram_component|auto_generated|q_a\(27))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(28) & ( !\instructions|altsyncram_component|auto_generated|q_a\(31) 
-- & ( (\instructions|altsyncram_component|auto_generated|q_a\(29) & (!\instructions|altsyncram_component|auto_generated|q_a\(30) & ((!\instructions|altsyncram_component|auto_generated|q_a\(27)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(26))))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(28) & ( !\instructions|altsyncram_component|auto_generated|q_a\(31) & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(29) & (!\instructions|altsyncram_component|auto_generated|q_a\(30) & ((!\instructions|altsyncram_component|auto_generated|q_a\(26)) # (!\instructions|altsyncram_component|auto_generated|q_a\(27))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000000010001000000010000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \controller|ALUsrc~0_combout\);

-- Location: LABCELL_X19_Y24_N21
\registers|registers[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[8][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N30
\registers|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~16_combout\ = ( !\writeReg[2]~2_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[4]~4_combout\ & (\writeReg[3]~3_combout\ & (!\writeReg[1]~1_combout\ & \controller|RegWrite~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \controller|ALT_INV_RegWrite~0_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~16_combout\);

-- Location: FF_X19_Y24_N23
\registers|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][2]~q\);

-- Location: LABCELL_X20_Y24_N24
\registers|registers[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[9][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N51
\registers|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~17_combout\ = ( \writeReg[3]~3_combout\ & ( \writeReg[0]~0_combout\ & ( (!\writeReg[2]~2_combout\ & (!\writeReg[4]~4_combout\ & (\controller|RegWrite~0_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~17_combout\);

-- Location: FF_X20_Y24_N25
\registers|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][2]~q\);

-- Location: LABCELL_X19_Y24_N48
\registers|registers[11][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[11][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N6
\registers|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~19_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[2]~2_combout\ & ( (!\writeReg[4]~4_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[1]~1_combout\ & \writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~19_combout\);

-- Location: FF_X19_Y24_N50
\registers|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][2]~q\);

-- Location: LABCELL_X19_Y24_N42
\registers|registers[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[10][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N0
\registers|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~18_combout\ = ( \writeReg[1]~1_combout\ & ( !\writeReg[4]~4_combout\ & ( (!\writeReg[2]~2_combout\ & (\writeReg[3]~3_combout\ & (!\writeReg[0]~0_combout\ & \controller|RegWrite~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \controller|ALT_INV_RegWrite~0_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \registers|Decoder0~18_combout\);

-- Location: FF_X19_Y24_N44
\registers|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][2]~q\);

-- Location: LABCELL_X19_Y24_N54
\registers|Mux61~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][2]~q\,
	datab => \registers|ALT_INV_registers[9][2]~q\,
	datac => \registers|ALT_INV_registers[11][2]~q\,
	datad => \registers|ALT_INV_registers[10][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux61~11_combout\);

-- Location: LABCELL_X16_Y21_N0
\registers|Mux61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~5_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux61~11_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux61~11_combout\,
	combout => \registers|Mux61~5_combout\);

-- Location: LABCELL_X24_Y22_N0
\registers|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~10_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[1]~1_combout\ & (\writeReg[4]~4_combout\ & (\controller|RegWrite~0_combout\ & !\writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \registers|Decoder0~10_combout\);

-- Location: FF_X16_Y19_N44
\registers|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][2]~q\);

-- Location: LABCELL_X26_Y23_N48
\registers|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~11_combout\ = ( \writeReg[4]~4_combout\ & ( \writeReg[1]~1_combout\ & ( (\controller|RegWrite~0_combout\ & (!\writeReg[0]~0_combout\ & (\writeReg[3]~3_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_RegWrite~0_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \registers|Decoder0~11_combout\);

-- Location: FF_X16_Y19_N38
\registers|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][2]~q\);

-- Location: MLABCELL_X23_Y25_N57
\registers|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~8_combout\ = ( \writeReg[4]~4_combout\ & ( !\writeReg[0]~0_combout\ & ( (\writeReg[1]~1_combout\ & (\controller|RegWrite~0_combout\ & (!\writeReg[3]~3_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~8_combout\);

-- Location: FF_X17_Y13_N29
\registers|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][2]~q\);

-- Location: LABCELL_X24_Y22_N3
\registers|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~9_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[2]~2_combout\ & ( (\writeReg[1]~1_combout\ & (\writeReg[4]~4_combout\ & (!\writeReg[0]~0_combout\ & \controller|RegWrite~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \controller|ALT_INV_RegWrite~0_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~9_combout\);

-- Location: FF_X16_Y19_N32
\registers|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][2]~q\);

-- Location: LABCELL_X16_Y19_N39
\registers|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~2_combout\ = ( \registers|registers[18][2]~q\ & ( \registers|registers[22][2]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[26][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][2]~q\)))) ) ) ) # ( !\registers|registers[18][2]~q\ & ( \registers|registers[22][2]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & (\registers|registers[26][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][2]~q\))))) ) ) ) # ( \registers|registers[18][2]~q\ & ( !\registers|registers[22][2]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & (\registers|registers[26][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][2]~q\))))) ) ) ) # ( !\registers|registers[18][2]~q\ & ( !\registers|registers[22][2]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[30][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[26][2]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[30][2]~q\,
	datae => \registers|ALT_INV_registers[18][2]~q\,
	dataf => \registers|ALT_INV_registers[22][2]~q\,
	combout => \registers|Mux61~2_combout\);

-- Location: LABCELL_X17_Y20_N33
\registers|registers[28][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[28][2]~feeder_combout\);

-- Location: LABCELL_X24_Y22_N36
\registers|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~3_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[4]~4_combout\ & ( (!\writeReg[1]~1_combout\ & (\writeReg[2]~2_combout\ & (\controller|RegWrite~0_combout\ & \writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \registers|Decoder0~3_combout\);

-- Location: FF_X17_Y20_N35
\registers|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][2]~q\);

-- Location: LABCELL_X24_Y22_N6
\registers|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~1_combout\ = ( !\writeReg[0]~0_combout\ & ( \controller|RegWrite~0_combout\ & ( (\writeReg[4]~4_combout\ & (\writeReg[2]~2_combout\ & (!\writeReg[3]~3_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \controller|ALT_INV_RegWrite~0_combout\,
	combout => \registers|Decoder0~1_combout\);

-- Location: FF_X18_Y19_N56
\registers|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][2]~q\);

-- Location: MLABCELL_X23_Y25_N3
\registers|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~2_combout\ = ( \writeReg[4]~4_combout\ & ( !\writeReg[1]~1_combout\ & ( (!\writeReg[2]~2_combout\ & (\writeReg[3]~3_combout\ & (\controller|RegWrite~0_combout\ & !\writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \registers|Decoder0~2_combout\);

-- Location: FF_X17_Y14_N11
\registers|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][2]~q\);

-- Location: LABCELL_X24_Y22_N24
\registers|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~0_combout\ = ( \controller|RegWrite~0_combout\ & ( !\writeReg[2]~2_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[0]~0_combout\ & (!\writeReg[1]~1_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \controller|ALT_INV_RegWrite~0_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~0_combout\);

-- Location: FF_X18_Y19_N26
\registers|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][2]~q\);

-- Location: LABCELL_X17_Y20_N42
\registers|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][2]~q\,
	datab => \registers|ALT_INV_registers[20][2]~q\,
	datac => \registers|ALT_INV_registers[24][2]~q\,
	datad => \registers|ALT_INV_registers[16][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux61~0_combout\);

-- Location: LABCELL_X17_Y20_N3
\registers|registers[29][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[29][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N24
\registers|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~7_combout\ = ( !\writeReg[1]~1_combout\ & ( \writeReg[4]~4_combout\ & ( (\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[2]~2_combout\ & \writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \registers|Decoder0~7_combout\);

-- Location: FF_X17_Y20_N5
\registers|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][2]~q\);

-- Location: LABCELL_X17_Y20_N57
\registers|registers[21][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[21][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[21][2]~feeder_combout\);

-- Location: LABCELL_X24_Y22_N21
\registers|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~5_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[2]~2_combout\ & ( (!\writeReg[1]~1_combout\ & (\writeReg[4]~4_combout\ & (\writeReg[0]~0_combout\ & \controller|RegWrite~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \controller|ALT_INV_RegWrite~0_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~5_combout\);

-- Location: FF_X17_Y20_N59
\registers|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[21][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][2]~q\);

-- Location: LABCELL_X24_Y22_N18
\registers|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~6_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[3]~3_combout\ & ( (!\writeReg[1]~1_combout\ & (\writeReg[4]~4_combout\ & (\controller|RegWrite~0_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \registers|Decoder0~6_combout\);

-- Location: FF_X18_Y14_N32
\registers|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][2]~q\);

-- Location: MLABCELL_X18_Y13_N30
\registers|registers[17][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[17][2]~feeder_combout\);

-- Location: MLABCELL_X23_Y25_N18
\registers|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~4_combout\ = ( \writeReg[4]~4_combout\ & ( !\writeReg[2]~2_combout\ & ( (\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (!\writeReg[1]~1_combout\ & !\writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~4_combout\);

-- Location: FF_X18_Y13_N32
\registers|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][2]~q\);

-- Location: LABCELL_X17_Y20_N6
\registers|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[17][2]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[21][2]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[29][2]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[17][2]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[25][2]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[17][2]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[21][2]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[29][2]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[17][2]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[25][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][2]~q\,
	datab => \registers|ALT_INV_registers[21][2]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[25][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[17][2]~q\,
	combout => \registers|Mux61~1_combout\);

-- Location: LABCELL_X7_Y15_N0
\registers|registers[19][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[19][2]~feeder_combout\);

-- Location: LABCELL_X24_Y22_N30
\registers|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~12_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[4]~4_combout\ & ( (!\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & (\controller|RegWrite~0_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \registers|Decoder0~12_combout\);

-- Location: FF_X7_Y15_N2
\registers|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][2]~q\);

-- Location: MLABCELL_X23_Y25_N15
\registers|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~14_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[2]~2_combout\ & ( (\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[4]~4_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~14_combout\);

-- Location: FF_X18_Y14_N20
\registers|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][2]~q\);

-- Location: LABCELL_X7_Y15_N33
\registers|registers[31][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][2]~feeder_combout\ = ( \writeData[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[2]~2_combout\,
	combout => \registers|registers[31][2]~feeder_combout\);

-- Location: LABCELL_X26_Y23_N54
\registers|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~15_combout\ = ( \writeReg[4]~4_combout\ & ( \writeReg[2]~2_combout\ & ( (\writeReg[3]~3_combout\ & (\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \controller|ALT_INV_RegWrite~0_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \registers|Decoder0~15_combout\);

-- Location: FF_X7_Y15_N35
\registers|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][2]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][2]~q\);

-- Location: MLABCELL_X23_Y25_N12
\registers|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~13_combout\ = ( \writeReg[2]~2_combout\ & ( !\writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[1]~1_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \registers|Decoder0~13_combout\);

-- Location: FF_X14_Y21_N35
\registers|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][2]~q\);

-- Location: LABCELL_X7_Y15_N51
\registers|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~3_combout\ = ( \registers|registers[23][2]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][2]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][2]~q\))) ) ) ) # ( !\registers|registers[23][2]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][2]~q\))) ) ) ) # ( \registers|registers[23][2]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[19][2]~q\) ) ) ) # ( !\registers|registers[23][2]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[19][2]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][2]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_registers[27][2]~q\,
	datad => \registers|ALT_INV_registers[31][2]~q\,
	datae => \registers|ALT_INV_registers[23][2]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux61~3_combout\);

-- Location: LABCELL_X16_Y19_N48
\registers|Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~4_combout\ = ( \registers|Mux61~1_combout\ & ( \registers|Mux61~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux61~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux61~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux61~1_combout\ & ( \registers|Mux61~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|Mux61~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # 
-- (\registers|Mux61~2_combout\))) ) ) ) # ( \registers|Mux61~1_combout\ & ( !\registers|Mux61~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux61~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux61~2_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( 
-- !\registers|Mux61~1_combout\ & ( !\registers|Mux61~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux61~0_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux61~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux61~2_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_Mux61~0_combout\,
	datae => \registers|ALT_INV_Mux61~1_combout\,
	dataf => \registers|ALT_INV_Mux61~3_combout\,
	combout => \registers|Mux61~4_combout\);

-- Location: LABCELL_X16_Y19_N12
\ALUbaseInput[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[2]~25_combout\ = ( \registers|Mux61~5_combout\ & ( \registers|Mux61~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( !\registers|Mux61~5_combout\ & ( 
-- \registers|Mux61~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\registers|Mux61~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|ALUsrc~0_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( \registers|Mux61~5_combout\ & ( !\registers|Mux61~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( 
-- !\registers|Mux61~5_combout\ & ( !\registers|Mux61~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux61~9_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux61~9_combout\,
	datad => \controller|ALT_INV_ALUsrc~0_combout\,
	datae => \registers|ALT_INV_Mux61~5_combout\,
	dataf => \registers|ALT_INV_Mux61~4_combout\,
	combout => \ALUbaseInput[2]~25_combout\);

-- Location: LABCELL_X21_Y19_N6
\controller|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux5~2_combout\ = ( \controller|Mux5~0_combout\ & ( \controller|Mux5~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controller|ALT_INV_Mux5~1_combout\,
	dataf => \controller|ALT_INV_Mux5~0_combout\,
	combout => \controller|Mux5~2_combout\);

-- Location: MLABCELL_X23_Y17_N33
\controller|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux1~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(5) & ( \controller|Mux1~0_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \controller|ALT_INV_Mux1~0_combout\,
	combout => \controller|Mux1~1_combout\);

-- Location: LABCELL_X26_Y17_N6
\mainALU|Mux156~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~6_combout\ = ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[3]~3_combout\ $ (\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[0]~1_combout\) ) ) # ( !\controller|ALUControl[2]~7_combout\ & ( 
-- ((!\controller|ALUControl[1]~6_combout\) # (\controller|ALUControl[3]~3_combout\)) # (\controller|ALUControl[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011111111110011001111111111001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[2]~7_combout\,
	combout => \mainALU|Mux156~6_combout\);

-- Location: MLABCELL_X23_Y13_N12
\mainALU|Mux155~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~5_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( \controller|ALUControl[1]~6_combout\ & ( !\controller|ALUControl[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux155~5_combout\);

-- Location: LABCELL_X26_Y18_N45
\mainALU|Mux155~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~2_combout\ = ( \controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[2]~7_combout\) # ((!\controller|ALUControl[1]~6_combout\ & !\controller|ALUControl[0]~1_combout\)) ) ) # ( !\controller|ALUControl[3]~3_combout\ & ( 
-- (!\controller|ALUControl[1]~6_combout\ & (\controller|ALUControl[0]~1_combout\ & !\controller|ALUControl[2]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000111111111010000000001010000000001111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	combout => \mainALU|Mux155~2_combout\);

-- Location: LABCELL_X20_Y16_N27
\mainALU|Mux155~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~1_combout\ = ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (!\controller|ALUControl[1]~6_combout\ & \controller|ALUControl[3]~3_combout\)) ) ) # ( !\controller|ALUControl[2]~7_combout\ & ( 
-- ((!\controller|ALUControl[0]~1_combout\ & !\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111111101000001111111100000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[2]~7_combout\,
	combout => \mainALU|Mux155~1_combout\);

-- Location: LABCELL_X20_Y16_N21
\mainALU|Mux155~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~10_combout\ = ( \mainALU|Mux156~6_combout\ & ( (\mainALU|Mux155~2_combout\ & \mainALU|Mux155~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mainALU|ALT_INV_Mux155~2_combout\,
	datad => \mainALU|ALT_INV_Mux155~1_combout\,
	dataf => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \mainALU|Mux155~10_combout\);

-- Location: MLABCELL_X9_Y20_N54
\controller|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Equal10~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(27) & ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(28) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(29) & (\instructions|altsyncram_component|auto_generated|q_a\(26) & \instructions|altsyncram_component|auto_generated|q_a\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|Equal10~0_combout\);

-- Location: MLABCELL_X23_Y13_N54
\mainALU|Mux156~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~7_combout\ = ( \controller|ALUControl[3]~3_combout\ & ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & !\controller|ALUControl[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[2]~7_combout\,
	combout => \mainALU|Mux156~7_combout\);

-- Location: FF_X17_Y13_N41
\registers|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][7]~q\);

-- Location: FF_X16_Y16_N26
\registers|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][7]~q\);

-- Location: FF_X17_Y13_N56
\registers|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][7]~q\);

-- Location: FF_X17_Y13_N17
\registers|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][7]~q\);

-- Location: LABCELL_X17_Y13_N57
\registers|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~2_combout\ = ( \registers|registers[30][7]~q\ & ( \registers|registers[26][7]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[18][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[22][7]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\registers|registers[30][7]~q\ & ( \registers|registers[26][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\registers|registers[18][7]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[22][7]~q\)))) ) ) ) # ( \registers|registers[30][7]~q\ & ( !\registers|registers[26][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[18][7]~q\ & (!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\registers|registers[22][7]~q\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\registers|registers[30][7]~q\ & ( !\registers|registers[26][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[18][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[22][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[18][7]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[22][7]~q\,
	datae => \registers|ALT_INV_registers[30][7]~q\,
	dataf => \registers|ALT_INV_registers[26][7]~q\,
	combout => \registers|Mux56~2_combout\);

-- Location: FF_X18_Y14_N5
\registers|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][7]~q\);

-- Location: LABCELL_X16_Y18_N6
\registers|registers[31][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[31][7]~feeder_combout\);

-- Location: FF_X16_Y18_N8
\registers|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][7]~q\);

-- Location: LABCELL_X17_Y12_N12
\registers|registers[23][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[23][7]~feeder_combout\);

-- Location: FF_X17_Y12_N14
\registers|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][7]~q\);

-- Location: LABCELL_X17_Y12_N39
\registers|registers[19][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[19][7]~feeder_combout\);

-- Location: FF_X17_Y12_N41
\registers|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][7]~q\);

-- Location: LABCELL_X17_Y12_N33
\registers|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[19][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][7]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[19][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[23][7]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[19][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][7]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[19][7]~q\ & ( (\registers|registers[23][7]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][7]~q\,
	datab => \registers|ALT_INV_registers[31][7]~q\,
	datac => \registers|ALT_INV_registers[23][7]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_registers[19][7]~q\,
	combout => \registers|Mux56~3_combout\);

-- Location: LABCELL_X14_Y12_N36
\registers|registers[17][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[17][7]~feeder_combout\);

-- Location: FF_X14_Y12_N38
\registers|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][7]~q\);

-- Location: FF_X18_Y14_N41
\registers|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][7]~q\);

-- Location: FF_X16_Y12_N56
\registers|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][7]~q\);

-- Location: LABCELL_X17_Y12_N48
\registers|registers[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[21][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[21][7]~feeder_combout\);

-- Location: FF_X17_Y12_N50
\registers|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[21][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][7]~q\);

-- Location: LABCELL_X17_Y12_N45
\registers|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[29][7]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[17][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[25][7]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[21][7]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[29][7]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[21][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[17][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[25][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][7]~q\,
	datab => \registers|ALT_INV_registers[25][7]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[29][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[21][7]~q\,
	combout => \registers|Mux56~1_combout\);

-- Location: FF_X16_Y21_N59
\registers|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][7]~q\);

-- Location: FF_X16_Y21_N44
\registers|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][7]~q\);

-- Location: FF_X16_Y21_N29
\registers|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][7]~q\);

-- Location: FF_X14_Y20_N47
\registers|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][7]~q\);

-- Location: LABCELL_X16_Y21_N15
\registers|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~0_combout\ = ( \registers|registers[16][7]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[20][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[28][7]~q\))) ) ) ) # ( !\registers|registers[16][7]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[20][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[28][7]~q\))) ) ) ) # ( \registers|registers[16][7]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[24][7]~q\) ) ) ) # ( !\registers|registers[16][7]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[24][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[24][7]~q\,
	datac => \registers|ALT_INV_registers[20][7]~q\,
	datad => \registers|ALT_INV_registers[28][7]~q\,
	datae => \registers|ALT_INV_registers[16][7]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux56~0_combout\);

-- Location: LABCELL_X17_Y13_N30
\registers|Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~4_combout\ = ( \registers|Mux56~1_combout\ & ( \registers|Mux56~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux56~2_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux56~3_combout\)))) ) ) ) # ( !\registers|Mux56~1_combout\ & ( \registers|Mux56~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux56~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux56~3_combout\))))) ) ) ) # ( \registers|Mux56~1_combout\ & ( !\registers|Mux56~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux56~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux56~3_combout\))))) ) ) ) # ( !\registers|Mux56~1_combout\ & ( !\registers|Mux56~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux56~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux56~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux56~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_Mux56~3_combout\,
	datae => \registers|ALT_INV_Mux56~1_combout\,
	dataf => \registers|ALT_INV_Mux56~0_combout\,
	combout => \registers|Mux56~4_combout\);

-- Location: FF_X13_Y21_N17
\registers|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][7]~q\);

-- Location: FF_X13_Y21_N44
\registers|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][7]~q\);

-- Location: LABCELL_X14_Y23_N18
\registers|registers[10][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[10][7]~feeder_combout\);

-- Location: FF_X14_Y23_N20
\registers|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][7]~q\);

-- Location: MLABCELL_X13_Y21_N3
\registers|Mux56~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][7]~q\,
	datab => \registers|ALT_INV_registers[8][7]~q\,
	datac => \registers|ALT_INV_registers[9][7]~q\,
	datad => \registers|ALT_INV_registers[10][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux56~11_combout\);

-- Location: LABCELL_X17_Y13_N51
\registers|Mux56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|Mux56~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_Mux56~11_combout\,
	combout => \registers|Mux56~5_combout\);

-- Location: FF_X17_Y17_N26
\registers|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][7]~q\);

-- Location: FF_X17_Y17_N44
\registers|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][7]~q\);

-- Location: FF_X19_Y19_N20
\registers|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][7]~q\);

-- Location: FF_X17_Y17_N56
\registers|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][7]~q\);

-- Location: LABCELL_X17_Y17_N57
\registers|Mux56~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][7]~q\,
	datab => \registers|ALT_INV_registers[6][7]~q\,
	datac => \registers|ALT_INV_registers[4][7]~q\,
	datad => \registers|ALT_INV_registers[5][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux56~7_combout\);

-- Location: FF_X23_Y13_N50
\registers|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][7]~q\);

-- Location: FF_X23_Y13_N47
\registers|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][7]~q\);

-- Location: FF_X23_Y13_N8
\registers|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][7]~q\);

-- Location: MLABCELL_X23_Y25_N9
\registers|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Decoder0~22_combout\ = ( \writeReg[2]~2_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[4]~4_combout\ & (\controller|RegWrite~0_combout\ & (\writeReg[3]~3_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \controller|ALT_INV_RegWrite~0_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \registers|Decoder0~22_combout\);

-- Location: FF_X24_Y16_N26
\registers|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][7]~q\);

-- Location: MLABCELL_X23_Y13_N18
\registers|Mux56~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~6_combout\ = ( \registers|registers[14][7]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[13][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[15][7]~q\))) ) ) ) # ( !\registers|registers[14][7]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[13][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[15][7]~q\))) ) ) ) # ( \registers|registers[14][7]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[12][7]~q\) ) ) ) # ( !\registers|registers[14][7]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[12][7]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][7]~q\,
	datab => \registers|ALT_INV_registers[12][7]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[15][7]~q\,
	datae => \registers|ALT_INV_registers[14][7]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux56~6_combout\);

-- Location: FF_X24_Y18_N50
\registers|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][7]~q\);

-- Location: FF_X24_Y18_N38
\registers|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][7]~q\);

-- Location: FF_X24_Y18_N2
\registers|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][7]~q\);

-- Location: MLABCELL_X13_Y12_N6
\registers|registers[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][7]~feeder_combout\ = ( \writeData[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[7]~7_combout\,
	combout => \registers|registers[0][7]~feeder_combout\);

-- Location: FF_X13_Y12_N8
\registers|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][7]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][7]~q\);

-- Location: LABCELL_X24_Y18_N3
\registers|Mux56~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[0][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[1][7]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[3][7]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[0][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[2][7]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[0][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[1][7]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[3][7]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[0][7]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|registers[2][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][7]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_registers[2][7]~q\,
	datad => \registers|ALT_INV_registers[1][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[0][7]~q\,
	combout => \registers|Mux56~8_combout\);

-- Location: LABCELL_X17_Y13_N12
\registers|Mux56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~9_combout\ = ( \registers|Mux56~6_combout\ & ( \registers|Mux56~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux56~7_combout\))))) ) ) ) # ( 
-- !\registers|Mux56~6_combout\ & ( \registers|Mux56~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\registers|Mux56~7_combout\)))) ) ) ) # ( \registers|Mux56~6_combout\ & ( !\registers|Mux56~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux56~7_combout\)))) ) ) ) # ( !\registers|Mux56~6_combout\ & ( !\registers|Mux56~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux56~7_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000100010010001100000000001000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux56~7_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux56~6_combout\,
	dataf => \registers|ALT_INV_Mux56~8_combout\,
	combout => \registers|Mux56~9_combout\);

-- Location: LABCELL_X17_Y13_N42
\ALUbaseInput[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[7]~14_combout\ = ( \registers|Mux56~5_combout\ & ( \registers|Mux56~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\registers|Mux56~5_combout\ & ( 
-- \registers|Mux56~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( \registers|Mux56~5_combout\ & ( !\registers|Mux56~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\registers|Mux56~5_combout\ & ( !\registers|Mux56~9_combout\ & ( (!\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\registers|Mux56~4_combout\)))) # (\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \registers|ALT_INV_Mux56~4_combout\,
	datae => \registers|ALT_INV_Mux56~5_combout\,
	dataf => \registers|ALT_INV_Mux56~9_combout\,
	combout => \ALUbaseInput[7]~14_combout\);

-- Location: FF_X13_Y17_N44
\registers|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][6]~q\);

-- Location: LABCELL_X7_Y17_N36
\registers|registers[18][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][6]~feeder_combout\ = ( \writeData[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[6]~6_combout\,
	combout => \registers|registers[18][6]~feeder_combout\);

-- Location: FF_X7_Y17_N38
\registers|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][6]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][6]~q\);

-- Location: FF_X13_Y17_N38
\registers|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][6]~q\);

-- Location: FF_X13_Y17_N32
\registers|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][6]~q\);

-- Location: MLABCELL_X13_Y17_N45
\registers|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~2_combout\ = ( \registers|registers[22][6]~q\ & ( \registers|registers[26][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|registers[18][6]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|registers[30][6]~q\)))) ) ) ) # ( 
-- !\registers|registers[22][6]~q\ & ( \registers|registers[26][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[18][6]~q\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|registers[30][6]~q\)))) ) ) ) # ( \registers|registers[22][6]~q\ & ( !\registers|registers[26][6]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|registers[18][6]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[30][6]~q\))) ) ) ) # ( !\registers|registers[22][6]~q\ & ( !\registers|registers[26][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[18][6]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[30][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_registers[30][6]~q\,
	datad => \registers|ALT_INV_registers[18][6]~q\,
	datae => \registers|ALT_INV_registers[22][6]~q\,
	dataf => \registers|ALT_INV_registers[26][6]~q\,
	combout => \registers|Mux25~2_combout\);

-- Location: FF_X14_Y18_N47
\registers|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][6]~q\);

-- Location: FF_X14_Y18_N56
\registers|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][6]~q\);

-- Location: FF_X14_Y18_N8
\registers|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][6]~q\);

-- Location: MLABCELL_X13_Y17_N54
\registers|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][6]~q\,
	datab => \registers|ALT_INV_registers[20][6]~q\,
	datac => \registers|ALT_INV_registers[28][6]~q\,
	datad => \registers|ALT_INV_registers[16][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux25~0_combout\);

-- Location: FF_X9_Y17_N11
\registers|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][6]~q\);

-- Location: FF_X9_Y18_N8
\registers|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][6]~q\);

-- Location: FF_X9_Y17_N47
\registers|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][6]~q\);

-- Location: FF_X9_Y17_N32
\registers|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][6]~q\);

-- Location: MLABCELL_X9_Y18_N9
\registers|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][6]~q\,
	datab => \registers|ALT_INV_registers[29][6]~q\,
	datac => \registers|ALT_INV_registers[17][6]~q\,
	datad => \registers|ALT_INV_registers[21][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux25~1_combout\);

-- Location: FF_X12_Y16_N38
\registers|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][6]~q\);

-- Location: FF_X12_Y16_N17
\registers|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][6]~q\);

-- Location: FF_X10_Y17_N11
\registers|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][6]~q\);

-- Location: FF_X12_Y16_N50
\registers|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][6]~q\);

-- Location: LABCELL_X12_Y16_N3
\registers|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][6]~q\,
	datab => \registers|ALT_INV_registers[27][6]~q\,
	datac => \registers|ALT_INV_registers[19][6]~q\,
	datad => \registers|ALT_INV_registers[23][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux25~3_combout\);

-- Location: MLABCELL_X13_Y17_N33
\registers|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~9_combout\ = ( \registers|Mux25~1_combout\ & ( \registers|Mux25~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux25~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (\registers|Mux25~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|Mux25~1_combout\ & ( \registers|Mux25~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux25~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux25~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( \registers|Mux25~1_combout\ & ( !\registers|Mux25~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux25~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux25~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( !\registers|Mux25~1_combout\ & ( !\registers|Mux25~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux25~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux25~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux25~2_combout\,
	datad => \registers|ALT_INV_Mux25~0_combout\,
	datae => \registers|ALT_INV_Mux25~1_combout\,
	dataf => \registers|ALT_INV_Mux25~3_combout\,
	combout => \registers|Mux25~9_combout\);

-- Location: FF_X7_Y16_N17
\registers|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][6]~q\);

-- Location: FF_X10_Y17_N5
\registers|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][6]~q\);

-- Location: FF_X7_Y16_N5
\registers|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][6]~q\);

-- Location: FF_X7_Y16_N32
\registers|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][6]~q\);

-- Location: LABCELL_X10_Y17_N42
\registers|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][6]~q\,
	datab => \registers|ALT_INV_registers[15][6]~q\,
	datac => \registers|ALT_INV_registers[14][6]~q\,
	datad => \registers|ALT_INV_registers[13][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux25~5_combout\);

-- Location: FF_X14_Y14_N23
\registers|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][6]~q\);

-- Location: FF_X14_Y13_N26
\registers|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][6]~q\);

-- Location: FF_X14_Y14_N38
\registers|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][6]~q\);

-- Location: FF_X14_Y14_N11
\registers|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][6]~q\);

-- Location: LABCELL_X14_Y13_N27
\registers|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][6]~q\,
	datab => \registers|ALT_INV_registers[11][6]~q\,
	datac => \registers|ALT_INV_registers[9][6]~q\,
	datad => \registers|ALT_INV_registers[10][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux25~4_combout\);

-- Location: FF_X10_Y18_N56
\registers|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][6]~q\);

-- Location: FF_X13_Y14_N8
\registers|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][6]~q\);

-- Location: FF_X13_Y14_N53
\registers|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][6]~q\);

-- Location: FF_X13_Y14_N41
\registers|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][6]~q\);

-- Location: LABCELL_X10_Y18_N57
\registers|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][6]~q\,
	datab => \registers|ALT_INV_registers[5][6]~q\,
	datac => \registers|ALT_INV_registers[4][6]~q\,
	datad => \registers|ALT_INV_registers[6][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux25~6_combout\);

-- Location: FF_X13_Y20_N38
\registers|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][6]~q\);

-- Location: FF_X13_Y20_N32
\registers|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][6]~q\);

-- Location: FF_X13_Y20_N44
\registers|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][6]~q\);

-- Location: FF_X10_Y16_N32
\registers|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][6]~q\);

-- Location: MLABCELL_X13_Y20_N45
\registers|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][6]~q\,
	datab => \registers|ALT_INV_registers[0][6]~q\,
	datac => \registers|ALT_INV_registers[2][6]~q\,
	datad => \registers|ALT_INV_registers[3][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux25~7_combout\);

-- Location: LABCELL_X10_Y18_N24
\registers|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~10_combout\ = ( \registers|Mux25~6_combout\ & ( \registers|Mux25~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (!\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\registers|Mux25~6_combout\ & ( \registers|Mux25~7_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( \registers|Mux25~6_combout\ & ( !\registers|Mux25~7_combout\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) $ (!\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\registers|Mux25~6_combout\ & ( !\registers|Mux25~7_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111000011111111000000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_Mux25~6_combout\,
	dataf => \registers|ALT_INV_Mux25~7_combout\,
	combout => \registers|Mux25~10_combout\);

-- Location: MLABCELL_X13_Y17_N24
\registers|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux25~8_combout\ = ( \registers|Mux25~4_combout\ & ( \registers|Mux25~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux25~9_combout\) ) ) ) # ( !\registers|Mux25~4_combout\ & ( 
-- \registers|Mux25~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux25~9_combout\))) 
-- ) ) ) # ( \registers|Mux25~4_combout\ & ( !\registers|Mux25~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux25~5_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux25~9_combout\)))) ) ) ) # ( !\registers|Mux25~4_combout\ & ( !\registers|Mux25~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux25~5_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux25~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux25~9_combout\,
	datad => \registers|ALT_INV_Mux25~5_combout\,
	datae => \registers|ALT_INV_Mux25~4_combout\,
	dataf => \registers|ALT_INV_Mux25~10_combout\,
	combout => \registers|Mux25~8_combout\);

-- Location: FF_X14_Y14_N14
\registers|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][5]~q\);

-- Location: FF_X14_Y14_N50
\registers|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][5]~q\);

-- Location: FF_X14_Y14_N8
\registers|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][5]~q\);

-- Location: LABCELL_X12_Y13_N21
\registers|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~4_combout\ = ( \registers|registers[10][5]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[9][5]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[11][5]~q\)) ) ) ) # ( !\registers|registers[10][5]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[9][5]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[11][5]~q\)) ) ) ) # ( \registers|registers[10][5]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[8][5]~q\) ) ) ) # ( !\registers|registers[10][5]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[8][5]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][5]~q\,
	datab => \registers|ALT_INV_registers[8][5]~q\,
	datac => \registers|ALT_INV_registers[9][5]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[10][5]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux26~4_combout\);

-- Location: FF_X16_Y13_N26
\registers|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][5]~q\);

-- Location: FF_X7_Y16_N8
\registers|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][5]~q\);

-- Location: FF_X7_Y16_N44
\registers|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][5]~q\);

-- Location: FF_X7_Y16_N38
\registers|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][5]~q\);

-- Location: LABCELL_X16_Y13_N45
\registers|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][5]~q\,
	datab => \registers|ALT_INV_registers[14][5]~q\,
	datac => \registers|ALT_INV_registers[12][5]~q\,
	datad => \registers|ALT_INV_registers[13][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux26~5_combout\);

-- Location: FF_X16_Y14_N20
\registers|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][5]~q\);

-- Location: FF_X16_Y13_N8
\registers|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][5]~q\);

-- Location: FF_X16_Y14_N53
\registers|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][5]~q\);

-- Location: LABCELL_X12_Y14_N0
\registers|registers[3][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][5]~feeder_combout\ = ( \writeData[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[5]~5_combout\,
	combout => \registers|registers[3][5]~feeder_combout\);

-- Location: FF_X12_Y14_N2
\registers|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][5]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][5]~q\);

-- Location: LABCELL_X16_Y13_N21
\registers|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][5]~q\,
	datab => \registers|ALT_INV_registers[2][5]~q\,
	datac => \registers|ALT_INV_registers[0][5]~q\,
	datad => \registers|ALT_INV_registers[3][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux26~7_combout\);

-- Location: FF_X13_Y14_N56
\registers|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][5]~q\);

-- Location: FF_X16_Y13_N59
\registers|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][5]~q\);

-- Location: FF_X13_Y14_N29
\registers|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][5]~q\);

-- Location: FF_X13_Y14_N23
\registers|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][5]~q\);

-- Location: LABCELL_X16_Y13_N54
\registers|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][5]~q\,
	datab => \registers|ALT_INV_registers[7][5]~q\,
	datac => \registers|ALT_INV_registers[6][5]~q\,
	datad => \registers|ALT_INV_registers[4][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux26~6_combout\);

-- Location: LABCELL_X16_Y14_N54
\registers|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~10_combout\ = ( \registers|Mux26~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux26~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) # ( !\registers|Mux26~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|Mux26~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000001011010111110100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux26~7_combout\,
	dataf => \registers|ALT_INV_Mux26~6_combout\,
	combout => \registers|Mux26~10_combout\);

-- Location: FF_X10_Y14_N2
\registers|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][5]~q\);

-- Location: FF_X10_Y14_N44
\registers|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][5]~q\);

-- Location: FF_X14_Y17_N25
\registers|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][5]~q\);

-- Location: FF_X10_Y14_N38
\registers|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][5]~q\);

-- Location: LABCELL_X10_Y14_N45
\registers|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][5]~q\,
	datab => \registers|ALT_INV_registers[30][5]~q\,
	datac => \registers|ALT_INV_registers[18][5]~q\,
	datad => \registers|ALT_INV_registers[26][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux26~2_combout\);

-- Location: FF_X14_Y18_N32
\registers|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][5]~q\);

-- Location: LABCELL_X12_Y14_N12
\registers|registers[28][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][5]~feeder_combout\ = ( \writeData[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[5]~5_combout\,
	combout => \registers|registers[28][5]~feeder_combout\);

-- Location: FF_X12_Y14_N14
\registers|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][5]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][5]~q\);

-- Location: FF_X14_Y18_N50
\registers|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][5]~q\);

-- Location: FF_X14_Y18_N26
\registers|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][5]~q\);

-- Location: LABCELL_X12_Y14_N6
\registers|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][5]~q\,
	datab => \registers|ALT_INV_registers[28][5]~q\,
	datac => \registers|ALT_INV_registers[20][5]~q\,
	datad => \registers|ALT_INV_registers[16][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux26~0_combout\);

-- Location: FF_X14_Y15_N26
\registers|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][5]~q\);

-- Location: FF_X14_Y15_N59
\registers|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][5]~q\);

-- Location: FF_X14_Y15_N2
\registers|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][5]~q\);

-- Location: LABCELL_X10_Y17_N12
\registers|registers[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][5]~feeder_combout\ = ( \writeData[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[5]~5_combout\,
	combout => \registers|registers[19][5]~feeder_combout\);

-- Location: FF_X10_Y17_N14
\registers|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][5]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][5]~q\);

-- Location: LABCELL_X14_Y15_N54
\registers|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][5]~q\,
	datab => \registers|ALT_INV_registers[27][5]~q\,
	datac => \registers|ALT_INV_registers[23][5]~q\,
	datad => \registers|ALT_INV_registers[19][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux26~3_combout\);

-- Location: FF_X9_Y17_N56
\registers|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][5]~q\);

-- Location: FF_X9_Y17_N38
\registers|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][5]~q\);

-- Location: MLABCELL_X9_Y18_N12
\registers|registers[29][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][5]~feeder_combout\ = ( \writeData[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[5]~5_combout\,
	combout => \registers|registers[29][5]~feeder_combout\);

-- Location: FF_X9_Y18_N14
\registers|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][5]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][5]~q\);

-- Location: FF_X9_Y17_N8
\registers|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][5]~q\);

-- Location: MLABCELL_X9_Y18_N57
\registers|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][5]~q\,
	datab => \registers|ALT_INV_registers[21][5]~q\,
	datac => \registers|ALT_INV_registers[29][5]~q\,
	datad => \registers|ALT_INV_registers[25][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux26~1_combout\);

-- Location: LABCELL_X16_Y14_N24
\registers|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~9_combout\ = ( \registers|Mux26~3_combout\ & ( \registers|Mux26~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux26~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (\registers|Mux26~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|Mux26~3_combout\ & ( \registers|Mux26~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\registers|Mux26~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|Mux26~2_combout\))) ) ) ) # ( \registers|Mux26~3_combout\ & ( !\registers|Mux26~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|Mux26~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux26~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\registers|Mux26~3_combout\ & ( 
-- !\registers|Mux26~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux26~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (\registers|Mux26~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_Mux26~2_combout\,
	datad => \registers|ALT_INV_Mux26~0_combout\,
	datae => \registers|ALT_INV_Mux26~3_combout\,
	dataf => \registers|ALT_INV_Mux26~1_combout\,
	combout => \registers|Mux26~9_combout\);

-- Location: LABCELL_X16_Y14_N12
\registers|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux26~8_combout\ = ( \registers|Mux26~10_combout\ & ( \registers|Mux26~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((\registers|Mux26~4_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(25))) 
-- ) ) ) # ( !\registers|Mux26~10_combout\ & ( \registers|Mux26~9_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux26~5_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- \registers|Mux26~10_combout\ & ( !\registers|Mux26~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux26~4_combout\))) ) ) ) # ( 
-- !\registers|Mux26~10_combout\ & ( !\registers|Mux26~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux26~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100011001000110000110011011101111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux26~4_combout\,
	datad => \registers|ALT_INV_Mux26~5_combout\,
	datae => \registers|ALT_INV_Mux26~10_combout\,
	dataf => \registers|ALT_INV_Mux26~9_combout\,
	combout => \registers|Mux26~8_combout\);

-- Location: MLABCELL_X9_Y15_N21
\registers|registers[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[9][4]~feeder_combout\);

-- Location: FF_X9_Y15_N23
\registers|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][4]~q\);

-- Location: FF_X19_Y18_N53
\registers|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][4]~q\);

-- Location: MLABCELL_X9_Y15_N51
\registers|registers[11][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[11][4]~feeder_combout\);

-- Location: FF_X9_Y15_N53
\registers|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][4]~q\);

-- Location: FF_X19_Y18_N38
\registers|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][4]~q\);

-- Location: MLABCELL_X9_Y15_N57
\registers|Mux59~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~11_combout\ = ( \registers|registers[8][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[10][4]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[11][4]~q\))) ) ) ) # ( !\registers|registers[8][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[10][4]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[11][4]~q\))) ) ) ) # ( \registers|registers[8][4]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[9][4]~q\) ) ) ) # ( !\registers|registers[8][4]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[9][4]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][4]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_registers[10][4]~q\,
	datad => \registers|ALT_INV_registers[11][4]~q\,
	datae => \registers|ALT_INV_registers[8][4]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux59~11_combout\);

-- Location: LABCELL_X16_Y15_N45
\registers|Mux59~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~5_combout\ = ( \registers|Mux59~11_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & !\instructions|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_Mux59~11_combout\,
	combout => \registers|Mux59~5_combout\);

-- Location: FF_X16_Y19_N53
\registers|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][4]~q\);

-- Location: FF_X16_Y19_N26
\registers|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][4]~q\);

-- Location: FF_X14_Y17_N20
\registers|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][4]~q\);

-- Location: FF_X16_Y19_N20
\registers|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][4]~q\);

-- Location: LABCELL_X16_Y19_N27
\registers|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][4]~q\,
	datab => \registers|ALT_INV_registers[22][4]~q\,
	datac => \registers|ALT_INV_registers[18][4]~q\,
	datad => \registers|ALT_INV_registers[30][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux59~2_combout\);

-- Location: FF_X19_Y14_N44
\registers|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][4]~q\);

-- Location: FF_X19_Y14_N17
\registers|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][4]~q\);

-- Location: FF_X19_Y14_N38
\registers|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][4]~q\);

-- Location: FF_X19_Y19_N26
\registers|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][4]~q\);

-- Location: LABCELL_X19_Y14_N45
\registers|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~1_combout\ = ( \registers|registers[25][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[29][4]~q\) ) ) ) # ( 
-- !\registers|registers[25][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[29][4]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[25][4]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[17][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[21][4]~q\)) ) ) ) # ( !\registers|registers[25][4]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[17][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[21][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][4]~q\,
	datab => \registers|ALT_INV_registers[29][4]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[17][4]~q\,
	datae => \registers|ALT_INV_registers[25][4]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux59~1_combout\);

-- Location: FF_X10_Y15_N17
\registers|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][4]~q\);

-- Location: LABCELL_X10_Y15_N9
\registers|registers[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[24][4]~feeder_combout\);

-- Location: FF_X10_Y15_N11
\registers|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][4]~q\);

-- Location: LABCELL_X10_Y15_N42
\registers|registers[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[20][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[20][4]~feeder_combout\);

-- Location: FF_X10_Y15_N44
\registers|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[20][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][4]~q\);

-- Location: LABCELL_X16_Y18_N54
\registers|registers[28][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[28][4]~feeder_combout\);

-- Location: FF_X16_Y18_N56
\registers|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][4]~q\);

-- Location: LABCELL_X10_Y15_N33
\registers|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][4]~q\,
	datab => \registers|ALT_INV_registers[24][4]~q\,
	datac => \registers|ALT_INV_registers[20][4]~q\,
	datad => \registers|ALT_INV_registers[28][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux59~0_combout\);

-- Location: LABCELL_X14_Y21_N36
\registers|registers[23][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[23][4]~feeder_combout\);

-- Location: FF_X14_Y21_N38
\registers|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][4]~q\);

-- Location: FF_X14_Y17_N35
\registers|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][4]~q\);

-- Location: LABCELL_X16_Y18_N39
\registers|registers[31][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[31][4]~feeder_combout\);

-- Location: FF_X16_Y18_N41
\registers|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][4]~q\);

-- Location: LABCELL_X14_Y21_N24
\registers|registers[27][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[27][4]~feeder_combout\);

-- Location: FF_X14_Y21_N26
\registers|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][4]~q\);

-- Location: LABCELL_X14_Y21_N21
\registers|Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[23][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[27][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][4]~q\,
	datab => \registers|ALT_INV_registers[19][4]~q\,
	datac => \registers|ALT_INV_registers[31][4]~q\,
	datad => \registers|ALT_INV_registers[27][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux59~3_combout\);

-- Location: LABCELL_X16_Y15_N27
\registers|Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~4_combout\ = ( \registers|Mux59~0_combout\ & ( \registers|Mux59~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|Mux59~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux59~1_combout\)))) ) ) ) # ( !\registers|Mux59~0_combout\ & ( 
-- \registers|Mux59~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux59~2_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux59~1_combout\)))) ) ) ) # ( \registers|Mux59~0_combout\ & ( !\registers|Mux59~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|Mux59~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux59~1_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\registers|Mux59~0_combout\ & ( !\registers|Mux59~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux59~2_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux59~1_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux59~2_combout\,
	datac => \registers|ALT_INV_Mux59~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_Mux59~0_combout\,
	dataf => \registers|ALT_INV_Mux59~3_combout\,
	combout => \registers|Mux59~4_combout\);

-- Location: FF_X19_Y18_N8
\registers|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][4]~q\);

-- Location: LABCELL_X6_Y15_N51
\registers|registers[12][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[12][4]~feeder_combout\);

-- Location: FF_X6_Y15_N52
\registers|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][4]~q\);

-- Location: LABCELL_X12_Y15_N30
\registers|registers[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[13][4]~feeder_combout\);

-- Location: FF_X12_Y15_N32
\registers|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][4]~q\);

-- Location: LABCELL_X12_Y15_N57
\registers|Mux59~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][4]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[14][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[15][4]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][4]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[12][4]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[13][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[14][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[15][4]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[13][4]~q\ & ( (\registers|registers[12][4]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][4]~q\,
	datab => \registers|ALT_INV_registers[12][4]~q\,
	datac => \registers|ALT_INV_registers[14][4]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[13][4]~q\,
	combout => \registers|Mux59~6_combout\);

-- Location: LABCELL_X12_Y15_N3
\registers|registers[5][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[5][4]~feeder_combout\);

-- Location: FF_X12_Y15_N5
\registers|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][4]~q\);

-- Location: FF_X19_Y20_N5
\registers|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][4]~q\);

-- Location: FF_X19_Y20_N38
\registers|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][4]~q\);

-- Location: FF_X19_Y20_N35
\registers|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][4]~q\);

-- Location: LABCELL_X12_Y15_N18
\registers|Mux59~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][4]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[7][4]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][4]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][4]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[6][4]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[7][4]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[6][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_registers[5][4]~q\,
	datac => \registers|ALT_INV_registers[4][4]~q\,
	datad => \registers|ALT_INV_registers[7][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[6][4]~q\,
	combout => \registers|Mux59~7_combout\);

-- Location: FF_X13_Y20_N50
\registers|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][4]~q\);

-- Location: FF_X13_Y20_N20
\registers|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][4]~q\);

-- Location: FF_X13_Y20_N11
\registers|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][4]~q\);

-- Location: MLABCELL_X13_Y15_N24
\registers|registers[3][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[3][4]~feeder_combout\);

-- Location: FF_X13_Y15_N26
\registers|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][4]~q\);

-- Location: MLABCELL_X13_Y20_N51
\registers|Mux59~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][4]~q\,
	datab => \registers|ALT_INV_registers[2][4]~q\,
	datac => \registers|ALT_INV_registers[0][4]~q\,
	datad => \registers|ALT_INV_registers[3][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux59~8_combout\);

-- Location: LABCELL_X12_Y15_N9
\registers|Mux59~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~9_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux59~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|Mux59~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux59~6_combout\)))) 
-- ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( !\registers|Mux59~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|Mux59~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux59~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000000000000010001001110011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \registers|ALT_INV_Mux59~6_combout\,
	datad => \registers|ALT_INV_Mux59~7_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux59~8_combout\,
	combout => \registers|Mux59~9_combout\);

-- Location: LABCELL_X16_Y15_N54
\ALUbaseInput[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[4]~21_combout\ = ( \registers|Mux59~4_combout\ & ( \registers|Mux59~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(4)) ) ) ) # ( !\registers|Mux59~4_combout\ & ( 
-- \registers|Mux59~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(4)) ) ) ) # ( \registers|Mux59~4_combout\ & ( !\registers|Mux59~9_combout\ & ( (!\controller|ALUsrc~0_combout\ & 
-- (((\registers|Mux59~5_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)))) # (\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(4))))) ) ) ) # ( !\registers|Mux59~4_combout\ & ( 
-- !\registers|Mux59~9_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux59~5_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001001111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \registers|ALT_INV_Mux59~5_combout\,
	datae => \registers|ALT_INV_Mux59~4_combout\,
	dataf => \registers|ALT_INV_Mux59~9_combout\,
	combout => \ALUbaseInput[4]~21_combout\);

-- Location: MLABCELL_X28_Y22_N24
\registers|registers[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[10][3]~feeder_combout\);

-- Location: FF_X28_Y22_N26
\registers|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][3]~q\);

-- Location: FF_X23_Y20_N32
\registers|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][3]~q\);

-- Location: FF_X13_Y21_N23
\registers|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][3]~q\);

-- Location: FF_X13_Y21_N11
\registers|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][3]~q\);

-- Location: MLABCELL_X23_Y20_N36
\registers|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~4_combout\ = ( \registers|registers[9][3]~q\ & ( \registers|registers[8][3]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|registers[10][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[11][3]~q\)))) ) ) ) # ( !\registers|registers[9][3]~q\ & ( \registers|registers[8][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\registers|registers[10][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[11][3]~q\))))) ) ) ) # ( \registers|registers[9][3]~q\ & ( !\registers|registers[8][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\registers|registers[10][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[11][3]~q\))))) ) ) ) # ( !\registers|registers[9][3]~q\ & ( !\registers|registers[8][3]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[10][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|registers[11][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][3]~q\,
	datab => \registers|ALT_INV_registers[11][3]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_registers[9][3]~q\,
	dataf => \registers|ALT_INV_registers[8][3]~q\,
	combout => \registers|Mux28~4_combout\);

-- Location: FF_X13_Y20_N26
\registers|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][3]~q\);

-- Location: FF_X14_Y20_N35
\registers|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][3]~q\);

-- Location: FF_X13_Y20_N7
\registers|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][3]~q\);

-- Location: LABCELL_X17_Y23_N24
\registers|registers[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[1][3]~feeder_combout\);

-- Location: FF_X17_Y23_N26
\registers|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][3]~q\);

-- Location: MLABCELL_X13_Y20_N27
\registers|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][3]~q\,
	datab => \registers|ALT_INV_registers[3][3]~q\,
	datac => \registers|ALT_INV_registers[0][3]~q\,
	datad => \registers|ALT_INV_registers[1][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux28~7_combout\);

-- Location: FF_X12_Y18_N38
\registers|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][3]~q\);

-- Location: FF_X12_Y18_N14
\registers|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][3]~q\);

-- Location: FF_X12_Y18_N26
\registers|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][3]~q\);

-- Location: LABCELL_X7_Y18_N21
\registers|registers[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[6][3]~feeder_combout\);

-- Location: FF_X7_Y18_N23
\registers|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][3]~q\);

-- Location: LABCELL_X12_Y18_N27
\registers|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][3]~q\,
	datab => \registers|ALT_INV_registers[4][3]~q\,
	datac => \registers|ALT_INV_registers[7][3]~q\,
	datad => \registers|ALT_INV_registers[6][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux28~6_combout\);

-- Location: MLABCELL_X18_Y20_N12
\registers|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~10_combout\ = ( \registers|Mux28~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux28~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) # ( !\registers|Mux28~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|Mux28~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000000111100111111000011110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux28~7_combout\,
	dataf => \registers|ALT_INV_Mux28~6_combout\,
	combout => \registers|Mux28~10_combout\);

-- Location: LABCELL_X21_Y22_N36
\registers|registers[15][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[15][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[15][3]~feeder_combout\);

-- Location: FF_X21_Y22_N38
\registers|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[15][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][3]~q\);

-- Location: LABCELL_X21_Y22_N6
\registers|registers[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[13][3]~feeder_combout\);

-- Location: FF_X21_Y22_N8
\registers|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][3]~q\);

-- Location: LABCELL_X21_Y22_N57
\registers|registers[12][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[12][3]~feeder_combout\);

-- Location: FF_X21_Y22_N59
\registers|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][3]~q\);

-- Location: LABCELL_X24_Y20_N27
\registers|registers[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[14][3]~feeder_combout\);

-- Location: FF_X24_Y20_N29
\registers|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][3]~q\);

-- Location: LABCELL_X21_Y22_N21
\registers|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][3]~q\,
	datab => \registers|ALT_INV_registers[13][3]~q\,
	datac => \registers|ALT_INV_registers[12][3]~q\,
	datad => \registers|ALT_INV_registers[14][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux28~5_combout\);

-- Location: FF_X20_Y22_N2
\registers|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][3]~q\);

-- Location: FF_X21_Y21_N59
\registers|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][3]~q\);

-- Location: FF_X18_Y20_N44
\registers|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][3]~q\);

-- Location: FF_X18_Y20_N29
\registers|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][3]~q\);

-- Location: MLABCELL_X18_Y20_N45
\registers|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~1_combout\ = ( \registers|registers[21][3]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[29][3]~q\) ) ) ) # ( 
-- !\registers|registers[21][3]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[29][3]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \registers|registers[21][3]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[17][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (\registers|registers[25][3]~q\)) ) ) ) # ( !\registers|registers[21][3]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[17][3]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[25][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][3]~q\,
	datab => \registers|ALT_INV_registers[17][3]~q\,
	datac => \registers|ALT_INV_registers[29][3]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[21][3]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux28~1_combout\);

-- Location: LABCELL_X17_Y22_N18
\registers|registers[19][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[19][3]~feeder_combout\);

-- Location: FF_X17_Y22_N20
\registers|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][3]~q\);

-- Location: FF_X19_Y22_N59
\registers|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][3]~q\);

-- Location: FF_X19_Y22_N14
\registers|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][3]~q\);

-- Location: FF_X19_Y22_N38
\registers|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][3]~q\);

-- Location: LABCELL_X19_Y22_N15
\registers|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][3]~q\,
	datab => \registers|ALT_INV_registers[23][3]~q\,
	datac => \registers|ALT_INV_registers[31][3]~q\,
	datad => \registers|ALT_INV_registers[27][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux28~3_combout\);

-- Location: FF_X14_Y20_N2
\registers|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][3]~q\);

-- Location: LABCELL_X14_Y22_N30
\registers|registers[28][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[28][3]~feeder_combout\);

-- Location: FF_X14_Y22_N32
\registers|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][3]~q\);

-- Location: FF_X14_Y20_N53
\registers|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][3]~q\);

-- Location: LABCELL_X17_Y14_N18
\registers|registers[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[24][3]~feeder_combout\);

-- Location: FF_X17_Y14_N19
\registers|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][3]~q\);

-- Location: LABCELL_X14_Y22_N9
\registers|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][3]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[20][3]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[28][3]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][3]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[16][3]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[24][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[20][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[28][3]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[24][3]~q\ & ( (\registers|registers[16][3]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][3]~q\,
	datab => \registers|ALT_INV_registers[28][3]~q\,
	datac => \registers|ALT_INV_registers[16][3]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \registers|ALT_INV_registers[24][3]~q\,
	combout => \registers|Mux28~0_combout\);

-- Location: MLABCELL_X9_Y19_N27
\registers|registers[26][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[26][3]~feeder_combout\);

-- Location: FF_X9_Y19_N29
\registers|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][3]~q\);

-- Location: FF_X17_Y21_N29
\registers|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][3]~q\);

-- Location: FF_X17_Y21_N32
\registers|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][3]~q\);

-- Location: MLABCELL_X9_Y19_N42
\registers|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][3]~q\,
	datab => \registers|ALT_INV_registers[26][3]~q\,
	datac => \registers|ALT_INV_registers[18][3]~q\,
	datad => \registers|ALT_INV_registers[22][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux28~2_combout\);

-- Location: MLABCELL_X18_Y20_N48
\registers|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~9_combout\ = ( \registers|Mux28~0_combout\ & ( \registers|Mux28~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux28~1_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux28~3_combout\)))) ) ) ) # ( !\registers|Mux28~0_combout\ & ( \registers|Mux28~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux28~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux28~3_combout\))))) ) ) ) # ( \registers|Mux28~0_combout\ & ( !\registers|Mux28~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux28~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux28~3_combout\))))) ) ) ) # ( !\registers|Mux28~0_combout\ & ( !\registers|Mux28~2_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux28~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux28~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_Mux28~1_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_Mux28~3_combout\,
	datae => \registers|ALT_INV_Mux28~0_combout\,
	dataf => \registers|ALT_INV_Mux28~2_combout\,
	combout => \registers|Mux28~9_combout\);

-- Location: MLABCELL_X18_Y20_N24
\registers|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux28~8_combout\ = ( \registers|Mux28~5_combout\ & ( \registers|Mux28~9_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux28~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & ((!\registers|Mux28~10_combout\) # (\registers|Mux28~4_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\registers|Mux28~5_combout\ & ( \registers|Mux28~9_combout\ & ( ((\registers|Mux28~10_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux28~4_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \registers|Mux28~5_combout\ & ( !\registers|Mux28~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(25) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux28~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\registers|Mux28~10_combout\) # (\registers|Mux28~4_combout\))))) ) ) ) # ( !\registers|Mux28~5_combout\ & ( !\registers|Mux28~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (\registers|Mux28~10_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux28~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010001000101000101001010101110111110111011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux28~4_combout\,
	datad => \registers|ALT_INV_Mux28~10_combout\,
	datae => \registers|ALT_INV_Mux28~5_combout\,
	dataf => \registers|ALT_INV_Mux28~9_combout\,
	combout => \registers|Mux28~8_combout\);

-- Location: LABCELL_X21_Y17_N39
\mainALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~9_sumout\ = SUM(( \registers|Mux29~8_combout\ ) + ( !\ALUbaseInput[2]~25_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~6\ ))
-- \mainALU|Add0~10\ = CARRY(( \registers|Mux29~8_combout\ ) + ( !\ALUbaseInput[2]~25_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \mainALU|Add0~6\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~6\,
	sumout => \mainALU|Add0~9_sumout\,
	cout => \mainALU|Add0~10\);

-- Location: LABCELL_X21_Y17_N42
\mainALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~13_sumout\ = SUM(( \registers|Mux28~8_combout\ ) + ( !\ALUbaseInput[3]~10_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~10\ ))
-- \mainALU|Add0~14\ = CARRY(( \registers|Mux28~8_combout\ ) + ( !\ALUbaseInput[3]~10_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~10\,
	sumout => \mainALU|Add0~13_sumout\,
	cout => \mainALU|Add0~14\);

-- Location: LABCELL_X21_Y17_N45
\mainALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~17_sumout\ = SUM(( \registers|Mux27~8_combout\ ) + ( !\ALUbaseInput[4]~21_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~14\ ))
-- \mainALU|Add0~18\ = CARRY(( \registers|Mux27~8_combout\ ) + ( !\ALUbaseInput[4]~21_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~14\,
	sumout => \mainALU|Add0~17_sumout\,
	cout => \mainALU|Add0~18\);

-- Location: LABCELL_X21_Y17_N48
\mainALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~21_sumout\ = SUM(( \registers|Mux26~8_combout\ ) + ( !\ALUbaseInput[5]~6_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~18\ ))
-- \mainALU|Add0~22\ = CARRY(( \registers|Mux26~8_combout\ ) + ( !\ALUbaseInput[5]~6_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \mainALU|Add0~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datad => \registers|ALT_INV_Mux26~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~18\,
	sumout => \mainALU|Add0~21_sumout\,
	cout => \mainALU|Add0~22\);

-- Location: LABCELL_X21_Y17_N51
\mainALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~25_sumout\ = SUM(( \registers|Mux25~8_combout\ ) + ( !\ALUbaseInput[6]~29_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~22\ ))
-- \mainALU|Add0~26\ = CARRY(( \registers|Mux25~8_combout\ ) + ( !\ALUbaseInput[6]~29_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datad => \registers|ALT_INV_Mux25~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~22\,
	sumout => \mainALU|Add0~25_sumout\,
	cout => \mainALU|Add0~26\);

-- Location: LABCELL_X21_Y17_N54
\mainALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~29_sumout\ = SUM(( \registers|Mux24~8_combout\ ) + ( !\ALUbaseInput[7]~14_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~26\ ))
-- \mainALU|Add0~30\ = CARRY(( \registers|Mux24~8_combout\ ) + ( !\ALUbaseInput[7]~14_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datad => \registers|ALT_INV_Mux24~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~26\,
	sumout => \mainALU|Add0~29_sumout\,
	cout => \mainALU|Add0~30\);

-- Location: MLABCELL_X18_Y16_N54
\mainALU|Mux152~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~5_combout\ = ( \mainALU|Add0~29_sumout\ & ( ((\mainALU|Mux156~7_combout\ & (!\registers|Mux24~8_combout\ & !\ALUbaseInput[7]~14_combout\))) # (\mainALU|Mux155~5_combout\) ) ) # ( !\mainALU|Add0~29_sumout\ & ( (\mainALU|Mux156~7_combout\ & 
-- (!\registers|Mux24~8_combout\ & !\ALUbaseInput[7]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000001110101010101010111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \registers|ALT_INV_Mux24~8_combout\,
	datad => \ALT_INV_ALUbaseInput[7]~14_combout\,
	dataf => \mainALU|ALT_INV_Add0~29_sumout\,
	combout => \mainALU|Mux152~5_combout\);

-- Location: LABCELL_X19_Y17_N39
\mainALU|Mux156~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~0_combout\ = ( \mainALU|Mux158~1_combout\ & ( (\controller|ALUControl[0]~1_combout\ & \controller|ALUControl[2]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[2]~7_combout\,
	dataf => \mainALU|ALT_INV_Mux158~1_combout\,
	combout => \mainALU|Mux156~0_combout\);

-- Location: LABCELL_X25_Y18_N39
\mainALU|Mux155~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~4_combout\ = ( \controller|ALUControl[0]~1_combout\ & ( !\controller|ALUControl[1]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux155~4_combout\);

-- Location: MLABCELL_X23_Y14_N9
\mainALU|Mux155~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~3_combout\ = ( \controller|ALUControl[0]~1_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & !\controller|ALUControl[1]~6_combout\) ) ) # ( !\controller|ALUControl[0]~1_combout\ & ( 
-- !\controller|ALUControl[1]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux155~3_combout\);

-- Location: MLABCELL_X23_Y17_N12
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(29) & ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(27) & \instructions|altsyncram_component|auto_generated|q_a\(28))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \Mux15~0_combout\);

-- Location: MLABCELL_X18_Y17_N33
\ALUbaseInput[16]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[16]~3_combout\ = ( \controller|ALUsrc~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Mux15~0_combout\,
	dataf => \controller|ALT_INV_ALUsrc~0_combout\,
	combout => \ALUbaseInput[16]~3_combout\);

-- Location: FF_X9_Y18_N20
\registers|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][12]~q\);

-- Location: FF_X18_Y18_N11
\registers|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][12]~q\);

-- Location: FF_X18_Y18_N2
\registers|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][12]~q\);

-- Location: FF_X18_Y18_N35
\registers|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][12]~q\);

-- Location: MLABCELL_X18_Y18_N3
\registers|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~3_combout\ = ( \registers|registers[23][12]~q\ & ( \registers|registers[27][12]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\registers|registers[19][12]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[31][12]~q\)))) ) ) ) # ( !\registers|registers[23][12]~q\ & ( 
-- \registers|registers[27][12]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[19][12]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[31][12]~q\)))) ) ) ) # ( \registers|registers[23][12]~q\ & ( !\registers|registers[27][12]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))) # (\registers|registers[19][12]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\registers|registers[31][12]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|registers[23][12]~q\ & ( !\registers|registers[27][12]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[19][12]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\registers|registers[31][12]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[19][12]~q\,
	datac => \registers|ALT_INV_registers[31][12]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[23][12]~q\,
	dataf => \registers|ALT_INV_registers[27][12]~q\,
	combout => \registers|Mux51~3_combout\);

-- Location: FF_X20_Y19_N2
\registers|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][12]~q\);

-- Location: FF_X20_Y19_N44
\registers|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][12]~q\);

-- Location: MLABCELL_X18_Y23_N18
\registers|registers[30][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][12]~feeder_combout\ = ( \writeData[12]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[12]~40_combout\,
	combout => \registers|registers[30][12]~feeder_combout\);

-- Location: FF_X18_Y23_N20
\registers|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][12]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][12]~q\);

-- Location: FF_X20_Y19_N38
\registers|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][12]~q\);

-- Location: LABCELL_X20_Y19_N36
\registers|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~2_combout\ = ( \registers|registers[22][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[30][12]~q\) ) ) ) # ( 
-- !\registers|registers[22][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[30][12]~q\) ) ) ) # ( \registers|registers[22][12]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[18][12]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|registers[26][12]~q\))) ) ) ) # ( !\registers|registers[22][12]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[18][12]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[26][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][12]~q\,
	datab => \registers|ALT_INV_registers[26][12]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[30][12]~q\,
	datae => \registers|ALT_INV_registers[22][12]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux51~2_combout\);

-- Location: MLABCELL_X18_Y22_N39
\registers|registers[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][12]~feeder_combout\ = ( \writeData[12]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[12]~40_combout\,
	combout => \registers|registers[17][12]~feeder_combout\);

-- Location: FF_X18_Y22_N41
\registers|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][12]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][12]~q\);

-- Location: FF_X18_Y20_N8
\registers|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][12]~q\);

-- Location: FF_X18_Y20_N2
\registers|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][12]~q\);

-- Location: FF_X18_Y14_N29
\registers|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][12]~q\);

-- Location: MLABCELL_X18_Y20_N9
\registers|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][12]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[29][12]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][12]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][12]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[21][12]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[25][12]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[29][12]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[25][12]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][12]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[21][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][12]~q\,
	datab => \registers|ALT_INV_registers[21][12]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[29][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_registers[25][12]~q\,
	combout => \registers|Mux51~1_combout\);

-- Location: FF_X18_Y19_N23
\registers|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][12]~q\);

-- Location: FF_X18_Y19_N44
\registers|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][12]~q\);

-- Location: FF_X18_Y19_N38
\registers|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][12]~q\);

-- Location: FF_X14_Y18_N13
\registers|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][12]~q\);

-- Location: MLABCELL_X18_Y19_N39
\registers|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~0_combout\ = ( \registers|registers[24][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[28][12]~q\) ) ) ) # ( 
-- !\registers|registers[24][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[28][12]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[24][12]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[16][12]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[20][12]~q\))) ) ) ) # ( !\registers|registers[24][12]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[16][12]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[20][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][12]~q\,
	datab => \registers|ALT_INV_registers[16][12]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[20][12]~q\,
	datae => \registers|ALT_INV_registers[24][12]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux51~0_combout\);

-- Location: MLABCELL_X18_Y18_N30
\registers|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~4_combout\ = ( \registers|Mux51~1_combout\ & ( \registers|Mux51~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux51~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux51~3_combout\))) ) ) ) # ( !\registers|Mux51~1_combout\ & ( \registers|Mux51~0_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux51~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux51~3_combout\))) ) ) ) # ( \registers|Mux51~1_combout\ & ( !\registers|Mux51~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux51~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\registers|Mux51~3_combout\)))) ) ) ) # ( !\registers|Mux51~1_combout\ & ( !\registers|Mux51~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux51~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux51~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux51~3_combout\,
	datad => \registers|ALT_INV_Mux51~2_combout\,
	datae => \registers|ALT_INV_Mux51~1_combout\,
	dataf => \registers|ALT_INV_Mux51~0_combout\,
	combout => \registers|Mux51~4_combout\);

-- Location: MLABCELL_X18_Y23_N51
\registers|registers[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][12]~feeder_combout\ = ( \writeData[12]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[12]~40_combout\,
	combout => \registers|registers[8][12]~feeder_combout\);

-- Location: FF_X18_Y23_N52
\registers|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][12]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][12]~q\);

-- Location: MLABCELL_X18_Y23_N45
\registers|registers[9][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][12]~feeder_combout\ = ( \writeData[12]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[12]~40_combout\,
	combout => \registers|registers[9][12]~feeder_combout\);

-- Location: FF_X18_Y23_N47
\registers|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][12]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][12]~q\);

-- Location: FF_X20_Y20_N14
\registers|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][12]~q\);

-- Location: FF_X21_Y23_N17
\registers|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][12]~q\);

-- Location: MLABCELL_X18_Y23_N15
\registers|Mux51~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][12]~q\,
	datab => \registers|ALT_INV_registers[9][12]~q\,
	datac => \registers|ALT_INV_registers[11][12]~q\,
	datad => \registers|ALT_INV_registers[10][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux51~11_combout\);

-- Location: MLABCELL_X18_Y23_N24
\registers|Mux51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|Mux51~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_Mux51~11_combout\,
	combout => \registers|Mux51~5_combout\);

-- Location: MLABCELL_X18_Y18_N6
\ALUbaseInput[12]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[12]~22_combout\ = ( \registers|Mux51~9_combout\ & ( \registers|Mux51~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( !\registers|Mux51~9_combout\ & ( 
-- \registers|Mux51~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( \registers|Mux51~9_combout\ & ( !\registers|Mux51~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( !\registers|Mux51~9_combout\ & ( !\registers|Mux51~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & (\registers|Mux51~4_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \registers|ALT_INV_Mux51~4_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux51~9_combout\,
	dataf => \registers|ALT_INV_Mux51~5_combout\,
	combout => \ALUbaseInput[12]~22_combout\);

-- Location: MLABCELL_X18_Y19_N45
\registers|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][12]~q\,
	datab => \registers|ALT_INV_registers[24][12]~q\,
	datac => \registers|ALT_INV_registers[16][12]~q\,
	datad => \registers|ALT_INV_registers[20][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux19~0_combout\);

-- Location: MLABCELL_X18_Y20_N3
\registers|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~1_combout\ = ( \registers|registers[29][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[25][12]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\registers|registers[29][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[25][12]~q\) ) ) ) # ( \registers|registers[29][12]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[17][12]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[21][12]~q\)) ) ) ) # ( !\registers|registers[29][12]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[17][12]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[21][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_registers[25][12]~q\,
	datac => \registers|ALT_INV_registers[21][12]~q\,
	datad => \registers|ALT_INV_registers[17][12]~q\,
	datae => \registers|ALT_INV_registers[29][12]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux19~1_combout\);

-- Location: LABCELL_X20_Y19_N3
\registers|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~2_combout\ = ( \registers|registers[18][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[22][12]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[30][12]~q\)) ) ) ) # ( !\registers|registers[18][12]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[22][12]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[30][12]~q\)) ) ) ) # ( \registers|registers[18][12]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[26][12]~q\) ) ) ) # ( !\registers|registers[18][12]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[26][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_registers[26][12]~q\,
	datac => \registers|ALT_INV_registers[30][12]~q\,
	datad => \registers|ALT_INV_registers[22][12]~q\,
	datae => \registers|ALT_INV_registers[18][12]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux19~2_combout\);

-- Location: MLABCELL_X9_Y18_N21
\registers|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][12]~q\,
	datab => \registers|ALT_INV_registers[31][12]~q\,
	datac => \registers|ALT_INV_registers[19][12]~q\,
	datad => \registers|ALT_INV_registers[27][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux19~3_combout\);

-- Location: LABCELL_X14_Y16_N51
\registers|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~10_combout\ = ( \registers|Mux19~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|Mux19~2_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) # ( !\registers|Mux19~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|Mux19~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101000001010101010100101101011111010010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_Mux19~2_combout\,
	dataf => \registers|ALT_INV_Mux19~3_combout\,
	combout => \registers|Mux19~10_combout\);

-- Location: FF_X20_Y20_N20
\registers|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][12]~q\);

-- Location: FF_X24_Y18_N23
\registers|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][12]~q\);

-- Location: FF_X24_Y20_N8
\registers|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][12]~q\);

-- Location: FF_X24_Y20_N5
\registers|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][12]~q\);

-- Location: LABCELL_X20_Y20_N21
\registers|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][12]~q\,
	datab => \registers|ALT_INV_registers[3][12]~q\,
	datac => \registers|ALT_INV_registers[1][12]~q\,
	datad => \registers|ALT_INV_registers[0][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux19~7_combout\);

-- Location: LABCELL_X20_Y20_N15
\registers|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][12]~q\,
	datab => \registers|ALT_INV_registers[11][12]~q\,
	datac => \registers|ALT_INV_registers[9][12]~q\,
	datad => \registers|ALT_INV_registers[10][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux19~4_combout\);

-- Location: FF_X16_Y20_N2
\registers|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][12]~q\);

-- Location: FF_X16_Y20_N20
\registers|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][12]~q\);

-- Location: FF_X24_Y20_N20
\registers|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][12]~q\);

-- Location: LABCELL_X19_Y20_N57
\registers|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][12]~q\,
	datab => \registers|ALT_INV_registers[13][12]~q\,
	datac => \registers|ALT_INV_registers[14][12]~q\,
	datad => \registers|ALT_INV_registers[12][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux19~5_combout\);

-- Location: LABCELL_X17_Y22_N33
\registers|registers[5][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][12]~feeder_combout\ = ( \writeData[12]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[12]~40_combout\,
	combout => \registers|registers[5][12]~feeder_combout\);

-- Location: FF_X17_Y22_N35
\registers|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][12]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][12]~q\);

-- Location: LABCELL_X17_Y22_N45
\registers|registers[7][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[7][12]~feeder_combout\ = ( \writeData[12]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[12]~40_combout\,
	combout => \registers|registers[7][12]~feeder_combout\);

-- Location: FF_X17_Y22_N47
\registers|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[7][12]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][12]~q\);

-- Location: FF_X20_Y21_N23
\registers|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][12]~q\);

-- Location: FF_X19_Y20_N28
\registers|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][12]~q\);

-- Location: LABCELL_X17_Y22_N36
\registers|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][12]~q\,
	datab => \registers|ALT_INV_registers[7][12]~q\,
	datac => \registers|ALT_INV_registers[6][12]~q\,
	datad => \registers|ALT_INV_registers[4][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux19~6_combout\);

-- Location: LABCELL_X20_Y20_N24
\registers|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~9_combout\ = ( \registers|Mux19~5_combout\ & ( \registers|Mux19~6_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux19~7_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux19~4_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\registers|Mux19~5_combout\ & ( \registers|Mux19~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux19~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- \registers|Mux19~4_combout\)))) ) ) ) # ( \registers|Mux19~5_combout\ & ( !\registers|Mux19~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux19~7_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux19~4_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- !\registers|Mux19~5_combout\ & ( !\registers|Mux19~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux19~7_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux19~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux19~7_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux19~4_combout\,
	datae => \registers|ALT_INV_Mux19~5_combout\,
	dataf => \registers|ALT_INV_Mux19~6_combout\,
	combout => \registers|Mux19~9_combout\);

-- Location: LABCELL_X14_Y16_N42
\registers|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux19~8_combout\ = ( \registers|Mux19~10_combout\ & ( \registers|Mux19~9_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux19~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) 
-- ) ) ) # ( !\registers|Mux19~10_combout\ & ( \registers|Mux19~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & \registers|Mux19~1_combout\)) ) ) ) # ( 
-- \registers|Mux19~10_combout\ & ( !\registers|Mux19~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux19~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( 
-- !\registers|Mux19~10_combout\ & ( !\registers|Mux19~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux19~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000100110001001111001100111011101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux19~0_combout\,
	datad => \registers|ALT_INV_Mux19~1_combout\,
	datae => \registers|ALT_INV_Mux19~10_combout\,
	dataf => \registers|ALT_INV_Mux19~9_combout\,
	combout => \registers|Mux19~8_combout\);

-- Location: MLABCELL_X13_Y13_N15
\registers|registers[28][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[28][11]~feeder_combout\);

-- Location: FF_X13_Y13_N17
\registers|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][11]~q\);

-- Location: FF_X14_Y18_N4
\registers|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][11]~q\);

-- Location: FF_X12_Y17_N32
\registers|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][11]~q\);

-- Location: MLABCELL_X13_Y13_N30
\registers|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][11]~q\,
	datab => \registers|ALT_INV_registers[28][11]~q\,
	datac => \registers|ALT_INV_registers[16][11]~q\,
	datad => \registers|ALT_INV_registers[20][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux20~0_combout\);

-- Location: FF_X9_Y17_N2
\registers|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][11]~q\);

-- Location: FF_X9_Y17_N14
\registers|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][11]~q\);

-- Location: FF_X9_Y18_N32
\registers|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][11]~q\);

-- Location: FF_X9_Y17_N53
\registers|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][11]~q\);

-- Location: MLABCELL_X9_Y18_N33
\registers|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][11]~q\,
	datab => \registers|ALT_INV_registers[21][11]~q\,
	datac => \registers|ALT_INV_registers[29][11]~q\,
	datad => \registers|ALT_INV_registers[17][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux20~1_combout\);

-- Location: FF_X13_Y17_N11
\registers|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][11]~q\);

-- Location: LABCELL_X7_Y17_N9
\registers|registers[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[18][11]~feeder_combout\);

-- Location: FF_X7_Y17_N11
\registers|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][11]~q\);

-- Location: LABCELL_X6_Y17_N42
\registers|registers[26][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[26][11]~feeder_combout\);

-- Location: FF_X6_Y17_N43
\registers|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][11]~q\);

-- Location: LABCELL_X6_Y17_N24
\registers|registers[22][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[22][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[22][11]~feeder_combout\);

-- Location: FF_X6_Y17_N26
\registers|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[22][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][11]~q\);

-- Location: LABCELL_X7_Y17_N27
\registers|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][11]~q\,
	datab => \registers|ALT_INV_registers[18][11]~q\,
	datac => \registers|ALT_INV_registers[26][11]~q\,
	datad => \registers|ALT_INV_registers[22][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux20~2_combout\);

-- Location: FF_X12_Y16_N44
\registers|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][11]~q\);

-- Location: FF_X9_Y18_N44
\registers|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][11]~q\);

-- Location: LABCELL_X7_Y19_N48
\registers|registers[27][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[27][11]~feeder_combout\);

-- Location: FF_X7_Y19_N50
\registers|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][11]~q\);

-- Location: LABCELL_X7_Y19_N54
\registers|registers[31][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[31][11]~feeder_combout\);

-- Location: FF_X7_Y19_N56
\registers|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][11]~q\);

-- Location: MLABCELL_X9_Y18_N45
\registers|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][11]~q\,
	datab => \registers|ALT_INV_registers[19][11]~q\,
	datac => \registers|ALT_INV_registers[27][11]~q\,
	datad => \registers|ALT_INV_registers[31][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux20~3_combout\);

-- Location: LABCELL_X14_Y17_N9
\registers|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~10_combout\ = ( \registers|Mux20~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|Mux20~2_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) # ( !\registers|Mux20~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|Mux20~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010101010100000101010101010010111111010101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_Mux20~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_Mux20~3_combout\,
	combout => \registers|Mux20~10_combout\);

-- Location: FF_X10_Y18_N50
\registers|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][11]~q\);

-- Location: FF_X10_Y18_N14
\registers|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][11]~q\);

-- Location: FF_X10_Y18_N32
\registers|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][11]~q\);

-- Location: LABCELL_X12_Y18_N3
\registers|registers[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[4][11]~feeder_combout\);

-- Location: FF_X12_Y18_N4
\registers|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][11]~q\);

-- Location: LABCELL_X10_Y18_N51
\registers|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][11]~q\,
	datab => \registers|ALT_INV_registers[5][11]~q\,
	datac => \registers|ALT_INV_registers[6][11]~q\,
	datad => \registers|ALT_INV_registers[4][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux20~6_combout\);

-- Location: FF_X14_Y17_N56
\registers|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][11]~q\);

-- Location: FF_X14_Y14_N32
\registers|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][11]~q\);

-- Location: FF_X14_Y14_N56
\registers|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][11]~q\);

-- Location: FF_X14_Y14_N44
\registers|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][11]~q\);

-- Location: LABCELL_X14_Y17_N30
\registers|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][11]~q\,
	datab => \registers|ALT_INV_registers[10][11]~q\,
	datac => \registers|ALT_INV_registers[9][11]~q\,
	datad => \registers|ALT_INV_registers[8][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux20~4_combout\);

-- Location: FF_X10_Y20_N56
\registers|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][11]~q\);

-- Location: FF_X7_Y16_N14
\registers|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][11]~q\);

-- Location: FF_X7_Y16_N2
\registers|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][11]~q\);

-- Location: FF_X7_Y16_N26
\registers|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][11]~q\);

-- Location: LABCELL_X10_Y20_N51
\registers|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][11]~q\,
	datab => \registers|ALT_INV_registers[12][11]~q\,
	datac => \registers|ALT_INV_registers[14][11]~q\,
	datad => \registers|ALT_INV_registers[13][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux20~5_combout\);

-- Location: MLABCELL_X13_Y19_N18
\registers|registers[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[2][11]~feeder_combout\);

-- Location: FF_X13_Y19_N20
\registers|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][11]~q\);

-- Location: LABCELL_X12_Y22_N24
\registers|registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][11]~feeder_combout\ = ( \writeData[11]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[11]~44_combout\,
	combout => \registers|registers[0][11]~feeder_combout\);

-- Location: FF_X12_Y22_N26
\registers|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][11]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][11]~q\);

-- Location: FF_X13_Y15_N14
\registers|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][11]~q\);

-- Location: FF_X10_Y16_N14
\registers|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][11]~q\);

-- Location: MLABCELL_X13_Y19_N6
\registers|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][11]~q\,
	datab => \registers|ALT_INV_registers[0][11]~q\,
	datac => \registers|ALT_INV_registers[1][11]~q\,
	datad => \registers|ALT_INV_registers[3][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux20~7_combout\);

-- Location: LABCELL_X14_Y17_N48
\registers|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~9_combout\ = ( \registers|Mux20~5_combout\ & ( \registers|Mux20~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # 
-- ((\registers|Mux20~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux20~4_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\registers|Mux20~5_combout\ & ( 
-- \registers|Mux20~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|Mux20~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux20~4_combout\)))) ) ) ) # ( \registers|Mux20~5_combout\ & ( !\registers|Mux20~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux20~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux20~4_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) 
-- ) ) ) # ( !\registers|Mux20~5_combout\ & ( !\registers|Mux20~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux20~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux20~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux20~6_combout\,
	datad => \registers|ALT_INV_Mux20~4_combout\,
	datae => \registers|ALT_INV_Mux20~5_combout\,
	dataf => \registers|ALT_INV_Mux20~7_combout\,
	combout => \registers|Mux20~9_combout\);

-- Location: LABCELL_X14_Y17_N0
\registers|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux20~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(25) & ( \registers|Mux20~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\registers|Mux20~10_combout\ & 
-- ((\registers|Mux20~1_combout\))) # (\registers|Mux20~10_combout\ & (\registers|Mux20~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux20~10_combout\)))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(25) & ( \registers|Mux20~9_combout\ ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(25) & ( !\registers|Mux20~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\registers|Mux20~10_combout\ & ((\registers|Mux20~1_combout\))) # (\registers|Mux20~10_combout\ & (\registers|Mux20~0_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux20~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000111011111111111111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux20~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux20~1_combout\,
	datad => \registers|ALT_INV_Mux20~10_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \registers|ALT_INV_Mux20~9_combout\,
	combout => \registers|Mux20~8_combout\);

-- Location: LABCELL_X29_Y18_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \Add1~25_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(6) ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \Add1~25_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(6) ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_Add1~25_sumout\,
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: LABCELL_X16_Y12_N24
\registers|registers[31][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[31][1]~feeder_combout\);

-- Location: FF_X16_Y12_N26
\registers|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][1]~q\);

-- Location: LABCELL_X17_Y12_N57
\registers|registers[19][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[19][1]~feeder_combout\);

-- Location: FF_X17_Y12_N59
\registers|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][1]~q\);

-- Location: LABCELL_X17_Y12_N9
\registers|registers[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[23][1]~feeder_combout\);

-- Location: FF_X17_Y12_N11
\registers|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][1]~q\);

-- Location: FF_X18_Y14_N47
\registers|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][1]~q\);

-- Location: LABCELL_X16_Y12_N30
\registers|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][1]~q\,
	datab => \registers|ALT_INV_registers[19][1]~q\,
	datac => \registers|ALT_INV_registers[23][1]~q\,
	datad => \registers|ALT_INV_registers[27][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux62~3_combout\);

-- Location: FF_X26_Y18_N29
\registers|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][1]~q\);

-- Location: FF_X26_Y18_N32
\registers|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][1]~q\);

-- Location: FF_X26_Y18_N44
\registers|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][1]~q\);

-- Location: FF_X21_Y18_N29
\registers|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][1]~q\);

-- Location: LABCELL_X26_Y18_N33
\registers|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][1]~q\,
	datab => \registers|ALT_INV_registers[30][1]~q\,
	datac => \registers|ALT_INV_registers[18][1]~q\,
	datad => \registers|ALT_INV_registers[22][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux62~2_combout\);

-- Location: LABCELL_X16_Y12_N18
\registers|registers[28][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[28][1]~feeder_combout\);

-- Location: FF_X16_Y12_N20
\registers|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][1]~q\);

-- Location: MLABCELL_X18_Y13_N39
\registers|registers[16][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[16][1]~feeder_combout\);

-- Location: FF_X18_Y13_N41
\registers|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][1]~q\);

-- Location: FF_X14_Y16_N23
\registers|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][1]~q\);

-- Location: FF_X18_Y14_N8
\registers|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][1]~q\);

-- Location: LABCELL_X16_Y12_N9
\registers|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][1]~q\,
	datab => \registers|ALT_INV_registers[16][1]~q\,
	datac => \registers|ALT_INV_registers[20][1]~q\,
	datad => \registers|ALT_INV_registers[24][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux62~0_combout\);

-- Location: FF_X19_Y14_N35
\registers|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][1]~q\);

-- Location: LABCELL_X16_Y12_N42
\registers|registers[29][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[29][1]~feeder_combout\);

-- Location: FF_X16_Y12_N44
\registers|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][1]~q\);

-- Location: MLABCELL_X28_Y12_N18
\registers|registers[21][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[21][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[21][1]~feeder_combout\);

-- Location: FF_X28_Y12_N20
\registers|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[21][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][1]~q\);

-- Location: FF_X18_Y14_N50
\registers|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][1]~q\);

-- Location: LABCELL_X16_Y12_N39
\registers|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][1]~q\,
	datab => \registers|ALT_INV_registers[29][1]~q\,
	datac => \registers|ALT_INV_registers[21][1]~q\,
	datad => \registers|ALT_INV_registers[25][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux62~1_combout\);

-- Location: LABCELL_X17_Y18_N0
\registers|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~4_combout\ = ( \registers|Mux62~0_combout\ & ( \registers|Mux62~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux62~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux62~3_combout\))) ) ) ) # ( !\registers|Mux62~0_combout\ & ( \registers|Mux62~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux62~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux62~3_combout\)))) ) ) ) # ( \registers|Mux62~0_combout\ & ( !\registers|Mux62~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux62~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|Mux62~3_combout\))) ) ) ) # ( !\registers|Mux62~0_combout\ & ( !\registers|Mux62~1_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux62~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux62~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux62~3_combout\,
	datad => \registers|ALT_INV_Mux62~2_combout\,
	datae => \registers|ALT_INV_Mux62~0_combout\,
	dataf => \registers|ALT_INV_Mux62~1_combout\,
	combout => \registers|Mux62~4_combout\);

-- Location: LABCELL_X21_Y24_N27
\registers|registers[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[10][1]~feeder_combout\);

-- Location: FF_X21_Y24_N29
\registers|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][1]~q\);

-- Location: LABCELL_X21_Y24_N54
\registers|registers[9][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[9][1]~feeder_combout\);

-- Location: FF_X21_Y24_N55
\registers|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][1]~q\);

-- Location: FF_X20_Y24_N59
\registers|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][1]~q\);

-- Location: LABCELL_X21_Y24_N48
\registers|registers[11][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[11][1]~feeder_combout\);

-- Location: FF_X21_Y24_N50
\registers|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][1]~q\);

-- Location: LABCELL_X21_Y24_N39
\registers|Mux62~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][1]~q\,
	datab => \registers|ALT_INV_registers[9][1]~q\,
	datac => \registers|ALT_INV_registers[8][1]~q\,
	datad => \registers|ALT_INV_registers[11][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux62~11_combout\);

-- Location: MLABCELL_X18_Y22_N57
\registers|Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~5_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux62~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux62~11_combout\,
	combout => \registers|Mux62~5_combout\);

-- Location: LABCELL_X17_Y14_N6
\registers|Mux62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~10_combout\ = ( \registers|Mux62~9_combout\ & ( \registers|Mux62~5_combout\ ) ) # ( !\registers|Mux62~9_combout\ & ( \registers|Mux62~5_combout\ ) ) # ( \registers|Mux62~9_combout\ & ( !\registers|Mux62~5_combout\ ) ) # ( 
-- !\registers|Mux62~9_combout\ & ( !\registers|Mux62~5_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux62~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux62~4_combout\,
	datae => \registers|ALT_INV_Mux62~9_combout\,
	dataf => \registers|ALT_INV_Mux62~5_combout\,
	combout => \registers|Mux62~10_combout\);

-- Location: LABCELL_X14_Y19_N12
\registers|Mux61~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux61~10_combout\ = ( \registers|Mux61~5_combout\ ) # ( !\registers|Mux61~5_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux61~4_combout\)) # (\registers|Mux61~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111111111111111111100110111001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux61~9_combout\,
	datac => \registers|ALT_INV_Mux61~4_combout\,
	datae => \registers|ALT_INV_Mux61~5_combout\,
	combout => \registers|Mux61~10_combout\);

-- Location: LABCELL_X21_Y22_N45
\registers|Mux60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][3]~q\,
	datab => \registers|ALT_INV_registers[13][3]~q\,
	datac => \registers|ALT_INV_registers[12][3]~q\,
	datad => \registers|ALT_INV_registers[14][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux60~6_combout\);

-- Location: LABCELL_X12_Y18_N39
\registers|Mux60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][3]~q\,
	datab => \registers|ALT_INV_registers[4][3]~q\,
	datac => \registers|ALT_INV_registers[6][3]~q\,
	datad => \registers|ALT_INV_registers[7][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux60~7_combout\);

-- Location: LABCELL_X17_Y23_N51
\registers|Mux60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~8_combout\ = ( \registers|registers[0][3]~q\ & ( \registers|registers[2][3]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[1][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[3][3]~q\)))) ) ) ) # ( !\registers|registers[0][3]~q\ & ( \registers|registers[2][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[1][3]~q\ & ((\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[3][3]~q\)))) ) ) ) # ( \registers|registers[0][3]~q\ & ( !\registers|registers[2][3]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|registers[1][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|registers[3][3]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\registers|registers[0][3]~q\ & ( !\registers|registers[2][3]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[1][3]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[3][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][3]~q\,
	datab => \registers|ALT_INV_registers[3][3]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[0][3]~q\,
	dataf => \registers|ALT_INV_registers[2][3]~q\,
	combout => \registers|Mux60~8_combout\);

-- Location: MLABCELL_X18_Y19_N27
\registers|Mux60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~9_combout\ = ( \registers|Mux60~7_combout\ & ( \registers|Mux60~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux60~6_combout\)))) ) ) ) # ( !\registers|Mux60~7_combout\ & ( \registers|Mux60~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux60~6_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux60~7_combout\ & ( !\registers|Mux60~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux60~6_combout\)))) ) ) ) # ( !\registers|Mux60~7_combout\ & ( !\registers|Mux60~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux60~6_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000100000001010001000000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_Mux60~6_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux60~7_combout\,
	dataf => \registers|ALT_INV_Mux60~8_combout\,
	combout => \registers|Mux60~9_combout\);

-- Location: MLABCELL_X13_Y21_N45
\registers|Mux60~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][3]~q\ & ( (\registers|registers[10][3]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][3]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[8][3]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[9][3]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[11][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[10][3]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[11][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[8][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[9][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][3]~q\,
	datab => \registers|ALT_INV_registers[8][3]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[10][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[11][3]~q\,
	combout => \registers|Mux60~11_combout\);

-- Location: MLABCELL_X18_Y19_N0
\registers|Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~5_combout\ = ( \registers|Mux60~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \instructions|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_Mux60~11_combout\,
	combout => \registers|Mux60~5_combout\);

-- Location: MLABCELL_X18_Y19_N48
\registers|Mux60~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~10_combout\ = ( \registers|Mux60~4_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux60~5_combout\)) # (\registers|Mux60~9_combout\) ) ) # ( !\registers|Mux60~4_combout\ & ( 
-- (\registers|Mux60~5_combout\) # (\registers|Mux60~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux60~9_combout\,
	datac => \registers|ALT_INV_Mux60~5_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux60~4_combout\,
	combout => \registers|Mux60~10_combout\);

-- Location: LABCELL_X16_Y15_N42
\registers|Mux59~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux59~10_combout\ = ( \registers|Mux59~4_combout\ & ( ((\registers|Mux59~5_combout\) # (\registers|Mux59~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux59~4_combout\ & ( 
-- (\registers|Mux59~5_combout\) # (\registers|Mux59~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux59~9_combout\,
	datad => \registers|ALT_INV_Mux59~5_combout\,
	dataf => \registers|ALT_INV_Mux59~4_combout\,
	combout => \registers|Mux59~10_combout\);

-- Location: LABCELL_X14_Y15_N3
\registers|Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[23][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[27][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][5]~q\,
	datab => \registers|ALT_INV_registers[27][5]~q\,
	datac => \registers|ALT_INV_registers[19][5]~q\,
	datad => \registers|ALT_INV_registers[23][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux58~3_combout\);

-- Location: LABCELL_X14_Y18_N51
\registers|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][5]~q\,
	datab => \registers|ALT_INV_registers[24][5]~q\,
	datac => \registers|ALT_INV_registers[20][5]~q\,
	datad => \registers|ALT_INV_registers[28][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux58~0_combout\);

-- Location: LABCELL_X10_Y14_N3
\registers|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][5]~q\,
	datab => \registers|ALT_INV_registers[18][5]~q\,
	datac => \registers|ALT_INV_registers[30][5]~q\,
	datad => \registers|ALT_INV_registers[22][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux58~2_combout\);

-- Location: MLABCELL_X9_Y17_N39
\registers|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][5]~q\,
	datab => \registers|ALT_INV_registers[25][5]~q\,
	datac => \registers|ALT_INV_registers[29][5]~q\,
	datad => \registers|ALT_INV_registers[17][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux58~1_combout\);

-- Location: LABCELL_X16_Y14_N9
\registers|Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~4_combout\ = ( \registers|Mux58~2_combout\ & ( \registers|Mux58~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux58~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((\registers|Mux58~3_combout\)))) ) ) ) # ( 
-- !\registers|Mux58~2_combout\ & ( \registers|Mux58~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux58~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux58~3_combout\))) ) ) ) # ( \registers|Mux58~2_combout\ & ( !\registers|Mux58~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux58~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((\registers|Mux58~3_combout\)))) ) ) ) # ( !\registers|Mux58~2_combout\ & ( !\registers|Mux58~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux58~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux58~3_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux58~3_combout\,
	datad => \registers|ALT_INV_Mux58~0_combout\,
	datae => \registers|ALT_INV_Mux58~2_combout\,
	dataf => \registers|ALT_INV_Mux58~1_combout\,
	combout => \registers|Mux58~4_combout\);

-- Location: LABCELL_X17_Y14_N30
\registers|Mux58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][5]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][5]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][5]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][5]~q\,
	datab => \registers|ALT_INV_registers[6][5]~q\,
	datac => \registers|ALT_INV_registers[4][5]~q\,
	datad => \registers|ALT_INV_registers[7][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux58~7_combout\);

-- Location: LABCELL_X16_Y14_N21
\registers|Mux58~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[0][5]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[2][5]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[3][5]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[0][5]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[1][5]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[0][5]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[2][5]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[3][5]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[0][5]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[1][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][5]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_registers[2][5]~q\,
	datad => \registers|ALT_INV_registers[1][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[0][5]~q\,
	combout => \registers|Mux58~8_combout\);

-- Location: LABCELL_X7_Y16_N48
\registers|Mux58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][5]~q\ & ( (\registers|registers[14][5]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][5]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][5]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[13][5]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[15][5]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[14][5]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[15][5]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][5]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[13][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][5]~q\,
	datab => \registers|ALT_INV_registers[12][5]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[14][5]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[15][5]~q\,
	combout => \registers|Mux58~6_combout\);

-- Location: LABCELL_X16_Y14_N48
\registers|Mux58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~9_combout\ = ( \registers|Mux58~8_combout\ & ( \registers|Mux58~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux58~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( 
-- !\registers|Mux58~8_combout\ & ( \registers|Mux58~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|Mux58~7_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux58~8_combout\ & ( !\registers|Mux58~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux58~7_combout\)))) ) ) ) # ( !\registers|Mux58~8_combout\ & ( !\registers|Mux58~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux58~7_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010000000100000000000001010101000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \registers|ALT_INV_Mux58~7_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux58~8_combout\,
	dataf => \registers|ALT_INV_Mux58~6_combout\,
	combout => \registers|Mux58~9_combout\);

-- Location: LABCELL_X16_Y14_N57
\registers|Mux58~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~10_combout\ = ( \registers|Mux58~9_combout\ ) # ( !\registers|Mux58~9_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux58~4_combout\)) # (\registers|Mux58~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux58~4_combout\,
	datad => \registers|ALT_INV_Mux58~5_combout\,
	dataf => \registers|ALT_INV_Mux58~9_combout\,
	combout => \registers|Mux58~10_combout\);

-- Location: MLABCELL_X13_Y20_N39
\registers|Mux57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[3][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][6]~q\,
	datab => \registers|ALT_INV_registers[0][6]~q\,
	datac => \registers|ALT_INV_registers[2][6]~q\,
	datad => \registers|ALT_INV_registers[3][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux57~8_combout\);

-- Location: MLABCELL_X13_Y14_N9
\registers|Mux57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~7_combout\ = ( \registers|registers[7][6]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[6][6]~q\) ) ) ) # ( 
-- !\registers|registers[7][6]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[6][6]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[7][6]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[4][6]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[5][6]~q\))) ) ) ) # ( !\registers|registers[7][6]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[4][6]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[5][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][6]~q\,
	datab => \registers|ALT_INV_registers[5][6]~q\,
	datac => \registers|ALT_INV_registers[6][6]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[7][6]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux57~7_combout\);

-- Location: LABCELL_X7_Y16_N33
\registers|Mux57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][6]~q\,
	datab => \registers|ALT_INV_registers[13][6]~q\,
	datac => \registers|ALT_INV_registers[12][6]~q\,
	datad => \registers|ALT_INV_registers[15][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux57~6_combout\);

-- Location: LABCELL_X14_Y18_N42
\registers|Mux57~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~9_combout\ = ( \registers|Mux57~7_combout\ & ( \registers|Mux57~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((\registers|Mux57~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux57~7_combout\ & ( \registers|Mux57~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux57~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( \registers|Mux57~7_combout\ & ( !\registers|Mux57~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|Mux57~8_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux57~7_combout\ & ( !\registers|Mux57~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux57~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000010011000000000000001000010001000100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux57~8_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux57~7_combout\,
	dataf => \registers|ALT_INV_Mux57~6_combout\,
	combout => \registers|Mux57~9_combout\);

-- Location: LABCELL_X14_Y14_N39
\registers|Mux57~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][6]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][6]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][6]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][6]~q\,
	datab => \registers|ALT_INV_registers[11][6]~q\,
	datac => \registers|ALT_INV_registers[10][6]~q\,
	datad => \registers|ALT_INV_registers[8][6]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux57~11_combout\);

-- Location: LABCELL_X14_Y18_N0
\registers|Mux57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~5_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|Mux57~11_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_Mux57~11_combout\,
	combout => \registers|Mux57~5_combout\);

-- Location: LABCELL_X14_Y18_N6
\registers|Mux57~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~10_combout\ = ( \registers|Mux57~4_combout\ & ( ((\registers|Mux57~5_combout\) # (\registers|Mux57~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux57~4_combout\ & ( 
-- (\registers|Mux57~5_combout\) # (\registers|Mux57~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux57~9_combout\,
	datac => \registers|ALT_INV_Mux57~5_combout\,
	dataf => \registers|ALT_INV_Mux57~4_combout\,
	combout => \registers|Mux57~10_combout\);

-- Location: LABCELL_X17_Y13_N24
\registers|Mux56~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux56~10_combout\ = ( \registers|Mux56~5_combout\ & ( \registers|Mux56~4_combout\ ) ) # ( !\registers|Mux56~5_combout\ & ( \registers|Mux56~4_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\registers|Mux56~9_combout\) ) ) ) # ( \registers|Mux56~5_combout\ & ( !\registers|Mux56~4_combout\ ) ) # ( !\registers|Mux56~5_combout\ & ( !\registers|Mux56~4_combout\ & ( \registers|Mux56~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux56~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux56~5_combout\,
	dataf => \registers|ALT_INV_Mux56~4_combout\,
	combout => \registers|Mux56~10_combout\);

-- Location: LABCELL_X10_Y19_N36
\registers|registers[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[10][8]~feeder_combout\);

-- Location: FF_X10_Y19_N38
\registers|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][8]~q\);

-- Location: LABCELL_X10_Y19_N42
\registers|registers[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[11][8]~feeder_combout\);

-- Location: FF_X10_Y19_N44
\registers|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][8]~q\);

-- Location: FF_X9_Y15_N46
\registers|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][8]~q\);

-- Location: LABCELL_X1_Y19_N36
\registers|registers[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[9][8]~feeder_combout\);

-- Location: FF_X1_Y19_N38
\registers|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][8]~q\);

-- Location: LABCELL_X10_Y19_N15
\registers|Mux55~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~11_combout\ = ( \registers|registers[9][8]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[11][8]~q\) ) ) ) # ( 
-- !\registers|registers[9][8]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[11][8]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \registers|registers[9][8]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[8][8]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[10][8]~q\)) ) ) ) # ( !\registers|registers[9][8]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[8][8]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[10][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][8]~q\,
	datab => \registers|ALT_INV_registers[11][8]~q\,
	datac => \registers|ALT_INV_registers[8][8]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_registers[9][8]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux55~11_combout\);

-- Location: MLABCELL_X13_Y18_N0
\registers|Mux55~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~5_combout\ = ( \registers|Mux55~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_Mux55~11_combout\,
	combout => \registers|Mux55~5_combout\);

-- Location: FF_X10_Y18_N20
\registers|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][8]~q\);

-- Location: FF_X10_Y18_N38
\registers|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][8]~q\);

-- Location: LABCELL_X12_Y18_N12
\registers|registers[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[4][8]~feeder_combout\);

-- Location: FF_X12_Y18_N13
\registers|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][8]~q\);

-- Location: FF_X10_Y18_N2
\registers|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][8]~q\);

-- Location: LABCELL_X10_Y18_N21
\registers|Mux55~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][8]~q\,
	datab => \registers|ALT_INV_registers[6][8]~q\,
	datac => \registers|ALT_INV_registers[4][8]~q\,
	datad => \registers|ALT_INV_registers[7][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux55~7_combout\);

-- Location: FF_X13_Y20_N2
\registers|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][8]~q\);

-- Location: FF_X13_Y19_N32
\registers|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][8]~q\);

-- Location: FF_X10_Y16_N44
\registers|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][8]~q\);

-- Location: MLABCELL_X13_Y20_N6
\registers|registers[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[0][8]~feeder_combout\);

-- Location: FF_X13_Y20_N8
\registers|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][8]~q\);

-- Location: LABCELL_X12_Y20_N6
\registers|Mux55~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[3][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][8]~q\,
	datab => \registers|ALT_INV_registers[2][8]~q\,
	datac => \registers|ALT_INV_registers[3][8]~q\,
	datad => \registers|ALT_INV_registers[0][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux55~8_combout\);

-- Location: FF_X7_Y16_N53
\registers|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][8]~q\);

-- Location: FF_X7_Y16_N11
\registers|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][8]~q\);

-- Location: LABCELL_X10_Y17_N36
\registers|registers[15][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[15][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[15][8]~feeder_combout\);

-- Location: FF_X10_Y17_N38
\registers|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[15][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][8]~q\);

-- Location: FF_X7_Y16_N20
\registers|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][8]~q\);

-- Location: LABCELL_X7_Y16_N27
\registers|Mux55~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][8]~q\,
	datab => \registers|ALT_INV_registers[14][8]~q\,
	datac => \registers|ALT_INV_registers[15][8]~q\,
	datad => \registers|ALT_INV_registers[13][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux55~6_combout\);

-- Location: MLABCELL_X13_Y18_N48
\registers|Mux55~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~9_combout\ = ( \registers|Mux55~8_combout\ & ( \registers|Mux55~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|Mux55~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( 
-- !\registers|Mux55~8_combout\ & ( \registers|Mux55~6_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux55~7_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux55~8_combout\ & ( !\registers|Mux55~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux55~7_combout\)))) ) ) ) # ( !\registers|Mux55~8_combout\ & ( !\registers|Mux55~6_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux55~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000000100010001001000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_Mux55~7_combout\,
	datae => \registers|ALT_INV_Mux55~8_combout\,
	dataf => \registers|ALT_INV_Mux55~6_combout\,
	combout => \registers|Mux55~9_combout\);

-- Location: FF_X12_Y16_N59
\registers|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][8]~q\);

-- Location: FF_X12_Y16_N8
\registers|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][8]~q\);

-- Location: FF_X12_Y16_N2
\registers|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][8]~q\);

-- Location: FF_X13_Y18_N59
\registers|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][8]~q\);

-- Location: LABCELL_X12_Y16_N51
\registers|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~3_combout\ = ( \registers|registers[19][8]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[23][8]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[31][8]~q\))) ) ) ) # ( !\registers|registers[19][8]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[23][8]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[31][8]~q\))) ) ) ) # ( \registers|registers[19][8]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[27][8]~q\) ) ) ) # ( !\registers|registers[19][8]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[27][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[27][8]~q\,
	datac => \registers|ALT_INV_registers[23][8]~q\,
	datad => \registers|ALT_INV_registers[31][8]~q\,
	datae => \registers|ALT_INV_registers[19][8]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux55~3_combout\);

-- Location: FF_X13_Y16_N44
\registers|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][8]~q\);

-- Location: FF_X13_Y16_N8
\registers|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][8]~q\);

-- Location: FF_X13_Y16_N26
\registers|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][8]~q\);

-- Location: MLABCELL_X13_Y16_N45
\registers|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][8]~q\,
	datab => \registers|ALT_INV_registers[20][8]~q\,
	datac => \registers|ALT_INV_registers[28][8]~q\,
	datad => \registers|ALT_INV_registers[24][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux55~0_combout\);

-- Location: FF_X9_Y16_N26
\registers|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][8]~q\);

-- Location: FF_X9_Y16_N22
\registers|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][8]~q\);

-- Location: MLABCELL_X9_Y17_N24
\registers|registers[25][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[25][8]~feeder_combout\);

-- Location: FF_X9_Y17_N25
\registers|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][8]~q\);

-- Location: FF_X9_Y16_N56
\registers|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][8]~q\);

-- Location: MLABCELL_X9_Y16_N27
\registers|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][8]~q\,
	datab => \registers|ALT_INV_registers[17][8]~q\,
	datac => \registers|ALT_INV_registers[25][8]~q\,
	datad => \registers|ALT_INV_registers[29][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux55~1_combout\);

-- Location: FF_X10_Y14_N50
\registers|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][8]~q\);

-- Location: FF_X10_Y14_N59
\registers|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][8]~q\);

-- Location: LABCELL_X7_Y14_N51
\registers|registers[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][8]~feeder_combout\ = ( \writeData[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[8]~8_combout\,
	combout => \registers|registers[18][8]~feeder_combout\);

-- Location: FF_X7_Y14_N53
\registers|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][8]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][8]~q\);

-- Location: FF_X10_Y14_N20
\registers|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][8]~q\);

-- Location: LABCELL_X10_Y14_N51
\registers|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][8]~q\,
	datab => \registers|ALT_INV_registers[26][8]~q\,
	datac => \registers|ALT_INV_registers[18][8]~q\,
	datad => \registers|ALT_INV_registers[22][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux55~2_combout\);

-- Location: LABCELL_X12_Y16_N54
\registers|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~4_combout\ = ( \registers|Mux55~1_combout\ & ( \registers|Mux55~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16)) # 
-- (\registers|Mux55~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|Mux55~3_combout\))) ) ) ) # ( !\registers|Mux55~1_combout\ & ( 
-- \registers|Mux55~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux55~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|Mux55~3_combout\))) ) ) ) # ( \registers|Mux55~1_combout\ & ( !\registers|Mux55~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|Mux55~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux55~3_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\registers|Mux55~1_combout\ & ( !\registers|Mux55~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux55~0_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux55~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux55~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux55~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_Mux55~1_combout\,
	dataf => \registers|ALT_INV_Mux55~2_combout\,
	combout => \registers|Mux55~4_combout\);

-- Location: MLABCELL_X13_Y18_N3
\registers|Mux55~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux55~10_combout\ = ( \registers|Mux55~4_combout\ & ( ((\registers|Mux55~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))) # (\registers|Mux55~5_combout\) ) ) # ( !\registers|Mux55~4_combout\ & ( 
-- (\registers|Mux55~9_combout\) # (\registers|Mux55~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux55~5_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux55~9_combout\,
	dataf => \registers|ALT_INV_Mux55~4_combout\,
	combout => \registers|Mux55~10_combout\);

-- Location: FF_X13_Y21_N56
\registers|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][10]~q\);

-- Location: LABCELL_X10_Y21_N15
\registers|registers[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[10][10]~feeder_combout\);

-- Location: FF_X10_Y21_N17
\registers|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][10]~q\);

-- Location: FF_X13_Y21_N32
\registers|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][10]~q\);

-- Location: FF_X13_Y21_N26
\registers|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][10]~q\);

-- Location: MLABCELL_X13_Y21_N33
\registers|Mux53~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][10]~q\,
	datab => \registers|ALT_INV_registers[10][10]~q\,
	datac => \registers|ALT_INV_registers[9][10]~q\,
	datad => \registers|ALT_INV_registers[8][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux53~11_combout\);

-- Location: LABCELL_X14_Y21_N15
\registers|Mux53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~5_combout\ = ( \registers|Mux53~11_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux53~11_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux53~5_combout\);

-- Location: LABCELL_X17_Y20_N39
\registers|registers[28][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[28][10]~feeder_combout\);

-- Location: FF_X17_Y20_N41
\registers|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][10]~q\);

-- Location: FF_X18_Y14_N59
\registers|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][10]~q\);

-- Location: FF_X18_Y21_N56
\registers|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][10]~q\);

-- Location: FF_X18_Y21_N35
\registers|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][10]~q\);

-- Location: MLABCELL_X18_Y21_N36
\registers|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~0_combout\ = ( \registers|registers[20][10]~q\ & ( \registers|registers[16][10]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[24][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][10]~q\))) ) ) ) # ( !\registers|registers[20][10]~q\ & ( \registers|registers[16][10]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\registers|registers[24][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][10]~q\)))) ) ) ) # ( \registers|registers[20][10]~q\ & ( !\registers|registers[16][10]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\registers|registers[24][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][10]~q\)))) ) ) ) # ( !\registers|registers[20][10]~q\ & ( !\registers|registers[16][10]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[24][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[28][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][10]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \registers|ALT_INV_registers[24][10]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[20][10]~q\,
	dataf => \registers|ALT_INV_registers[16][10]~q\,
	combout => \registers|Mux53~0_combout\);

-- Location: FF_X23_Y21_N2
\registers|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][10]~q\);

-- Location: FF_X23_Y21_N8
\registers|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][10]~q\);

-- Location: LABCELL_X16_Y18_N33
\registers|registers[17][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[17][10]~feeder_combout\);

-- Location: FF_X16_Y18_N35
\registers|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][10]~q\);

-- Location: LABCELL_X20_Y22_N36
\registers|registers[25][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[25][10]~feeder_combout\);

-- Location: FF_X20_Y22_N38
\registers|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][10]~q\);

-- Location: MLABCELL_X23_Y21_N3
\registers|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][10]~q\,
	datab => \registers|ALT_INV_registers[29][10]~q\,
	datac => \registers|ALT_INV_registers[17][10]~q\,
	datad => \registers|ALT_INV_registers[25][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux53~1_combout\);

-- Location: FF_X17_Y12_N38
\registers|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][10]~q\);

-- Location: MLABCELL_X18_Y12_N48
\registers|registers[27][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[27][10]~feeder_combout\);

-- Location: FF_X18_Y12_N50
\registers|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][10]~q\);

-- Location: LABCELL_X16_Y12_N48
\registers|registers[31][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[31][10]~feeder_combout\);

-- Location: FF_X16_Y12_N50
\registers|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][10]~q\);

-- Location: FF_X17_Y12_N20
\registers|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][10]~q\);

-- Location: LABCELL_X17_Y12_N3
\registers|Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][10]~q\,
	datab => \registers|ALT_INV_registers[27][10]~q\,
	datac => \registers|ALT_INV_registers[31][10]~q\,
	datad => \registers|ALT_INV_registers[23][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux53~3_combout\);

-- Location: LABCELL_X17_Y14_N24
\registers|registers[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[22][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[22][10]~feeder_combout\);

-- Location: FF_X17_Y14_N26
\registers|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[22][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][10]~q\);

-- Location: FF_X16_Y19_N5
\registers|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][10]~q\);

-- Location: LABCELL_X17_Y14_N48
\registers|registers[30][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[30][10]~feeder_combout\);

-- Location: FF_X17_Y14_N50
\registers|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][10]~q\);

-- Location: FF_X14_Y17_N41
\registers|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][10]~q\);

-- Location: LABCELL_X17_Y14_N39
\registers|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~2_combout\ = ( \registers|registers[18][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][10]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][10]~q\))) ) ) ) # ( !\registers|registers[18][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][10]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][10]~q\))) ) ) ) # ( \registers|registers[18][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[22][10]~q\) ) ) ) # ( !\registers|registers[18][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[22][10]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][10]~q\,
	datab => \registers|ALT_INV_registers[26][10]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[30][10]~q\,
	datae => \registers|ALT_INV_registers[18][10]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux53~2_combout\);

-- Location: MLABCELL_X18_Y21_N18
\registers|Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~4_combout\ = ( \registers|Mux53~3_combout\ & ( \registers|Mux53~2_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux53~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux53~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|Mux53~3_combout\ & ( \registers|Mux53~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux53~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux53~1_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|Mux53~3_combout\ & ( !\registers|Mux53~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux53~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux53~1_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\registers|Mux53~3_combout\ & ( !\registers|Mux53~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux53~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux53~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux53~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux53~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_Mux53~3_combout\,
	dataf => \registers|ALT_INV_Mux53~2_combout\,
	combout => \registers|Mux53~4_combout\);

-- Location: LABCELL_X19_Y19_N6
\ALUbaseInput[10]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[10]~34_combout\ = ( \registers|Mux53~5_combout\ & ( \registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\registers|Mux53~5_combout\ & ( 
-- \registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\registers|Mux53~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)))) # (\controller|ALUsrc~0_combout\ & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(10))))) ) ) ) # ( \registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- !\registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux53~9_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111101011111010111100100111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \registers|ALT_INV_Mux53~9_combout\,
	datae => \registers|ALT_INV_Mux53~5_combout\,
	dataf => \registers|ALT_INV_Mux53~4_combout\,
	combout => \ALUbaseInput[10]~34_combout\);

-- Location: MLABCELL_X23_Y21_N48
\registers|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][10]~q\,
	datab => \registers|ALT_INV_registers[29][10]~q\,
	datac => \registers|ALT_INV_registers[25][10]~q\,
	datad => \registers|ALT_INV_registers[17][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux21~1_combout\);

-- Location: LABCELL_X17_Y20_N24
\registers|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][10]~q\,
	datab => \registers|ALT_INV_registers[28][10]~q\,
	datac => \registers|ALT_INV_registers[24][10]~q\,
	datad => \registers|ALT_INV_registers[16][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux21~0_combout\);

-- Location: MLABCELL_X13_Y21_N57
\registers|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][10]~q\,
	datab => \registers|ALT_INV_registers[10][10]~q\,
	datac => \registers|ALT_INV_registers[9][10]~q\,
	datad => \registers|ALT_INV_registers[8][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux21~4_combout\);

-- Location: FF_X25_Y18_N23
\registers|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][10]~q\);

-- Location: FF_X25_Y18_N14
\registers|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][10]~q\);

-- Location: FF_X25_Y18_N59
\registers|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][10]~q\);

-- Location: LABCELL_X25_Y18_N15
\registers|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~7_combout\ = ( \registers|registers[0][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][10]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][10]~q\)) ) ) ) # ( !\registers|registers[0][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][10]~q\)) ) ) ) # ( \registers|registers[0][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[1][10]~q\) ) ) ) # ( !\registers|registers[0][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[1][10]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][10]~q\,
	datab => \registers|ALT_INV_registers[2][10]~q\,
	datac => \registers|ALT_INV_registers[1][10]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_registers[0][10]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux21~7_combout\);

-- Location: FF_X20_Y21_N35
\registers|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][10]~q\);

-- Location: FF_X25_Y21_N50
\registers|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][10]~q\);

-- Location: FF_X19_Y20_N47
\registers|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][10]~q\);

-- Location: FF_X19_Y20_N56
\registers|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][10]~q\);

-- Location: LABCELL_X19_Y20_N9
\registers|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][10]~q\,
	datab => \registers|ALT_INV_registers[5][10]~q\,
	datac => \registers|ALT_INV_registers[4][10]~q\,
	datad => \registers|ALT_INV_registers[7][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux21~6_combout\);

-- Location: LABCELL_X24_Y13_N15
\registers|registers[15][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[15][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[15][10]~feeder_combout\);

-- Location: FF_X24_Y13_N17
\registers|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[15][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][10]~q\);

-- Location: MLABCELL_X23_Y13_N30
\registers|registers[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[12][10]~feeder_combout\);

-- Location: FF_X23_Y13_N32
\registers|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][10]~q\);

-- Location: FF_X24_Y17_N38
\registers|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][10]~q\);

-- Location: LABCELL_X24_Y21_N27
\registers|registers[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][10]~feeder_combout\ = ( \writeData[10]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[10]~48_combout\,
	combout => \registers|registers[13][10]~feeder_combout\);

-- Location: FF_X24_Y21_N29
\registers|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][10]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][10]~q\);

-- Location: MLABCELL_X23_Y13_N36
\registers|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][10]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[14][10]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[15][10]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][10]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[12][10]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[13][10]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[14][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[15][10]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[13][10]~q\ & ( (\registers|registers[12][10]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][10]~q\,
	datab => \registers|ALT_INV_registers[12][10]~q\,
	datac => \registers|ALT_INV_registers[14][10]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_registers[13][10]~q\,
	combout => \registers|Mux21~5_combout\);

-- Location: LABCELL_X14_Y17_N36
\registers|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~9_combout\ = ( \registers|Mux21~6_combout\ & ( \registers|Mux21~5_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux21~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (\registers|Mux21~4_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\registers|Mux21~6_combout\ & ( \registers|Mux21~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux21~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux21~4_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( \registers|Mux21~6_combout\ & ( !\registers|Mux21~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux21~7_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux21~4_combout\))) ) ) ) # ( 
-- !\registers|Mux21~6_combout\ & ( !\registers|Mux21~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux21~7_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux21~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux21~4_combout\,
	datad => \registers|ALT_INV_Mux21~7_combout\,
	datae => \registers|ALT_INV_Mux21~6_combout\,
	dataf => \registers|ALT_INV_Mux21~5_combout\,
	combout => \registers|Mux21~9_combout\);

-- Location: LABCELL_X14_Y17_N57
\registers|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][10]~q\,
	datab => \registers|ALT_INV_registers[18][10]~q\,
	datac => \registers|ALT_INV_registers[26][10]~q\,
	datad => \registers|ALT_INV_registers[22][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux21~2_combout\);

-- Location: LABCELL_X17_Y12_N27
\registers|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][10]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][10]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][10]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][10]~q\,
	datab => \registers|ALT_INV_registers[27][10]~q\,
	datac => \registers|ALT_INV_registers[31][10]~q\,
	datad => \registers|ALT_INV_registers[23][10]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux21~3_combout\);

-- Location: LABCELL_X14_Y17_N27
\registers|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~10_combout\ = ( \registers|Mux21~2_combout\ & ( \registers|Mux21~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\registers|Mux21~2_combout\ & ( \registers|Mux21~3_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) $ (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \registers|Mux21~2_combout\ & ( 
-- !\registers|Mux21~3_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) ) ) ) # ( !\registers|Mux21~2_combout\ & ( !\registers|Mux21~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111111110000000010101010010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux21~2_combout\,
	dataf => \registers|ALT_INV_Mux21~3_combout\,
	combout => \registers|Mux21~10_combout\);

-- Location: LABCELL_X14_Y17_N42
\registers|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux21~8_combout\ = ( \registers|Mux21~9_combout\ & ( \registers|Mux21~10_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux21~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) 
-- ) ) ) # ( !\registers|Mux21~9_combout\ & ( \registers|Mux21~10_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux21~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( 
-- \registers|Mux21~9_combout\ & ( !\registers|Mux21~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & \registers|Mux21~1_combout\)) ) ) ) # ( 
-- !\registers|Mux21~9_combout\ & ( !\registers|Mux21~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux21~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010110011101100111000010001001100111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux21~1_combout\,
	datad => \registers|ALT_INV_Mux21~0_combout\,
	datae => \registers|ALT_INV_Mux21~9_combout\,
	dataf => \registers|ALT_INV_Mux21~10_combout\,
	combout => \registers|Mux21~8_combout\);

-- Location: FF_X19_Y14_N53
\registers|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][9]~q\);

-- Location: FF_X16_Y16_N14
\registers|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][9]~q\);

-- Location: FF_X14_Y13_N38
\registers|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][9]~q\);

-- Location: FF_X19_Y14_N5
\registers|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][9]~q\);

-- Location: LABCELL_X19_Y14_N21
\registers|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~1_combout\ = ( \registers|registers[17][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[25][9]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[29][9]~q\)) ) ) ) # ( !\registers|registers[17][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[25][9]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[29][9]~q\)) ) ) ) # ( \registers|registers[17][9]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[21][9]~q\) ) ) ) # ( !\registers|registers[17][9]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[21][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][9]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_registers[21][9]~q\,
	datad => \registers|ALT_INV_registers[25][9]~q\,
	datae => \registers|ALT_INV_registers[17][9]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux54~1_combout\);

-- Location: LABCELL_X20_Y12_N51
\registers|registers[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[18][9]~feeder_combout\);

-- Location: FF_X20_Y12_N53
\registers|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][9]~q\);

-- Location: LABCELL_X20_Y12_N57
\registers|registers[26][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[26][9]~feeder_combout\);

-- Location: FF_X20_Y12_N59
\registers|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][9]~q\);

-- Location: FF_X10_Y14_N17
\registers|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][9]~q\);

-- Location: LABCELL_X20_Y12_N39
\registers|registers[30][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[30][9]~feeder_combout\);

-- Location: FF_X20_Y12_N41
\registers|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][9]~q\);

-- Location: LABCELL_X20_Y12_N30
\registers|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][9]~q\,
	datab => \registers|ALT_INV_registers[26][9]~q\,
	datac => \registers|ALT_INV_registers[22][9]~q\,
	datad => \registers|ALT_INV_registers[30][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux54~2_combout\);

-- Location: MLABCELL_X13_Y13_N36
\registers|registers[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[24][9]~feeder_combout\);

-- Location: FF_X13_Y13_N38
\registers|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][9]~q\);

-- Location: MLABCELL_X13_Y13_N57
\registers|registers[28][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[28][9]~feeder_combout\);

-- Location: FF_X13_Y13_N59
\registers|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][9]~q\);

-- Location: FF_X10_Y15_N41
\registers|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][9]~q\);

-- Location: FF_X18_Y13_N17
\registers|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][9]~q\);

-- Location: MLABCELL_X13_Y13_N0
\registers|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][9]~q\,
	datab => \registers|ALT_INV_registers[28][9]~q\,
	datac => \registers|ALT_INV_registers[20][9]~q\,
	datad => \registers|ALT_INV_registers[16][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux54~0_combout\);

-- Location: FF_X14_Y15_N50
\registers|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][9]~q\);

-- Location: FF_X14_Y15_N17
\registers|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][9]~q\);

-- Location: FF_X14_Y15_N32
\registers|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][9]~q\);

-- Location: FF_X16_Y16_N41
\registers|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][9]~q\);

-- Location: LABCELL_X14_Y15_N33
\registers|Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][9]~q\,
	datab => \registers|ALT_INV_registers[23][9]~q\,
	datac => \registers|ALT_INV_registers[27][9]~q\,
	datad => \registers|ALT_INV_registers[19][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux54~3_combout\);

-- Location: LABCELL_X20_Y13_N51
\registers|Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~4_combout\ = ( \registers|Mux54~0_combout\ & ( \registers|Mux54~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\registers|Mux54~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux54~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\registers|Mux54~0_combout\ & ( 
-- \registers|Mux54~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux54~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|Mux54~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \registers|Mux54~0_combout\ & ( !\registers|Mux54~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((\registers|Mux54~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux54~2_combout\)))) ) ) ) # ( !\registers|Mux54~0_combout\ & ( !\registers|Mux54~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|Mux54~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux54~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux54~1_combout\,
	datad => \registers|ALT_INV_Mux54~2_combout\,
	datae => \registers|ALT_INV_Mux54~0_combout\,
	dataf => \registers|ALT_INV_Mux54~3_combout\,
	combout => \registers|Mux54~4_combout\);

-- Location: FF_X20_Y13_N56
\registers|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][9]~q\);

-- Location: FF_X20_Y13_N5
\registers|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][9]~q\);

-- Location: MLABCELL_X13_Y15_N42
\registers|registers[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[1][9]~feeder_combout\);

-- Location: FF_X13_Y15_N44
\registers|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][9]~q\);

-- Location: FF_X24_Y18_N8
\registers|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][9]~q\);

-- Location: LABCELL_X20_Y13_N57
\registers|Mux54~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~8_combout\ = ( \registers|registers[3][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[2][9]~q\) ) ) ) # ( 
-- !\registers|registers[3][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[2][9]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[3][9]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[0][9]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[1][9]~q\))) ) ) ) # ( !\registers|registers[3][9]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[0][9]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[1][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][9]~q\,
	datab => \registers|ALT_INV_registers[0][9]~q\,
	datac => \registers|ALT_INV_registers[1][9]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[3][9]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux54~8_combout\);

-- Location: LABCELL_X12_Y15_N45
\registers|registers[14][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[14][9]~feeder_combout\);

-- Location: FF_X12_Y15_N47
\registers|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][9]~q\);

-- Location: FF_X17_Y15_N26
\registers|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][9]~q\);

-- Location: FF_X16_Y15_N8
\registers|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][9]~q\);

-- Location: FF_X16_Y15_N58
\registers|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][9]~q\);

-- Location: LABCELL_X16_Y15_N9
\registers|Mux54~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][9]~q\,
	datab => \registers|ALT_INV_registers[13][9]~q\,
	datac => \registers|ALT_INV_registers[15][9]~q\,
	datad => \registers|ALT_INV_registers[12][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux54~6_combout\);

-- Location: FF_X16_Y13_N2
\registers|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][9]~q\);

-- Location: MLABCELL_X13_Y14_N42
\registers|registers[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[4][9]~feeder_combout\);

-- Location: FF_X13_Y14_N43
\registers|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][9]~q\);

-- Location: LABCELL_X10_Y16_N57
\registers|registers[5][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[5][9]~feeder_combout\);

-- Location: FF_X10_Y16_N59
\registers|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][9]~q\);

-- Location: MLABCELL_X9_Y14_N48
\registers|registers[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[6][9]~feeder_combout\);

-- Location: FF_X9_Y14_N50
\registers|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][9]~q\);

-- Location: LABCELL_X16_Y13_N15
\registers|Mux54~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~7_combout\ = ( \registers|registers[6][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[7][9]~q\) ) ) ) # ( 
-- !\registers|registers[6][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[7][9]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[6][9]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[4][9]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[5][9]~q\))) ) ) ) # ( !\registers|registers[6][9]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[4][9]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[5][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][9]~q\,
	datab => \registers|ALT_INV_registers[4][9]~q\,
	datac => \registers|ALT_INV_registers[5][9]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[6][9]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux54~7_combout\);

-- Location: LABCELL_X20_Y13_N0
\registers|Mux54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~9_combout\ = ( \registers|Mux54~6_combout\ & ( \registers|Mux54~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((\registers|Mux54~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux54~6_combout\ & ( \registers|Mux54~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux54~8_combout\)))) ) ) ) # ( \registers|Mux54~6_combout\ & ( !\registers|Mux54~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux54~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( !\registers|Mux54~6_combout\ & ( !\registers|Mux54~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux54~8_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000101000100000101000000010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux54~8_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux54~6_combout\,
	dataf => \registers|ALT_INV_Mux54~7_combout\,
	combout => \registers|Mux54~9_combout\);

-- Location: LABCELL_X20_Y13_N9
\ALUbaseInput[9]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[9]~33_combout\ = ( \registers|Mux54~9_combout\ & ( \registers|Mux54~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\registers|Mux54~9_combout\ & ( 
-- \registers|Mux54~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \registers|Mux54~9_combout\ & ( !\registers|Mux54~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\registers|Mux54~9_combout\ & ( !\registers|Mux54~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- \registers|Mux54~4_combout\)))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux54~4_combout\,
	datae => \registers|ALT_INV_Mux54~9_combout\,
	dataf => \registers|ALT_INV_Mux54~5_combout\,
	combout => \ALUbaseInput[9]~33_combout\);

-- Location: FF_X14_Y13_N50
\registers|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][9]~q\);

-- Location: FF_X14_Y13_N44
\registers|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][9]~q\);

-- Location: LABCELL_X12_Y13_N36
\registers|registers[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][9]~feeder_combout\ = ( \writeData[9]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[9]~52_combout\,
	combout => \registers|registers[9][9]~feeder_combout\);

-- Location: FF_X12_Y13_N38
\registers|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][9]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][9]~q\);

-- Location: LABCELL_X14_Y13_N45
\registers|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][9]~q\,
	datab => \registers|ALT_INV_registers[10][9]~q\,
	datac => \registers|ALT_INV_registers[9][9]~q\,
	datad => \registers|ALT_INV_registers[8][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux22~5_combout\);

-- Location: LABCELL_X12_Y15_N24
\registers|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][9]~q\,
	datab => \registers|ALT_INV_registers[14][9]~q\,
	datac => \registers|ALT_INV_registers[15][9]~q\,
	datad => \registers|ALT_INV_registers[12][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux22~6_combout\);

-- Location: MLABCELL_X13_Y15_N6
\registers|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][9]~q\,
	datab => \registers|ALT_INV_registers[2][9]~q\,
	datac => \registers|ALT_INV_registers[0][9]~q\,
	datad => \registers|ALT_INV_registers[1][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux22~8_combout\);

-- Location: MLABCELL_X9_Y14_N18
\registers|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][9]~q\,
	datab => \registers|ALT_INV_registers[4][9]~q\,
	datac => \registers|ALT_INV_registers[7][9]~q\,
	datad => \registers|ALT_INV_registers[5][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux22~7_combout\);

-- Location: LABCELL_X14_Y15_N21
\registers|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~9_combout\ = ( \registers|Mux22~8_combout\ & ( \registers|Mux22~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux22~6_combout\) ) ) ) # ( !\registers|Mux22~8_combout\ & ( 
-- \registers|Mux22~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\instructions|altsyncram_component|auto_generated|q_a\(23)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux22~6_combout\)) ) 
-- ) ) # ( \registers|Mux22~8_combout\ & ( !\registers|Mux22~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux22~6_combout\)) ) ) ) # ( !\registers|Mux22~8_combout\ & ( !\registers|Mux22~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- \registers|Mux22~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011110000001100000011110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux22~6_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_Mux22~8_combout\,
	dataf => \registers|ALT_INV_Mux22~7_combout\,
	combout => \registers|Mux22~9_combout\);

-- Location: LABCELL_X14_Y15_N12
\registers|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~3_combout\ = ( \registers|registers[19][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[27][9]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[31][9]~q\)) ) ) ) # ( !\registers|registers[19][9]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[27][9]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[31][9]~q\)) ) ) ) # ( \registers|registers[19][9]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[23][9]~q\) ) ) ) # ( !\registers|registers[19][9]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[23][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][9]~q\,
	datab => \registers|ALT_INV_registers[27][9]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[23][9]~q\,
	datae => \registers|ALT_INV_registers[19][9]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux22~3_combout\);

-- Location: MLABCELL_X13_Y15_N18
\registers|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][9]~q\,
	datab => \registers|ALT_INV_registers[20][9]~q\,
	datac => \registers|ALT_INV_registers[28][9]~q\,
	datad => \registers|ALT_INV_registers[24][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux22~0_combout\);

-- Location: LABCELL_X14_Y13_N39
\registers|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][9]~q\,
	datab => \registers|ALT_INV_registers[21][9]~q\,
	datac => \registers|ALT_INV_registers[17][9]~q\,
	datad => \registers|ALT_INV_registers[29][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux22~1_combout\);

-- Location: LABCELL_X20_Y12_N12
\registers|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][9]~q\,
	datab => \registers|ALT_INV_registers[30][9]~q\,
	datac => \registers|ALT_INV_registers[22][9]~q\,
	datad => \registers|ALT_INV_registers[26][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux22~2_combout\);

-- Location: LABCELL_X14_Y15_N51
\registers|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~4_combout\ = ( \registers|Mux22~1_combout\ & ( \registers|Mux22~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\registers|Mux22~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|Mux22~3_combout\))) ) ) ) # ( !\registers|Mux22~1_combout\ & ( 
-- \registers|Mux22~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|Mux22~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\registers|Mux22~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \registers|Mux22~1_combout\ & ( !\registers|Mux22~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\registers|Mux22~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22))) # 
-- (\registers|Mux22~3_combout\))) ) ) ) # ( !\registers|Mux22~1_combout\ & ( !\registers|Mux22~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|Mux22~0_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux22~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_Mux22~3_combout\,
	datac => \registers|ALT_INV_Mux22~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_Mux22~1_combout\,
	dataf => \registers|ALT_INV_Mux22~2_combout\,
	combout => \registers|Mux22~4_combout\);

-- Location: LABCELL_X14_Y15_N36
\registers|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux22~10_combout\ = ( \registers|Mux22~9_combout\ & ( \registers|Mux22~4_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((\registers|Mux22~5_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\registers|Mux22~9_combout\ & ( \registers|Mux22~4_combout\ & ( 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux22~5_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- \registers|Mux22~9_combout\ & ( !\registers|Mux22~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux22~5_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\registers|Mux22~9_combout\ & ( !\registers|Mux22~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux22~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000110100001111000000001111001011111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \registers|ALT_INV_Mux22~5_combout\,
	datae => \registers|ALT_INV_Mux22~9_combout\,
	dataf => \registers|ALT_INV_Mux22~4_combout\,
	combout => \registers|Mux22~10_combout\);

-- Location: MLABCELL_X13_Y18_N18
\ALUbaseInput[8]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[8]~18_combout\ = ( \registers|Mux55~5_combout\ & ( \registers|Mux55~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\registers|Mux55~5_combout\ & ( 
-- \registers|Mux55~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\registers|Mux55~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|ALUsrc~0_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( \registers|Mux55~5_combout\ & ( !\registers|Mux55~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( 
-- !\registers|Mux55~5_combout\ & ( !\registers|Mux55~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux55~9_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux55~9_combout\,
	datad => \controller|ALT_INV_ALUsrc~0_combout\,
	datae => \registers|ALT_INV_Mux55~5_combout\,
	dataf => \registers|ALT_INV_Mux55~4_combout\,
	combout => \ALUbaseInput[8]~18_combout\);

-- Location: LABCELL_X21_Y17_N57
\mainALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~33_sumout\ = SUM(( \registers|Mux23~8_combout\ ) + ( !\ALUbaseInput[8]~18_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~30\ ))
-- \mainALU|Add0~34\ = CARRY(( \registers|Mux23~8_combout\ ) + ( !\ALUbaseInput[8]~18_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[8]~18_combout\,
	datad => \registers|ALT_INV_Mux23~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~30\,
	sumout => \mainALU|Add0~33_sumout\,
	cout => \mainALU|Add0~34\);

-- Location: LABCELL_X21_Y16_N30
\mainALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~37_sumout\ = SUM(( \registers|Mux22~10_combout\ ) + ( !\ALUbaseInput[9]~33_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~34\ ))
-- \mainALU|Add0~38\ = CARRY(( \registers|Mux22~10_combout\ ) + ( !\ALUbaseInput[9]~33_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datad => \registers|ALT_INV_Mux22~10_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~34\,
	sumout => \mainALU|Add0~37_sumout\,
	cout => \mainALU|Add0~38\);

-- Location: LABCELL_X21_Y16_N33
\mainALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~41_sumout\ = SUM(( \registers|Mux21~8_combout\ ) + ( !\ALUbaseInput[10]~34_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~38\ ))
-- \mainALU|Add0~42\ = CARRY(( \registers|Mux21~8_combout\ ) + ( !\ALUbaseInput[10]~34_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datad => \registers|ALT_INV_Mux21~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~38\,
	sumout => \mainALU|Add0~41_sumout\,
	cout => \mainALU|Add0~42\);

-- Location: LABCELL_X21_Y16_N27
\mainALU|Mux149~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux149~5_combout\ = ( \mainALU|Add0~41_sumout\ & ( ((\mainALU|Mux156~7_combout\ & (!\ALUbaseInput[10]~34_combout\ & !\registers|Mux21~8_combout\))) # (\mainALU|Mux155~5_combout\) ) ) # ( !\mainALU|Add0~41_sumout\ & ( (\mainALU|Mux156~7_combout\ & 
-- (!\ALUbaseInput[10]~34_combout\ & !\registers|Mux21~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000001110101010101010111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datad => \registers|ALT_INV_Mux21~8_combout\,
	dataf => \mainALU|ALT_INV_Add0~41_sumout\,
	combout => \mainALU|Mux149~5_combout\);

-- Location: LABCELL_X14_Y14_N33
\registers|Mux52~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][11]~q\,
	datab => \registers|ALT_INV_registers[8][11]~q\,
	datac => \registers|ALT_INV_registers[10][11]~q\,
	datad => \registers|ALT_INV_registers[11][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux52~11_combout\);

-- Location: LABCELL_X14_Y18_N21
\registers|Mux52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~5_combout\ = ( \registers|Mux52~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_Mux52~11_combout\,
	combout => \registers|Mux52~5_combout\);

-- Location: LABCELL_X7_Y16_N21
\registers|Mux52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][11]~q\,
	datab => \registers|ALT_INV_registers[12][11]~q\,
	datac => \registers|ALT_INV_registers[15][11]~q\,
	datad => \registers|ALT_INV_registers[14][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux52~6_combout\);

-- Location: MLABCELL_X13_Y15_N15
\registers|Mux52~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][11]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[2][11]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][11]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[0][11]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[1][11]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[3][11]~q\ & ( (\registers|registers[2][11]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[3][11]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[0][11]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[1][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][11]~q\,
	datab => \registers|ALT_INV_registers[1][11]~q\,
	datac => \registers|ALT_INV_registers[2][11]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[3][11]~q\,
	combout => \registers|Mux52~8_combout\);

-- Location: LABCELL_X10_Y18_N15
\registers|Mux52~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][11]~q\,
	datab => \registers|ALT_INV_registers[5][11]~q\,
	datac => \registers|ALT_INV_registers[6][11]~q\,
	datad => \registers|ALT_INV_registers[4][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux52~7_combout\);

-- Location: MLABCELL_X13_Y16_N18
\registers|Mux52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~9_combout\ = ( \registers|Mux52~8_combout\ & ( \registers|Mux52~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux52~6_combout\)))) ) ) ) # ( !\registers|Mux52~8_combout\ & ( \registers|Mux52~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux52~6_combout\)))) ) ) ) # ( \registers|Mux52~8_combout\ & ( !\registers|Mux52~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|Mux52~6_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\registers|Mux52~8_combout\ & ( !\registers|Mux52~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux52~6_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100100010000000010001000100000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux52~6_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux52~8_combout\,
	dataf => \registers|ALT_INV_Mux52~7_combout\,
	combout => \registers|Mux52~9_combout\);

-- Location: MLABCELL_X18_Y12_N39
\registers|Mux52~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~10_combout\ = ( \registers|Mux52~5_combout\ & ( \registers|Mux52~9_combout\ ) ) # ( !\registers|Mux52~5_combout\ & ( \registers|Mux52~9_combout\ ) ) # ( \registers|Mux52~5_combout\ & ( !\registers|Mux52~9_combout\ ) ) # ( 
-- !\registers|Mux52~5_combout\ & ( !\registers|Mux52~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux52~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux52~4_combout\,
	datae => \registers|ALT_INV_Mux52~5_combout\,
	dataf => \registers|ALT_INV_Mux52~9_combout\,
	combout => \registers|Mux52~10_combout\);

-- Location: M10K_X22_Y16_N0
\memory|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM:memory|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 6,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \controller|ALUsrc~2_combout\,
	portare => VCC,
	clk0 => \fast_clk~inputCLKENA0_outclk\,
	portadatain => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X20_Y19_N9
\registers|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux42~0_combout\);

-- Location: LABCELL_X29_Y18_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(9) ) + ( \Add1~37_sumout\ ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(9) ) + ( \Add1~37_sumout\ ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_Add1~37_sumout\,
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: LABCELL_X29_Y18_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \Add1~41_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(10) ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \Add1~41_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(10) ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_Add1~41_sumout\,
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: MLABCELL_X9_Y20_N48
\controller|ALUsrc~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|ALUsrc~1_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(27) & ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(29) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(28) & !\instructions|altsyncram_component|auto_generated|q_a\(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|ALUsrc~1_combout\);

-- Location: LABCELL_X21_Y20_N57
\branch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \branch~0_combout\ = ( !\controller|Equal0~0_combout\ & ( \controller|ALUsrc~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_ALUsrc~1_combout\,
	datae => \controller|ALT_INV_Equal0~0_combout\,
	combout => \branch~0_combout\);

-- Location: LABCELL_X29_Y18_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(11) ) + ( \Add1~45_sumout\ ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(11) ) + ( \Add1~45_sumout\ ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~45_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: LABCELL_X29_Y18_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(12) ) + ( \Add1~49_sumout\ ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(12) ) + ( \Add1~49_sumout\ ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~49_sumout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X13_Y16_N59
\registers|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][14]~q\);

-- Location: FF_X14_Y20_N41
\registers|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][14]~q\);

-- Location: FF_X14_Y20_N14
\registers|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][14]~q\);

-- Location: FF_X13_Y16_N53
\registers|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][14]~q\);

-- Location: LABCELL_X14_Y20_N48
\registers|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~0_combout\ = ( \registers|registers[28][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[20][14]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\registers|registers[28][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[20][14]~q\) ) ) ) # ( \registers|registers[28][14]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[16][14]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (\registers|registers[24][14]~q\)) ) ) ) # ( !\registers|registers[28][14]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[16][14]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[24][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][14]~q\,
	datab => \registers|ALT_INV_registers[16][14]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_registers[20][14]~q\,
	datae => \registers|ALT_INV_registers[28][14]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux17~0_combout\);

-- Location: FF_X13_Y17_N59
\registers|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][14]~q\);

-- Location: LABCELL_X14_Y19_N42
\registers|registers[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[18][14]~feeder_combout\);

-- Location: FF_X14_Y19_N44
\registers|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][14]~q\);

-- Location: FF_X13_Y17_N53
\registers|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][14]~q\);

-- Location: FF_X13_Y17_N14
\registers|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][14]~q\);

-- Location: LABCELL_X14_Y19_N51
\registers|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][14]~q\,
	datab => \registers|ALT_INV_registers[18][14]~q\,
	datac => \registers|ALT_INV_registers[26][14]~q\,
	datad => \registers|ALT_INV_registers[22][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux17~2_combout\);

-- Location: MLABCELL_X13_Y18_N24
\registers|registers[19][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[19][14]~feeder_combout\);

-- Location: FF_X13_Y18_N26
\registers|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][14]~q\);

-- Location: FF_X13_Y18_N14
\registers|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][14]~q\);

-- Location: LABCELL_X6_Y18_N39
\registers|registers[31][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[31][14]~feeder_combout\);

-- Location: FF_X6_Y18_N41
\registers|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][14]~q\);

-- Location: FF_X13_Y18_N47
\registers|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][14]~q\);

-- Location: MLABCELL_X13_Y18_N42
\registers|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][14]~q\,
	datab => \registers|ALT_INV_registers[23][14]~q\,
	datac => \registers|ALT_INV_registers[31][14]~q\,
	datad => \registers|ALT_INV_registers[27][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux17~3_combout\);

-- Location: MLABCELL_X13_Y18_N33
\registers|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~10_combout\ = ( \registers|Mux17~2_combout\ & ( \registers|Mux17~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\registers|Mux17~2_combout\ & ( \registers|Mux17~3_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) $ (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \registers|Mux17~2_combout\ & ( 
-- !\registers|Mux17~3_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) ) ) ) # ( !\registers|Mux17~2_combout\ & ( !\registers|Mux17~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111111110000000010101010010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux17~2_combout\,
	dataf => \registers|ALT_INV_Mux17~3_combout\,
	combout => \registers|Mux17~10_combout\);

-- Location: FF_X9_Y20_N29
\registers|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][14]~q\);

-- Location: FF_X9_Y20_N44
\registers|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][14]~q\);

-- Location: LABCELL_X7_Y20_N39
\registers|registers[29][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[29][14]~feeder_combout\);

-- Location: FF_X7_Y20_N41
\registers|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][14]~q\);

-- Location: MLABCELL_X9_Y17_N48
\registers|registers[17][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[17][14]~feeder_combout\);

-- Location: FF_X9_Y17_N49
\registers|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][14]~q\);

-- Location: LABCELL_X7_Y20_N9
\registers|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][14]~q\,
	datab => \registers|ALT_INV_registers[25][14]~q\,
	datac => \registers|ALT_INV_registers[29][14]~q\,
	datad => \registers|ALT_INV_registers[17][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux17~1_combout\);

-- Location: FF_X16_Y20_N58
\registers|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][14]~q\);

-- Location: FF_X16_Y20_N8
\registers|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][14]~q\);

-- Location: FF_X16_Y20_N14
\registers|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][14]~q\);

-- Location: FF_X17_Y19_N56
\registers|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][14]~q\);

-- Location: LABCELL_X16_Y20_N9
\registers|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][14]~q\,
	datab => \registers|ALT_INV_registers[15][14]~q\,
	datac => \registers|ALT_INV_registers[13][14]~q\,
	datad => \registers|ALT_INV_registers[14][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux17~5_combout\);

-- Location: LABCELL_X7_Y18_N51
\registers|registers[6][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[6][14]~feeder_combout\);

-- Location: FF_X7_Y18_N53
\registers|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][14]~q\);

-- Location: FF_X12_Y18_N16
\registers|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][14]~q\);

-- Location: FF_X12_Y18_N44
\registers|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][14]~q\);

-- Location: LABCELL_X12_Y18_N18
\registers|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~6_combout\ = ( \registers|registers[7][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[6][14]~q\) ) ) ) # ( 
-- !\registers|registers[7][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[6][14]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \registers|registers[7][14]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[4][14]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|registers[5][14]~q\))) ) ) ) # ( !\registers|registers[7][14]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[4][14]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[5][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][14]~q\,
	datab => \registers|ALT_INV_registers[4][14]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \registers|ALT_INV_registers[5][14]~q\,
	datae => \registers|ALT_INV_registers[7][14]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux17~6_combout\);

-- Location: FF_X21_Y20_N14
\registers|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][14]~q\);

-- Location: FF_X14_Y20_N20
\registers|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][14]~q\);

-- Location: FF_X13_Y20_N14
\registers|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][14]~q\);

-- Location: MLABCELL_X13_Y20_N33
\registers|registers[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][14]~feeder_combout\ = \writeData[14]~32_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[0][14]~feeder_combout\);

-- Location: FF_X13_Y20_N34
\registers|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][14]~q\);

-- Location: MLABCELL_X13_Y20_N15
\registers|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][14]~q\,
	datab => \registers|ALT_INV_registers[3][14]~q\,
	datac => \registers|ALT_INV_registers[2][14]~q\,
	datad => \registers|ALT_INV_registers[0][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux17~7_combout\);

-- Location: MLABCELL_X23_Y20_N48
\registers|registers[11][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[11][14]~feeder_combout\);

-- Location: FF_X23_Y20_N50
\registers|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][14]~q\);

-- Location: MLABCELL_X23_Y20_N42
\registers|registers[10][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[10][14]~feeder_combout\);

-- Location: FF_X23_Y20_N44
\registers|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][14]~q\);

-- Location: LABCELL_X14_Y14_N12
\registers|registers[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][14]~feeder_combout\ = ( \writeData[14]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[14]~32_combout\,
	combout => \registers|registers[8][14]~feeder_combout\);

-- Location: FF_X14_Y14_N13
\registers|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][14]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][14]~q\);

-- Location: FF_X14_Y14_N26
\registers|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][14]~q\);

-- Location: MLABCELL_X23_Y20_N9
\registers|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~4_combout\ = ( \registers|registers[8][14]~q\ & ( \registers|registers[9][14]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|registers[10][14]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[11][14]~q\))) ) ) ) # ( !\registers|registers[8][14]~q\ & ( \registers|registers[9][14]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|registers[10][14]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|registers[11][14]~q\))) ) ) ) # ( \registers|registers[8][14]~q\ & ( !\registers|registers[9][14]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[10][14]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[11][14]~q\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\registers|registers[8][14]~q\ & ( !\registers|registers[9][14]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[10][14]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[11][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][14]~q\,
	datab => \registers|ALT_INV_registers[10][14]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[8][14]~q\,
	dataf => \registers|ALT_INV_registers[9][14]~q\,
	combout => \registers|Mux17~4_combout\);

-- Location: MLABCELL_X13_Y18_N6
\registers|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~9_combout\ = ( \registers|Mux17~7_combout\ & ( \registers|Mux17~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux17~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux17~5_combout\))) ) ) ) # ( !\registers|Mux17~7_combout\ & ( \registers|Mux17~4_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux17~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|Mux17~5_combout\)))) ) ) ) # ( \registers|Mux17~7_combout\ & ( !\registers|Mux17~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|Mux17~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|Mux17~5_combout\))) ) ) ) # ( !\registers|Mux17~7_combout\ & ( !\registers|Mux17~4_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux17~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux17~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux17~5_combout\,
	datad => \registers|ALT_INV_Mux17~6_combout\,
	datae => \registers|ALT_INV_Mux17~7_combout\,
	dataf => \registers|ALT_INV_Mux17~4_combout\,
	combout => \registers|Mux17~9_combout\);

-- Location: MLABCELL_X13_Y18_N15
\registers|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux17~8_combout\ = ( \registers|Mux17~1_combout\ & ( \registers|Mux17~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\registers|Mux17~10_combout\) # (\registers|Mux17~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux17~10_combout\)))) ) ) ) # ( !\registers|Mux17~1_combout\ & ( \registers|Mux17~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # ((\registers|Mux17~10_combout\ & ((\registers|Mux17~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \registers|Mux17~1_combout\ & ( 
-- !\registers|Mux17~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\registers|Mux17~10_combout\) # (\registers|Mux17~0_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux17~10_combout\))))) ) ) ) # ( !\registers|Mux17~1_combout\ & ( !\registers|Mux17~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (\registers|Mux17~10_combout\ & ((\registers|Mux17~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101010001000001010110101010101111111110111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux17~0_combout\,
	datad => \registers|ALT_INV_Mux17~10_combout\,
	datae => \registers|ALT_INV_Mux17~1_combout\,
	dataf => \registers|ALT_INV_Mux17~9_combout\,
	combout => \registers|Mux17~8_combout\);

-- Location: LABCELL_X25_Y17_N24
\pcAddr[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[14]~14_combout\ = ( \registers|Mux17~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~49_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(12))) ) ) ) # ( 
-- !\registers|Mux17~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~49_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(12))) ) ) ) # ( \registers|Mux17~8_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\Add0~49_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\registers|Mux17~8_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add0~49_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add1~49_sumout\,
	datad => \ALT_INV_Add0~49_sumout\,
	datae => \registers|ALT_INV_Mux17~8_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[14]~14_combout\);

-- Location: FF_X25_Y17_N26
\program_counter|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[14]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(14));

-- Location: LABCELL_X31_Y18_N18
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( \program_counter|q\(8) ) + ( GND ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( \program_counter|q\(8) ) + ( GND ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(8),
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X31_Y18_N21
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( \program_counter|q\(9) ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( \program_counter|q\(9) ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(9),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: LABCELL_X31_Y18_N24
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( \program_counter|q\(10) ) + ( GND ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( \program_counter|q\(10) ) + ( GND ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(10),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: LABCELL_X31_Y18_N27
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( \program_counter|q\(11) ) + ( GND ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( \program_counter|q\(11) ) + ( GND ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(11),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: LABCELL_X31_Y18_N30
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( \program_counter|q\(12) ) + ( GND ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( \program_counter|q\(12) ) + ( GND ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(12),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: LABCELL_X31_Y18_N33
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( \program_counter|q\(13) ) + ( GND ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( \program_counter|q\(13) ) + ( GND ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(13),
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: LABCELL_X31_Y18_N36
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( \program_counter|q\(14) ) + ( GND ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( \program_counter|q\(14) ) + ( GND ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(14),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: LABCELL_X29_Y18_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \Add1~53_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(13) ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \Add1~53_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(13) ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \ALT_INV_Add1~53_sumout\,
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X13_Y19_N35
\registers|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][15]~q\);

-- Location: FF_X12_Y22_N59
\registers|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][15]~q\);

-- Location: FF_X13_Y19_N44
\registers|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][15]~q\);

-- Location: FF_X14_Y20_N31
\registers|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][15]~q\);

-- Location: LABCELL_X14_Y20_N30
\registers|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~6_combout\ = ( \registers|registers[3][15]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[2][15]~q\) ) ) ) # ( 
-- !\registers|registers[3][15]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[2][15]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \registers|registers[3][15]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[0][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|registers[1][15]~q\))) ) ) ) # ( !\registers|registers[3][15]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[0][15]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[1][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][15]~q\,
	datab => \registers|ALT_INV_registers[0][15]~q\,
	datac => \registers|ALT_INV_registers[1][15]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_registers[3][15]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux16~6_combout\);

-- Location: FF_X23_Y20_N20
\registers|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][15]~q\);

-- Location: FF_X12_Y18_N29
\registers|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][15]~q\);

-- Location: FF_X12_Y18_N5
\registers|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][15]~q\);

-- Location: FF_X12_Y18_N32
\registers|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][15]~q\);

-- Location: MLABCELL_X23_Y20_N21
\registers|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~8_combout\ = ( \registers|registers[4][15]~q\ & ( \registers|registers[5][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|registers[6][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[7][15]~q\)))) ) ) ) # ( !\registers|registers[4][15]~q\ & ( \registers|registers[5][15]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[6][15]~q\ & (\instructions|altsyncram_component|auto_generated|q_a\(22)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[7][15]~q\)))) ) ) ) # ( \registers|registers[4][15]~q\ & ( !\registers|registers[5][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|registers[6][15]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- \registers|registers[7][15]~q\)))) ) ) ) # ( !\registers|registers[4][15]~q\ & ( !\registers|registers[5][15]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|registers[6][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[7][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][15]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_registers[7][15]~q\,
	datae => \registers|ALT_INV_registers[4][15]~q\,
	dataf => \registers|ALT_INV_registers[5][15]~q\,
	combout => \registers|Mux16~8_combout\);

-- Location: FF_X12_Y19_N23
\registers|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][15]~q\);

-- Location: FF_X16_Y20_N55
\registers|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][15]~q\);

-- Location: FF_X18_Y17_N38
\registers|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][15]~q\);

-- Location: FF_X12_Y19_N26
\registers|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][15]~q\);

-- Location: LABCELL_X12_Y19_N33
\registers|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][15]~q\,
	datab => \registers|ALT_INV_registers[12][15]~q\,
	datac => \registers|ALT_INV_registers[13][15]~q\,
	datad => \registers|ALT_INV_registers[15][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux16~7_combout\);

-- Location: MLABCELL_X9_Y15_N0
\registers|registers[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[8][15]~feeder_combout\);

-- Location: FF_X9_Y15_N1
\registers|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][15]~q\);

-- Location: LABCELL_X10_Y20_N27
\registers|registers[10][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[10][15]~feeder_combout\);

-- Location: FF_X10_Y20_N29
\registers|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][15]~q\);

-- Location: LABCELL_X10_Y19_N18
\registers|registers[9][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[9][15]~feeder_combout\);

-- Location: FF_X10_Y19_N20
\registers|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][15]~q\);

-- Location: FF_X18_Y17_N53
\registers|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][15]~q\);

-- Location: LABCELL_X10_Y20_N6
\registers|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][15]~q\,
	datab => \registers|ALT_INV_registers[10][15]~q\,
	datac => \registers|ALT_INV_registers[9][15]~q\,
	datad => \registers|ALT_INV_registers[11][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux16~5_combout\);

-- Location: LABCELL_X14_Y20_N42
\registers|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~9_combout\ = ( \registers|Mux16~7_combout\ & ( \registers|Mux16~5_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux16~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|Mux16~8_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|Mux16~7_combout\ & ( \registers|Mux16~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux16~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux16~8_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (((!\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( \registers|Mux16~7_combout\ & ( !\registers|Mux16~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux16~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux16~8_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (((\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\registers|Mux16~7_combout\ & ( !\registers|Mux16~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux16~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux16~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_Mux16~6_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux16~8_combout\,
	datae => \registers|ALT_INV_Mux16~7_combout\,
	dataf => \registers|ALT_INV_Mux16~5_combout\,
	combout => \registers|Mux16~9_combout\);

-- Location: LABCELL_X14_Y19_N24
\registers|registers[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[27][15]~feeder_combout\);

-- Location: FF_X14_Y19_N26
\registers|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][15]~q\);

-- Location: FF_X9_Y18_N41
\registers|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][15]~q\);

-- Location: FF_X12_Y16_N26
\registers|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][15]~q\);

-- Location: LABCELL_X14_Y19_N36
\registers|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][15]~q\,
	datab => \registers|ALT_INV_registers[23][15]~q\,
	datac => \registers|ALT_INV_registers[19][15]~q\,
	datad => \registers|ALT_INV_registers[31][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux16~3_combout\);

-- Location: FF_X14_Y20_N56
\registers|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][15]~q\);

-- Location: LABCELL_X7_Y20_N57
\registers|registers[28][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[28][15]~feeder_combout\);

-- Location: FF_X7_Y20_N59
\registers|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][15]~q\);

-- Location: MLABCELL_X9_Y20_N36
\registers|registers[24][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[24][15]~feeder_combout\);

-- Location: FF_X9_Y20_N38
\registers|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][15]~q\);

-- Location: FF_X14_Y20_N37
\registers|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][15]~q\);

-- Location: LABCELL_X14_Y20_N36
\registers|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~0_combout\ = ( \registers|registers[16][15]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[20][15]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[28][15]~q\))) ) ) ) # ( !\registers|registers[16][15]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[20][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[28][15]~q\))) ) ) ) # ( \registers|registers[16][15]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[24][15]~q\) ) ) ) # ( !\registers|registers[16][15]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[24][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][15]~q\,
	datab => \registers|ALT_INV_registers[28][15]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_registers[24][15]~q\,
	datae => \registers|ALT_INV_registers[16][15]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux16~0_combout\);

-- Location: MLABCELL_X9_Y19_N24
\registers|registers[26][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[26][15]~feeder_combout\);

-- Location: FF_X9_Y19_N26
\registers|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][15]~q\);

-- Location: MLABCELL_X9_Y19_N48
\registers|registers[18][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][15]~feeder_combout\ = ( \writeData[15]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[15]~28_combout\,
	combout => \registers|registers[18][15]~feeder_combout\);

-- Location: FF_X9_Y19_N50
\registers|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][15]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][15]~q\);

-- Location: FF_X13_Y17_N29
\registers|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][15]~q\);

-- Location: FF_X9_Y19_N14
\registers|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][15]~q\);

-- Location: MLABCELL_X9_Y19_N36
\registers|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][15]~q\,
	datab => \registers|ALT_INV_registers[18][15]~q\,
	datac => \registers|ALT_INV_registers[22][15]~q\,
	datad => \registers|ALT_INV_registers[30][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux16~2_combout\);

-- Location: FF_X9_Y18_N56
\registers|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][15]~q\);

-- Location: FF_X9_Y16_N5
\registers|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][15]~q\);

-- Location: FF_X9_Y18_N2
\registers|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][15]~q\);

-- Location: FF_X18_Y17_N8
\registers|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][15]~q\);

-- Location: MLABCELL_X9_Y18_N48
\registers|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][15]~q\,
	datab => \registers|ALT_INV_registers[17][15]~q\,
	datac => \registers|ALT_INV_registers[29][15]~q\,
	datad => \registers|ALT_INV_registers[21][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux16~1_combout\);

-- Location: LABCELL_X14_Y20_N24
\registers|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~4_combout\ = ( \registers|Mux16~2_combout\ & ( \registers|Mux16~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\registers|Mux16~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux16~3_combout\))) ) ) ) # ( !\registers|Mux16~2_combout\ & ( 
-- \registers|Mux16~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux16~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (\registers|Mux16~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \registers|Mux16~2_combout\ & ( !\registers|Mux16~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\registers|Mux16~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # 
-- (\registers|Mux16~3_combout\))) ) ) ) # ( !\registers|Mux16~2_combout\ & ( !\registers|Mux16~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux16~0_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux16~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \registers|ALT_INV_Mux16~3_combout\,
	datac => \registers|ALT_INV_Mux16~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux16~2_combout\,
	dataf => \registers|ALT_INV_Mux16~1_combout\,
	combout => \registers|Mux16~4_combout\);

-- Location: LABCELL_X14_Y20_N6
\registers|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux16~10_combout\ = ( \registers|Mux16~4_combout\ & ( (\registers|Mux16~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\registers|Mux16~4_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux16~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \registers|ALT_INV_Mux16~9_combout\,
	dataf => \registers|ALT_INV_Mux16~4_combout\,
	combout => \registers|Mux16~10_combout\);

-- Location: LABCELL_X25_Y17_N30
\pcAddr[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[15]~15_combout\ = ( \registers|Mux16~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~53_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(13)))) ) ) ) # ( 
-- !\registers|Mux16~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~53_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(13)))) ) ) ) # ( \registers|Mux16~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\Add0~53_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\registers|Mux16~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add0~53_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~53_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \ALT_INV_Add0~53_sumout\,
	datae => \registers|ALT_INV_Mux16~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[15]~15_combout\);

-- Location: FF_X25_Y17_N32
\program_counter|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[15]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(15));

-- Location: LABCELL_X31_Y18_N39
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( \program_counter|q\(15) ) + ( GND ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( \program_counter|q\(15) ) + ( GND ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(15),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: LABCELL_X29_Y18_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \Add1~57_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(14) ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \Add1~57_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(14) ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \ALT_INV_Add1~57_sumout\,
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: MLABCELL_X9_Y19_N51
\registers|registers[18][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[18][16]~feeder_combout\);

-- Location: FF_X9_Y19_N52
\registers|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][16]~q\);

-- Location: FF_X13_Y17_N2
\registers|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][16]~q\);

-- Location: FF_X13_Y17_N8
\registers|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][16]~q\);

-- Location: FF_X13_Y17_N23
\registers|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][16]~q\);

-- Location: MLABCELL_X13_Y17_N48
\registers|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~2_combout\ = ( \registers|registers[26][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][16]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][16]~q\))) ) ) ) # ( !\registers|registers[26][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][16]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][16]~q\))) ) ) ) # ( \registers|registers[26][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[18][16]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|registers[26][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[18][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_registers[18][16]~q\,
	datac => \registers|ALT_INV_registers[22][16]~q\,
	datad => \registers|ALT_INV_registers[30][16]~q\,
	datae => \registers|ALT_INV_registers[26][16]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux15~2_combout\);

-- Location: FF_X12_Y17_N56
\registers|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][16]~q\);

-- Location: FF_X12_Y17_N14
\registers|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][16]~q\);

-- Location: FF_X12_Y17_N2
\registers|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][16]~q\);

-- Location: FF_X13_Y16_N23
\registers|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][16]~q\);

-- Location: LABCELL_X12_Y17_N36
\registers|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][16]~q\,
	datab => \registers|ALT_INV_registers[28][16]~q\,
	datac => \registers|ALT_INV_registers[16][16]~q\,
	datad => \registers|ALT_INV_registers[24][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux15~0_combout\);

-- Location: FF_X9_Y17_N5
\registers|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][16]~q\);

-- Location: MLABCELL_X9_Y17_N42
\registers|registers[17][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[17][16]~feeder_combout\);

-- Location: FF_X9_Y17_N44
\registers|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][16]~q\);

-- Location: FF_X9_Y16_N35
\registers|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][16]~q\);

-- Location: FF_X9_Y17_N20
\registers|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][16]~q\);

-- Location: MLABCELL_X9_Y17_N57
\registers|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][16]~q\,
	datab => \registers|ALT_INV_registers[17][16]~q\,
	datac => \registers|ALT_INV_registers[29][16]~q\,
	datad => \registers|ALT_INV_registers[21][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux15~1_combout\);

-- Location: LABCELL_X7_Y15_N36
\registers|registers[19][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[19][16]~feeder_combout\);

-- Location: FF_X7_Y15_N38
\registers|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][16]~q\);

-- Location: FF_X12_Y16_N32
\registers|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][16]~q\);

-- Location: LABCELL_X7_Y15_N24
\registers|registers[31][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[31][16]~feeder_combout\);

-- Location: FF_X7_Y15_N26
\registers|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][16]~q\);

-- Location: LABCELL_X7_Y17_N0
\registers|registers[27][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[27][16]~feeder_combout\);

-- Location: FF_X7_Y17_N1
\registers|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][16]~q\);

-- Location: LABCELL_X7_Y15_N54
\registers|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][16]~q\,
	datab => \registers|ALT_INV_registers[23][16]~q\,
	datac => \registers|ALT_INV_registers[31][16]~q\,
	datad => \registers|ALT_INV_registers[27][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux15~3_combout\);

-- Location: LABCELL_X12_Y17_N27
\registers|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~4_combout\ = ( \registers|Mux15~1_combout\ & ( \registers|Mux15~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux15~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (\registers|Mux15~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|Mux15~1_combout\ & ( \registers|Mux15~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux15~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux15~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( \registers|Mux15~1_combout\ & ( !\registers|Mux15~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux15~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux15~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( !\registers|Mux15~1_combout\ & ( !\registers|Mux15~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux15~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux15~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux15~2_combout\,
	datad => \registers|ALT_INV_Mux15~0_combout\,
	datae => \registers|ALT_INV_Mux15~1_combout\,
	dataf => \registers|ALT_INV_Mux15~3_combout\,
	combout => \registers|Mux15~4_combout\);

-- Location: FF_X13_Y19_N11
\registers|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][16]~q\);

-- Location: MLABCELL_X13_Y20_N30
\registers|registers[0][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[0][16]~feeder_combout\);

-- Location: FF_X13_Y20_N31
\registers|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][16]~q\);

-- Location: FF_X13_Y19_N38
\registers|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][16]~q\);

-- Location: MLABCELL_X13_Y19_N3
\registers|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][16]~q\,
	datab => \registers|ALT_INV_registers[2][16]~q\,
	datac => \registers|ALT_INV_registers[0][16]~q\,
	datad => \registers|ALT_INV_registers[1][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux15~6_combout\);

-- Location: FF_X12_Y19_N56
\registers|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][16]~q\);

-- Location: FF_X12_Y19_N32
\registers|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][16]~q\);

-- Location: FF_X7_Y16_N55
\registers|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][16]~q\);

-- Location: FF_X12_Y19_N8
\registers|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][16]~q\);

-- Location: LABCELL_X12_Y19_N12
\registers|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][16]~q\,
	datab => \registers|ALT_INV_registers[13][16]~q\,
	datac => \registers|ALT_INV_registers[12][16]~q\,
	datad => \registers|ALT_INV_registers[15][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux15~7_combout\);

-- Location: LABCELL_X10_Y16_N21
\registers|registers[7][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[7][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[7][16]~feeder_combout\);

-- Location: FF_X10_Y16_N23
\registers|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[7][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][16]~q\);

-- Location: FF_X7_Y18_N8
\registers|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][16]~q\);

-- Location: MLABCELL_X13_Y14_N45
\registers|registers[4][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[4][16]~feeder_combout\);

-- Location: FF_X13_Y14_N46
\registers|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][16]~q\);

-- Location: FF_X7_Y18_N44
\registers|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][16]~q\);

-- Location: LABCELL_X7_Y18_N0
\registers|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][16]~q\,
	datab => \registers|ALT_INV_registers[6][16]~q\,
	datac => \registers|ALT_INV_registers[4][16]~q\,
	datad => \registers|ALT_INV_registers[5][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux15~8_combout\);

-- Location: LABCELL_X7_Y17_N54
\registers|registers[10][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[10][16]~feeder_combout\);

-- Location: FF_X7_Y17_N56
\registers|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][16]~q\);

-- Location: LABCELL_X12_Y13_N12
\registers|registers[11][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[11][16]~feeder_combout\);

-- Location: FF_X12_Y13_N14
\registers|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][16]~q\);

-- Location: LABCELL_X12_Y13_N42
\registers|registers[9][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[9][16]~feeder_combout\);

-- Location: FF_X12_Y13_N44
\registers|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][16]~q\);

-- Location: LABCELL_X14_Y14_N15
\registers|registers[8][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][16]~feeder_combout\ = ( \writeData[16]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[16]~9_combout\,
	combout => \registers|registers[8][16]~feeder_combout\);

-- Location: FF_X14_Y14_N16
\registers|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][16]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][16]~q\);

-- Location: LABCELL_X7_Y17_N18
\registers|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~5_combout\ = ( \registers|registers[8][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[10][16]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[11][16]~q\))) ) ) ) # ( !\registers|registers[8][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[10][16]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[11][16]~q\))) ) ) ) # ( \registers|registers[8][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[9][16]~q\) ) ) ) # ( !\registers|registers[8][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[9][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][16]~q\,
	datab => \registers|ALT_INV_registers[11][16]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \registers|ALT_INV_registers[9][16]~q\,
	datae => \registers|ALT_INV_registers[8][16]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux15~5_combout\);

-- Location: LABCELL_X12_Y19_N18
\registers|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~9_combout\ = ( \registers|Mux15~8_combout\ & ( \registers|Mux15~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux15~6_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((\registers|Mux15~7_combout\)))) ) ) ) # ( 
-- !\registers|Mux15~8_combout\ & ( \registers|Mux15~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux15~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux15~7_combout\)))) ) ) ) # ( \registers|Mux15~8_combout\ & ( !\registers|Mux15~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux15~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((\registers|Mux15~7_combout\)))) ) ) ) # ( !\registers|Mux15~8_combout\ & ( !\registers|Mux15~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux15~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux15~7_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux15~6_combout\,
	datad => \registers|ALT_INV_Mux15~7_combout\,
	datae => \registers|ALT_INV_Mux15~8_combout\,
	dataf => \registers|ALT_INV_Mux15~5_combout\,
	combout => \registers|Mux15~9_combout\);

-- Location: LABCELL_X12_Y17_N21
\registers|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux15~10_combout\ = ( \registers|Mux15~4_combout\ & ( \registers|Mux15~9_combout\ ) ) # ( !\registers|Mux15~4_combout\ & ( \registers|Mux15~9_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux15~4_combout\ & ( !\registers|Mux15~9_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux15~4_combout\,
	dataf => \registers|ALT_INV_Mux15~9_combout\,
	combout => \registers|Mux15~10_combout\);

-- Location: LABCELL_X25_Y13_N33
\pcAddr[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[16]~16_combout\ = ( \registers|Mux15~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~57_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(14))) ) ) ) # ( 
-- !\registers|Mux15~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~57_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(14))) ) ) ) # ( \registers|Mux15~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\Add0~57_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\registers|Mux15~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add0~57_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add0~57_sumout\,
	datad => \ALT_INV_Add1~57_sumout\,
	datae => \registers|ALT_INV_Mux15~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[16]~16_combout\);

-- Location: FF_X25_Y13_N35
\program_counter|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[16]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(16));

-- Location: LABCELL_X31_Y18_N42
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( \program_counter|q\(16) ) + ( GND ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( \program_counter|q\(16) ) + ( GND ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(16),
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: LABCELL_X29_Y18_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \Add1~61_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \Add1~61_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add1~61_sumout\,
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: MLABCELL_X9_Y16_N9
\registers|registers[29][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[29][17]~feeder_combout\);

-- Location: FF_X9_Y16_N11
\registers|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][17]~q\);

-- Location: FF_X20_Y22_N14
\registers|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][17]~q\);

-- Location: MLABCELL_X18_Y22_N24
\registers|registers[17][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[17][17]~feeder_combout\);

-- Location: FF_X18_Y22_N26
\registers|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][17]~q\);

-- Location: FF_X20_Y22_N55
\registers|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][17]~q\);

-- Location: MLABCELL_X18_Y22_N0
\registers|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][17]~q\,
	datab => \registers|ALT_INV_registers[21][17]~q\,
	datac => \registers|ALT_INV_registers[17][17]~q\,
	datad => \registers|ALT_INV_registers[25][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux14~1_combout\);

-- Location: FF_X17_Y19_N26
\registers|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][17]~q\);

-- Location: FF_X13_Y16_N4
\registers|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][17]~q\);

-- Location: FF_X18_Y19_N17
\registers|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][17]~q\);

-- Location: FF_X18_Y19_N8
\registers|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][17]~q\);

-- Location: LABCELL_X17_Y19_N39
\registers|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~0_combout\ = ( \registers|registers[20][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[24][17]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[28][17]~q\))) ) ) ) # ( !\registers|registers[20][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[24][17]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[28][17]~q\))) ) ) ) # ( \registers|registers[20][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[16][17]~q\) ) ) ) # ( !\registers|registers[20][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[16][17]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][17]~q\,
	datab => \registers|ALT_INV_registers[24][17]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[28][17]~q\,
	datae => \registers|ALT_INV_registers[20][17]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux14~0_combout\);

-- Location: FF_X14_Y21_N2
\registers|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][17]~q\);

-- Location: FF_X14_Y21_N8
\registers|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][17]~q\);

-- Location: FF_X13_Y22_N41
\registers|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][17]~q\);

-- Location: FF_X14_Y21_N29
\registers|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][17]~q\);

-- Location: LABCELL_X14_Y21_N9
\registers|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][17]~q\,
	datab => \registers|ALT_INV_registers[31][17]~q\,
	datac => \registers|ALT_INV_registers[19][17]~q\,
	datad => \registers|ALT_INV_registers[27][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux14~3_combout\);

-- Location: FF_X20_Y19_N32
\registers|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][17]~q\);

-- Location: FF_X20_Y19_N59
\registers|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][17]~q\);

-- Location: MLABCELL_X9_Y19_N6
\registers|registers[30][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[30][17]~feeder_combout\);

-- Location: FF_X9_Y19_N8
\registers|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][17]~q\);

-- Location: FF_X20_Y19_N17
\registers|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][17]~q\);

-- Location: MLABCELL_X9_Y19_N33
\registers|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~2_combout\ = ( \registers|registers[18][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][17]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][17]~q\))) ) ) ) # ( !\registers|registers[18][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][17]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][17]~q\))) ) ) ) # ( \registers|registers[18][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[26][17]~q\) ) ) ) # ( !\registers|registers[18][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[26][17]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][17]~q\,
	datab => \registers|ALT_INV_registers[26][17]~q\,
	datac => \registers|ALT_INV_registers[30][17]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[18][17]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux14~2_combout\);

-- Location: LABCELL_X20_Y19_N54
\registers|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~4_combout\ = ( \registers|Mux14~3_combout\ & ( \registers|Mux14~2_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux14~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\registers|Mux14~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\registers|Mux14~3_combout\ & ( \registers|Mux14~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux14~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux14~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \registers|Mux14~3_combout\ & ( !\registers|Mux14~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux14~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux14~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\registers|Mux14~3_combout\ & ( !\registers|Mux14~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux14~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux14~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \registers|ALT_INV_Mux14~1_combout\,
	datac => \registers|ALT_INV_Mux14~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux14~3_combout\,
	dataf => \registers|ALT_INV_Mux14~2_combout\,
	combout => \registers|Mux14~4_combout\);

-- Location: MLABCELL_X23_Y20_N12
\registers|registers[6][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[6][17]~feeder_combout\);

-- Location: FF_X23_Y20_N14
\registers|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][17]~q\);

-- Location: FF_X12_Y18_N8
\registers|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][17]~q\);

-- Location: LABCELL_X12_Y18_N0
\registers|registers[4][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[4][17]~feeder_combout\);

-- Location: FF_X12_Y18_N1
\registers|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][17]~q\);

-- Location: FF_X12_Y18_N23
\registers|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][17]~q\);

-- Location: MLABCELL_X23_Y20_N3
\registers|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~8_combout\ = ( \registers|registers[7][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[5][17]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\registers|registers[7][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & \registers|registers[5][17]~q\) ) ) ) # ( \registers|registers[7][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[4][17]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|registers[6][17]~q\)) ) ) ) # ( !\registers|registers[7][17]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[4][17]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[6][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \registers|ALT_INV_registers[6][17]~q\,
	datac => \registers|ALT_INV_registers[5][17]~q\,
	datad => \registers|ALT_INV_registers[4][17]~q\,
	datae => \registers|ALT_INV_registers[7][17]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux14~8_combout\);

-- Location: FF_X21_Y20_N44
\registers|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][17]~q\);

-- Location: FF_X21_Y20_N8
\registers|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][17]~q\);

-- Location: FF_X13_Y19_N52
\registers|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][17]~q\);

-- Location: FF_X21_Y20_N2
\registers|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][17]~q\);

-- Location: LABCELL_X21_Y20_N9
\registers|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~6_combout\ = ( \registers|registers[1][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][17]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][17]~q\)) ) ) ) # ( !\registers|registers[1][17]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][17]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][17]~q\)) ) ) ) # ( \registers|registers[1][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[0][17]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|registers[1][17]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[0][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_registers[0][17]~q\,
	datac => \registers|ALT_INV_registers[3][17]~q\,
	datad => \registers|ALT_INV_registers[2][17]~q\,
	datae => \registers|ALT_INV_registers[1][17]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux14~6_combout\);

-- Location: LABCELL_X16_Y20_N54
\registers|registers[12][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[12][17]~feeder_combout\);

-- Location: FF_X16_Y20_N56
\registers|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][17]~q\);

-- Location: FF_X16_Y20_N44
\registers|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][17]~q\);

-- Location: FF_X12_Y19_N17
\registers|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][17]~q\);

-- Location: FF_X16_Y20_N38
\registers|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[17]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][17]~q\);

-- Location: LABCELL_X16_Y20_N45
\registers|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][17]~q\,
	datab => \registers|ALT_INV_registers[15][17]~q\,
	datac => \registers|ALT_INV_registers[14][17]~q\,
	datad => \registers|ALT_INV_registers[13][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux14~7_combout\);

-- Location: LABCELL_X12_Y20_N30
\registers|registers[11][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[11][17]~feeder_combout\);

-- Location: FF_X12_Y20_N32
\registers|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][17]~q\);

-- Location: LABCELL_X12_Y20_N36
\registers|registers[9][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[9][17]~feeder_combout\);

-- Location: FF_X12_Y20_N38
\registers|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][17]~q\);

-- Location: LABCELL_X10_Y20_N39
\registers|registers[10][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[10][17]~feeder_combout\);

-- Location: FF_X10_Y20_N41
\registers|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][17]~q\);

-- Location: LABCELL_X10_Y20_N12
\registers|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][17]~q\,
	datab => \registers|ALT_INV_registers[11][17]~q\,
	datac => \registers|ALT_INV_registers[9][17]~q\,
	datad => \registers|ALT_INV_registers[10][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux14~5_combout\);

-- Location: LABCELL_X20_Y19_N12
\registers|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~9_combout\ = ( \registers|Mux14~7_combout\ & ( \registers|Mux14~5_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux14~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) 
-- & (\registers|Mux14~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|Mux14~7_combout\ & ( \registers|Mux14~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux14~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux14~8_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( \registers|Mux14~7_combout\ & ( !\registers|Mux14~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux14~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux14~8_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( !\registers|Mux14~7_combout\ & ( !\registers|Mux14~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux14~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux14~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux14~8_combout\,
	datad => \registers|ALT_INV_Mux14~6_combout\,
	datae => \registers|ALT_INV_Mux14~7_combout\,
	dataf => \registers|ALT_INV_Mux14~5_combout\,
	combout => \registers|Mux14~9_combout\);

-- Location: LABCELL_X20_Y19_N6
\registers|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux14~10_combout\ = ( \registers|Mux14~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux14~4_combout\) ) ) # ( !\registers|Mux14~9_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux14~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \registers|ALT_INV_Mux14~4_combout\,
	dataf => \registers|ALT_INV_Mux14~9_combout\,
	combout => \registers|Mux14~10_combout\);

-- Location: LABCELL_X24_Y19_N36
\pcAddr[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[17]~17_combout\ = ( \registers|Mux14~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~61_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( 
-- !\registers|Mux14~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~61_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( \registers|Mux14~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add0~61_sumout\) ) ) ) # ( !\registers|Mux14~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (\Add0~61_sumout\ & !\isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add1~61_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \registers|ALT_INV_Mux14~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[17]~17_combout\);

-- Location: FF_X24_Y19_N38
\program_counter|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[17]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(17));

-- Location: LABCELL_X31_Y18_N45
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( \program_counter|q\(17) ) + ( GND ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( \program_counter|q\(17) ) + ( GND ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(17),
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: FF_X25_Y22_N2
\registers|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][18]~q\);

-- Location: FF_X23_Y22_N14
\registers|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][18]~q\);

-- Location: FF_X23_Y22_N59
\registers|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][18]~q\);

-- Location: FF_X23_Y22_N35
\registers|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][18]~q\);

-- Location: MLABCELL_X23_Y22_N15
\registers|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][18]~q\,
	datab => \registers|ALT_INV_registers[20][18]~q\,
	datac => \registers|ALT_INV_registers[24][18]~q\,
	datad => \registers|ALT_INV_registers[28][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux45~0_combout\);

-- Location: FF_X21_Y21_N44
\registers|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][18]~q\);

-- Location: MLABCELL_X18_Y21_N9
\registers|registers[22][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[22][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[22][18]~feeder_combout\);

-- Location: FF_X18_Y21_N11
\registers|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[22][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][18]~q\);

-- Location: LABCELL_X17_Y21_N18
\registers|registers[18][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[18][18]~feeder_combout\);

-- Location: FF_X17_Y21_N20
\registers|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][18]~q\);

-- Location: LABCELL_X17_Y21_N12
\registers|registers[26][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[26][18]~feeder_combout\);

-- Location: FF_X17_Y21_N14
\registers|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][18]~q\);

-- Location: MLABCELL_X18_Y21_N3
\registers|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][18]~q\,
	datab => \registers|ALT_INV_registers[22][18]~q\,
	datac => \registers|ALT_INV_registers[18][18]~q\,
	datad => \registers|ALT_INV_registers[26][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux45~2_combout\);

-- Location: FF_X25_Y22_N8
\registers|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][18]~q\);

-- Location: FF_X19_Y22_N41
\registers|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][18]~q\);

-- Location: FF_X19_Y22_N5
\registers|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][18]~q\);

-- Location: FF_X19_Y22_N44
\registers|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][18]~q\);

-- Location: LABCELL_X19_Y22_N54
\registers|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][18]~q\,
	datab => \registers|ALT_INV_registers[27][18]~q\,
	datac => \registers|ALT_INV_registers[23][18]~q\,
	datad => \registers|ALT_INV_registers[31][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux45~3_combout\);

-- Location: FF_X21_Y21_N26
\registers|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][18]~q\);

-- Location: FF_X20_Y22_N44
\registers|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][18]~q\);

-- Location: FF_X20_Y22_N22
\registers|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][18]~q\);

-- Location: FF_X20_Y22_N11
\registers|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][18]~q\);

-- Location: LABCELL_X20_Y22_N45
\registers|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][18]~q\,
	datab => \registers|ALT_INV_registers[21][18]~q\,
	datac => \registers|ALT_INV_registers[25][18]~q\,
	datad => \registers|ALT_INV_registers[29][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux45~1_combout\);

-- Location: LABCELL_X19_Y19_N30
\registers|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~4_combout\ = ( \registers|Mux45~3_combout\ & ( \registers|Mux45~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux45~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|Mux45~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux45~3_combout\ & ( \registers|Mux45~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|Mux45~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- \registers|Mux45~2_combout\)))) ) ) ) # ( \registers|Mux45~3_combout\ & ( !\registers|Mux45~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux45~0_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux45~2_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\registers|Mux45~3_combout\ & ( !\registers|Mux45~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux45~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux45~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux45~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_Mux45~2_combout\,
	datae => \registers|ALT_INV_Mux45~3_combout\,
	dataf => \registers|ALT_INV_Mux45~1_combout\,
	combout => \registers|Mux45~4_combout\);

-- Location: FF_X21_Y23_N56
\registers|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][18]~q\);

-- Location: FF_X21_Y23_N44
\registers|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][18]~q\);

-- Location: LABCELL_X20_Y23_N51
\registers|registers[9][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[9][18]~feeder_combout\);

-- Location: FF_X20_Y23_N53
\registers|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][18]~q\);

-- Location: LABCELL_X24_Y24_N51
\registers|registers[8][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[8][18]~feeder_combout\);

-- Location: FF_X24_Y24_N53
\registers|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][18]~q\);

-- Location: LABCELL_X21_Y23_N45
\registers|Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][18]~q\,
	datab => \registers|ALT_INV_registers[11][18]~q\,
	datac => \registers|ALT_INV_registers[9][18]~q\,
	datad => \registers|ALT_INV_registers[8][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux45~5_combout\);

-- Location: LABCELL_X20_Y23_N24
\registers|Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~6_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux42~0_combout\ & ( \registers|Mux45~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux45~5_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux42~0_combout\,
	combout => \registers|Mux45~6_combout\);

-- Location: LABCELL_X21_Y23_N0
\registers|Mux45~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~11_combout\ = ( \registers|Mux45~4_combout\ & ( \registers|Mux45~6_combout\ ) ) # ( !\registers|Mux45~4_combout\ & ( \registers|Mux45~6_combout\ ) ) # ( \registers|Mux45~4_combout\ & ( !\registers|Mux45~6_combout\ & ( 
-- (\registers|Mux45~10_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\registers|Mux45~4_combout\ & ( !\registers|Mux45~6_combout\ & ( \registers|Mux45~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux45~10_combout\,
	datae => \registers|ALT_INV_Mux45~4_combout\,
	dataf => \registers|ALT_INV_Mux45~6_combout\,
	combout => \registers|Mux45~11_combout\);

-- Location: FF_X13_Y14_N2
\registers|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][19]~q\);

-- Location: FF_X13_Y14_N11
\registers|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][19]~q\);

-- Location: FF_X13_Y14_N32
\registers|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][19]~q\);

-- Location: FF_X13_Y15_N5
\registers|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][19]~q\);

-- Location: MLABCELL_X13_Y14_N57
\registers|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][19]~q\,
	datab => \registers|ALT_INV_registers[5][19]~q\,
	datac => \registers|ALT_INV_registers[4][19]~q\,
	datad => \registers|ALT_INV_registers[7][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux12~8_combout\);

-- Location: FF_X13_Y15_N56
\registers|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][19]~q\);

-- Location: FF_X13_Y15_N32
\registers|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][19]~q\);

-- Location: FF_X19_Y13_N23
\registers|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][19]~q\);

-- Location: FF_X18_Y13_N29
\registers|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][19]~q\);

-- Location: MLABCELL_X13_Y15_N0
\registers|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][19]~q\,
	datab => \registers|ALT_INV_registers[3][19]~q\,
	datac => \registers|ALT_INV_registers[0][19]~q\,
	datad => \registers|ALT_INV_registers[2][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux12~6_combout\);

-- Location: LABCELL_X14_Y14_N45
\registers|registers[8][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[8][19]~feeder_combout\);

-- Location: FF_X14_Y14_N46
\registers|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][19]~q\);

-- Location: FF_X14_Y13_N20
\registers|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][19]~q\);

-- Location: FF_X14_Y14_N5
\registers|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][19]~q\);

-- Location: LABCELL_X14_Y13_N3
\registers|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][19]~q\,
	datab => \registers|ALT_INV_registers[8][19]~q\,
	datac => \registers|ALT_INV_registers[11][19]~q\,
	datad => \registers|ALT_INV_registers[9][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux12~5_combout\);

-- Location: LABCELL_X14_Y12_N21
\registers|registers[14][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[14][19]~feeder_combout\);

-- Location: FF_X14_Y12_N23
\registers|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][19]~q\);

-- Location: LABCELL_X6_Y15_N57
\registers|registers[12][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[12][19]~feeder_combout\);

-- Location: FF_X6_Y15_N58
\registers|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][19]~q\);

-- Location: FF_X16_Y15_N26
\registers|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][19]~q\);

-- Location: FF_X16_Y15_N14
\registers|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][19]~q\);

-- Location: LABCELL_X14_Y12_N24
\registers|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][19]~q\,
	datab => \registers|ALT_INV_registers[12][19]~q\,
	datac => \registers|ALT_INV_registers[13][19]~q\,
	datad => \registers|ALT_INV_registers[15][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux12~7_combout\);

-- Location: MLABCELL_X13_Y14_N24
\registers|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~9_combout\ = ( \registers|Mux12~5_combout\ & ( \registers|Mux12~7_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux12~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) 
-- & (\registers|Mux12~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|Mux12~5_combout\ & ( \registers|Mux12~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux12~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24))) # 
-- (\registers|Mux12~8_combout\))) ) ) ) # ( \registers|Mux12~5_combout\ & ( !\registers|Mux12~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux12~6_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux12~8_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( 
-- !\registers|Mux12~5_combout\ & ( !\registers|Mux12~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux12~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux12~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_Mux12~8_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_Mux12~6_combout\,
	datae => \registers|ALT_INV_Mux12~5_combout\,
	dataf => \registers|ALT_INV_Mux12~7_combout\,
	combout => \registers|Mux12~9_combout\);

-- Location: LABCELL_X17_Y13_N18
\registers|registers[18][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[18][19]~feeder_combout\);

-- Location: FF_X17_Y13_N20
\registers|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][19]~q\);

-- Location: FF_X17_Y14_N44
\registers|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][19]~q\);

-- Location: FF_X10_Y14_N55
\registers|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][19]~q\);

-- Location: FF_X17_Y14_N56
\registers|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][19]~q\);

-- Location: LABCELL_X17_Y14_N3
\registers|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~2_combout\ = ( \registers|registers[30][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[22][19]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\registers|registers[30][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[22][19]~q\) ) ) ) # ( \registers|registers[30][19]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[18][19]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|registers[26][19]~q\))) ) ) ) # ( !\registers|registers[30][19]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[18][19]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[26][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][19]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_registers[22][19]~q\,
	datad => \registers|ALT_INV_registers[26][19]~q\,
	datae => \registers|ALT_INV_registers[30][19]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux12~2_combout\);

-- Location: FF_X19_Y14_N20
\registers|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][19]~q\);

-- Location: LABCELL_X12_Y14_N24
\registers|registers[21][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[21][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[21][19]~feeder_combout\);

-- Location: FF_X12_Y14_N26
\registers|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[21][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][19]~q\);

-- Location: FF_X13_Y22_N20
\registers|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][19]~q\);

-- Location: FF_X19_Y14_N2
\registers|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][19]~q\);

-- Location: LABCELL_X19_Y14_N3
\registers|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~1_combout\ = ( \registers|registers[17][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[21][19]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[29][19]~q\)) ) ) ) # ( !\registers|registers[17][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[21][19]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[29][19]~q\)) ) ) ) # ( \registers|registers[17][19]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[25][19]~q\) ) ) ) # ( !\registers|registers[17][19]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[25][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][19]~q\,
	datab => \registers|ALT_INV_registers[21][19]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_registers[25][19]~q\,
	datae => \registers|ALT_INV_registers[17][19]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux12~1_combout\);

-- Location: FF_X10_Y15_N20
\registers|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][19]~q\);

-- Location: LABCELL_X10_Y15_N45
\registers|registers[20][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[20][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[20][19]~feeder_combout\);

-- Location: FF_X10_Y15_N47
\registers|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[20][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][19]~q\);

-- Location: LABCELL_X10_Y15_N6
\registers|registers[24][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[24][19]~feeder_combout\);

-- Location: FF_X10_Y15_N8
\registers|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][19]~q\);

-- Location: LABCELL_X10_Y13_N6
\registers|registers[28][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[28][19]~feeder_combout\);

-- Location: FF_X10_Y13_N8
\registers|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][19]~q\);

-- Location: LABCELL_X10_Y15_N21
\registers|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][19]~q\,
	datab => \registers|ALT_INV_registers[20][19]~q\,
	datac => \registers|ALT_INV_registers[24][19]~q\,
	datad => \registers|ALT_INV_registers[28][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux12~0_combout\);

-- Location: FF_X14_Y21_N56
\registers|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][19]~q\);

-- Location: LABCELL_X14_Y21_N27
\registers|registers[27][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[27][19]~feeder_combout\);

-- Location: FF_X14_Y21_N28
\registers|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][19]~q\);

-- Location: LABCELL_X14_Y22_N54
\registers|registers[19][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[19][19]~feeder_combout\);

-- Location: FF_X14_Y22_N56
\registers|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][19]~q\);

-- Location: FF_X14_Y21_N50
\registers|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[19]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][19]~q\);

-- Location: LABCELL_X14_Y21_N57
\registers|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][19]~q\,
	datab => \registers|ALT_INV_registers[27][19]~q\,
	datac => \registers|ALT_INV_registers[19][19]~q\,
	datad => \registers|ALT_INV_registers[23][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux12~3_combout\);

-- Location: MLABCELL_X13_Y14_N18
\registers|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~4_combout\ = ( \registers|Mux12~0_combout\ & ( \registers|Mux12~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\registers|Mux12~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux12~2_combout\))) ) ) ) # ( !\registers|Mux12~0_combout\ & ( 
-- \registers|Mux12~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux12~1_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux12~2_combout\))) ) ) ) # ( \registers|Mux12~0_combout\ & ( !\registers|Mux12~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux12~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux12~2_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\registers|Mux12~0_combout\ & ( !\registers|Mux12~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux12~1_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux12~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux12~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux12~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux12~0_combout\,
	dataf => \registers|ALT_INV_Mux12~3_combout\,
	combout => \registers|Mux12~4_combout\);

-- Location: MLABCELL_X13_Y14_N48
\registers|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux12~10_combout\ = ( \registers|Mux12~4_combout\ & ( (\registers|Mux12~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\registers|Mux12~4_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux12~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux12~9_combout\,
	dataf => \registers|ALT_INV_Mux12~4_combout\,
	combout => \registers|Mux12~10_combout\);

-- Location: LABCELL_X29_Y18_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \Add1~65_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \Add1~65_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Mux15~0_combout\,
	datad => \ALT_INV_Add1~65_sumout\,
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X24_Y21_N32
\registers|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][18]~q\);

-- Location: FF_X20_Y21_N8
\registers|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][18]~q\);

-- Location: LABCELL_X21_Y22_N9
\registers|registers[13][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[13][18]~feeder_combout\);

-- Location: FF_X21_Y22_N11
\registers|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][18]~q\);

-- Location: MLABCELL_X23_Y21_N54
\registers|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~7_combout\ = ( \registers|registers[13][18]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[14][18]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[15][18]~q\))) ) ) ) # ( !\registers|registers[13][18]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[14][18]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[15][18]~q\))) ) ) ) # ( \registers|registers[13][18]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[12][18]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|registers[13][18]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[12][18]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_registers[12][18]~q\,
	datac => \registers|ALT_INV_registers[14][18]~q\,
	datad => \registers|ALT_INV_registers[15][18]~q\,
	datae => \registers|ALT_INV_registers[13][18]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux13~7_combout\);

-- Location: FF_X19_Y19_N47
\registers|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][18]~q\);

-- Location: FF_X25_Y19_N14
\registers|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][18]~q\);

-- Location: FF_X25_Y19_N11
\registers|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][18]~q\);

-- Location: FF_X19_Y19_N14
\registers|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][18]~q\);

-- Location: LABCELL_X25_Y19_N15
\registers|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][18]~q\,
	datab => \registers|ALT_INV_registers[5][18]~q\,
	datac => \registers|ALT_INV_registers[7][18]~q\,
	datad => \registers|ALT_INV_registers[6][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux13~8_combout\);

-- Location: LABCELL_X21_Y23_N57
\registers|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][18]~q\,
	datab => \registers|ALT_INV_registers[9][18]~q\,
	datac => \registers|ALT_INV_registers[11][18]~q\,
	datad => \registers|ALT_INV_registers[8][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux13~5_combout\);

-- Location: LABCELL_X26_Y21_N36
\registers|registers[2][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[2][18]~feeder_combout\);

-- Location: FF_X26_Y21_N38
\registers|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][18]~q\);

-- Location: LABCELL_X25_Y20_N24
\registers|registers[0][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[0][18]~feeder_combout\);

-- Location: FF_X25_Y20_N26
\registers|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][18]~q\);

-- Location: LABCELL_X25_Y20_N42
\registers|registers[1][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[1][18]~feeder_combout\);

-- Location: FF_X25_Y20_N44
\registers|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][18]~q\);

-- Location: FF_X25_Y21_N41
\registers|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[18]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][18]~q\);

-- Location: LABCELL_X25_Y21_N6
\registers|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][18]~q\,
	datab => \registers|ALT_INV_registers[0][18]~q\,
	datac => \registers|ALT_INV_registers[1][18]~q\,
	datad => \registers|ALT_INV_registers[3][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux13~6_combout\);

-- Location: LABCELL_X20_Y20_N36
\registers|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~9_combout\ = ( \registers|Mux13~5_combout\ & ( \registers|Mux13~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux13~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux13~7_combout\))) ) ) ) # ( !\registers|Mux13~5_combout\ & ( \registers|Mux13~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux13~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux13~7_combout\)))) ) ) ) # ( \registers|Mux13~5_combout\ & ( !\registers|Mux13~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux13~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux13~7_combout\)))) ) ) ) # ( !\registers|Mux13~5_combout\ & ( !\registers|Mux13~6_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux13~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux13~7_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux13~7_combout\,
	datad => \registers|ALT_INV_Mux13~8_combout\,
	datae => \registers|ALT_INV_Mux13~5_combout\,
	dataf => \registers|ALT_INV_Mux13~6_combout\,
	combout => \registers|Mux13~9_combout\);

-- Location: LABCELL_X21_Y21_N27
\registers|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][18]~q\,
	datab => \registers|ALT_INV_registers[21][18]~q\,
	datac => \registers|ALT_INV_registers[25][18]~q\,
	datad => \registers|ALT_INV_registers[29][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux13~1_combout\);

-- Location: LABCELL_X21_Y21_N45
\registers|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][18]~q\,
	datab => \registers|ALT_INV_registers[30][18]~q\,
	datac => \registers|ALT_INV_registers[22][18]~q\,
	datad => \registers|ALT_INV_registers[18][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux13~2_combout\);

-- Location: LABCELL_X25_Y22_N3
\registers|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~0_combout\ = ( \registers|registers[16][18]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[20][18]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[28][18]~q\))) ) ) ) # ( !\registers|registers[16][18]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[20][18]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[28][18]~q\))) ) ) ) # ( \registers|registers[16][18]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[24][18]~q\) ) ) ) # ( !\registers|registers[16][18]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[24][18]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_registers[20][18]~q\,
	datac => \registers|ALT_INV_registers[24][18]~q\,
	datad => \registers|ALT_INV_registers[28][18]~q\,
	datae => \registers|ALT_INV_registers[16][18]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux13~0_combout\);

-- Location: LABCELL_X19_Y22_N45
\registers|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][18]~q\,
	datab => \registers|ALT_INV_registers[27][18]~q\,
	datac => \registers|ALT_INV_registers[31][18]~q\,
	datad => \registers|ALT_INV_registers[23][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux13~3_combout\);

-- Location: LABCELL_X21_Y20_N45
\registers|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~4_combout\ = ( \registers|Mux13~0_combout\ & ( \registers|Mux13~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # 
-- (\registers|Mux13~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux13~2_combout\)))) ) ) ) # ( !\registers|Mux13~0_combout\ & ( 
-- \registers|Mux13~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux13~1_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux13~2_combout\)))) ) ) ) # ( \registers|Mux13~0_combout\ & ( !\registers|Mux13~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux13~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux13~2_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\registers|Mux13~0_combout\ & ( !\registers|Mux13~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux13~1_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux13~2_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \registers|ALT_INV_Mux13~1_combout\,
	datac => \registers|ALT_INV_Mux13~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux13~0_combout\,
	dataf => \registers|ALT_INV_Mux13~3_combout\,
	combout => \registers|Mux13~4_combout\);

-- Location: LABCELL_X20_Y20_N0
\registers|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux13~10_combout\ = ( \registers|Mux13~9_combout\ & ( \registers|Mux13~4_combout\ ) ) # ( !\registers|Mux13~9_combout\ & ( \registers|Mux13~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux13~9_combout\ & ( !\registers|Mux13~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux13~9_combout\,
	dataf => \registers|ALT_INV_Mux13~4_combout\,
	combout => \registers|Mux13~10_combout\);

-- Location: MLABCELL_X28_Y17_N54
\pcAddr[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[18]~18_combout\ = ( \registers|Mux13~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~65_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( 
-- !\registers|Mux13~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~65_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( \registers|Mux13~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\Add0~65_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\registers|Mux13~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add0~65_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_isJump~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_Add0~65_sumout\,
	datad => \ALT_INV_Add1~65_sumout\,
	datae => \registers|ALT_INV_Mux13~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[18]~18_combout\);

-- Location: FF_X28_Y17_N56
\program_counter|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[18]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(18));

-- Location: LABCELL_X31_Y18_N48
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( \program_counter|q\(18) ) + ( GND ) + ( \Add1~62\ ))
-- \Add1~66\ = CARRY(( \program_counter|q\(18) ) + ( GND ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(18),
	cin => \Add1~62\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: LABCELL_X29_Y18_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \Add1~69_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \Add1~69_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add1~69_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: LABCELL_X25_Y17_N48
\pcAddr[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[19]~19_combout\ = ( \Add0~69_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~69_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( !\Add0~69_sumout\ & ( 
-- \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~69_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( \Add0~69_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( 
-- (!\isJump~0_combout\) # (\registers|Mux12~10_combout\) ) ) ) # ( !\Add0~69_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (\registers|Mux12~10_combout\ & \isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux12~10_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_Add1~69_sumout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add0~69_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[19]~19_combout\);

-- Location: FF_X25_Y17_N50
\program_counter|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[19]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(19));

-- Location: LABCELL_X31_Y18_N51
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( \program_counter|q\(19) ) + ( GND ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( \program_counter|q\(19) ) + ( GND ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(19),
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: LABCELL_X29_Y18_N54
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \Add1~73_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( \Add1~73_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Mux15~0_combout\,
	datad => \ALT_INV_Add1~73_sumout\,
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: FF_X24_Y21_N50
\registers|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][20]~q\);

-- Location: LABCELL_X21_Y22_N3
\registers|registers[12][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[12][20]~feeder_combout\);

-- Location: FF_X21_Y22_N5
\registers|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][20]~q\);

-- Location: FF_X21_Y22_N26
\registers|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][20]~q\);

-- Location: FF_X21_Y22_N35
\registers|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][20]~q\);

-- Location: LABCELL_X24_Y21_N51
\registers|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][20]~q\,
	datab => \registers|ALT_INV_registers[12][20]~q\,
	datac => \registers|ALT_INV_registers[15][20]~q\,
	datad => \registers|ALT_INV_registers[13][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux11~7_combout\);

-- Location: FF_X19_Y21_N20
\registers|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][20]~q\);

-- Location: FF_X19_Y20_N52
\registers|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][20]~q\);

-- Location: FF_X19_Y21_N44
\registers|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][20]~q\);

-- Location: FF_X19_Y21_N35
\registers|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][20]~q\);

-- Location: LABCELL_X19_Y21_N21
\registers|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][20]~q\,
	datab => \registers|ALT_INV_registers[4][20]~q\,
	datac => \registers|ALT_INV_registers[6][20]~q\,
	datad => \registers|ALT_INV_registers[7][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux11~8_combout\);

-- Location: FF_X21_Y23_N32
\registers|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][20]~q\);

-- Location: FF_X21_Y23_N8
\registers|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][20]~q\);

-- Location: FF_X13_Y21_N1
\registers|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][20]~q\);

-- Location: LABCELL_X21_Y23_N9
\registers|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][20]~q\,
	datab => \registers|ALT_INV_registers[11][20]~q\,
	datac => \registers|ALT_INV_registers[10][20]~q\,
	datad => \registers|ALT_INV_registers[8][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux11~5_combout\);

-- Location: LABCELL_X29_Y20_N27
\registers|registers[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[1][20]~feeder_combout\);

-- Location: FF_X29_Y20_N29
\registers|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][20]~q\);

-- Location: LABCELL_X29_Y20_N12
\registers|registers[3][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[3][20]~feeder_combout\);

-- Location: FF_X29_Y20_N14
\registers|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][20]~q\);

-- Location: LABCELL_X25_Y20_N51
\registers|registers[0][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[0][20]~feeder_combout\);

-- Location: FF_X25_Y20_N52
\registers|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][20]~q\);

-- Location: LABCELL_X29_Y20_N30
\registers|registers[2][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[2][20]~feeder_combout\);

-- Location: FF_X29_Y20_N31
\registers|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][20]~q\);

-- Location: LABCELL_X29_Y20_N9
\registers|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][20]~q\,
	datab => \registers|ALT_INV_registers[3][20]~q\,
	datac => \registers|ALT_INV_registers[0][20]~q\,
	datad => \registers|ALT_INV_registers[2][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux11~6_combout\);

-- Location: LABCELL_X19_Y21_N30
\registers|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~9_combout\ = ( \registers|Mux11~5_combout\ & ( \registers|Mux11~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux11~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux11~7_combout\))) ) ) ) # ( !\registers|Mux11~5_combout\ & ( \registers|Mux11~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & ((\registers|Mux11~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux11~7_combout\)))) ) ) ) # ( \registers|Mux11~5_combout\ & ( !\registers|Mux11~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & ((\registers|Mux11~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux11~7_combout\)))) ) ) ) # ( !\registers|Mux11~5_combout\ & ( !\registers|Mux11~6_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux11~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux11~7_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux11~7_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux11~8_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_Mux11~5_combout\,
	dataf => \registers|ALT_INV_Mux11~6_combout\,
	combout => \registers|Mux11~9_combout\);

-- Location: FF_X19_Y22_N29
\registers|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][20]~q\);

-- Location: FF_X19_Y22_N32
\registers|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][20]~q\);

-- Location: MLABCELL_X18_Y22_N51
\registers|registers[19][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[19][20]~feeder_combout\);

-- Location: FF_X18_Y22_N53
\registers|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][20]~q\);

-- Location: FF_X19_Y22_N2
\registers|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][20]~q\);

-- Location: LABCELL_X19_Y22_N33
\registers|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][20]~q\,
	datab => \registers|ALT_INV_registers[31][20]~q\,
	datac => \registers|ALT_INV_registers[19][20]~q\,
	datad => \registers|ALT_INV_registers[23][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux11~3_combout\);

-- Location: LABCELL_X25_Y22_N51
\registers|registers[16][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[16][20]~feeder_combout\);

-- Location: FF_X25_Y22_N53
\registers|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][20]~q\);

-- Location: MLABCELL_X23_Y22_N9
\registers|registers[24][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[24][20]~feeder_combout\);

-- Location: FF_X23_Y22_N11
\registers|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][20]~q\);

-- Location: MLABCELL_X23_Y22_N36
\registers|registers[20][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[20][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[20][20]~feeder_combout\);

-- Location: FF_X23_Y22_N38
\registers|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[20][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][20]~q\);

-- Location: LABCELL_X17_Y20_N21
\registers|registers[28][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[28][20]~feeder_combout\);

-- Location: FF_X17_Y20_N23
\registers|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][20]~q\);

-- Location: LABCELL_X25_Y22_N30
\registers|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][20]~q\,
	datab => \registers|ALT_INV_registers[24][20]~q\,
	datac => \registers|ALT_INV_registers[20][20]~q\,
	datad => \registers|ALT_INV_registers[28][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux11~0_combout\);

-- Location: LABCELL_X17_Y21_N54
\registers|registers[22][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[22][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[22][20]~feeder_combout\);

-- Location: FF_X17_Y21_N56
\registers|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[22][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][20]~q\);

-- Location: FF_X16_Y19_N47
\registers|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][20]~q\);

-- Location: LABCELL_X16_Y22_N21
\registers|registers[30][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[30][20]~feeder_combout\);

-- Location: FF_X16_Y22_N23
\registers|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][20]~q\);

-- Location: LABCELL_X17_Y21_N24
\registers|registers[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[18][20]~feeder_combout\);

-- Location: FF_X17_Y21_N26
\registers|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][20]~q\);

-- Location: LABCELL_X16_Y22_N36
\registers|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][20]~q\,
	datab => \registers|ALT_INV_registers[26][20]~q\,
	datac => \registers|ALT_INV_registers[30][20]~q\,
	datad => \registers|ALT_INV_registers[18][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux11~2_combout\);

-- Location: MLABCELL_X28_Y21_N3
\registers|registers[17][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][20]~feeder_combout\ = ( \writeData[20]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[20]~13_combout\,
	combout => \registers|registers[17][20]~feeder_combout\);

-- Location: FF_X28_Y21_N5
\registers|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][20]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][20]~q\);

-- Location: FF_X23_Y21_N14
\registers|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][20]~q\);

-- Location: FF_X23_Y21_N38
\registers|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][20]~q\);

-- Location: FF_X23_Y21_N47
\registers|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][20]~q\);

-- Location: MLABCELL_X28_Y21_N18
\registers|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][20]~q\,
	datab => \registers|ALT_INV_registers[21][20]~q\,
	datac => \registers|ALT_INV_registers[29][20]~q\,
	datad => \registers|ALT_INV_registers[25][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux11~1_combout\);

-- Location: LABCELL_X19_Y22_N18
\registers|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~4_combout\ = ( \registers|Mux11~2_combout\ & ( \registers|Mux11~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux11~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux11~3_combout\))) ) ) ) # ( 
-- !\registers|Mux11~2_combout\ & ( \registers|Mux11~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux11~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux11~3_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \registers|Mux11~2_combout\ & ( !\registers|Mux11~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|Mux11~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux11~3_combout\))) ) ) ) # ( !\registers|Mux11~2_combout\ & ( !\registers|Mux11~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|Mux11~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux11~3_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(21)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux11~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \registers|ALT_INV_Mux11~0_combout\,
	datae => \registers|ALT_INV_Mux11~2_combout\,
	dataf => \registers|ALT_INV_Mux11~1_combout\,
	combout => \registers|Mux11~4_combout\);

-- Location: LABCELL_X19_Y21_N9
\registers|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux11~10_combout\ = ( \registers|Mux11~4_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux11~9_combout\) ) ) # ( !\registers|Mux11~4_combout\ & ( (\registers|Mux11~9_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux11~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \registers|ALT_INV_Mux11~4_combout\,
	combout => \registers|Mux11~10_combout\);

-- Location: LABCELL_X25_Y13_N48
\pcAddr[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[20]~20_combout\ = ( \registers|Mux11~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~73_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( 
-- !\registers|Mux11~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~73_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \registers|Mux11~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add0~73_sumout\) ) ) ) # ( !\registers|Mux11~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (\Add0~73_sumout\ & !\isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~73_sumout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_Add0~73_sumout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \registers|ALT_INV_Mux11~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[20]~20_combout\);

-- Location: FF_X25_Y13_N50
\program_counter|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[20]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(20));

-- Location: LABCELL_X31_Y18_N54
\Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~73_sumout\ = SUM(( \program_counter|q\(20) ) + ( GND ) + ( \Add1~70\ ))
-- \Add1~74\ = CARRY(( \program_counter|q\(20) ) + ( GND ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(20),
	cin => \Add1~70\,
	sumout => \Add1~73_sumout\,
	cout => \Add1~74\);

-- Location: FF_X23_Y21_N59
\registers|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][23]~q\);

-- Location: MLABCELL_X28_Y18_N12
\registers|registers[17][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[17][23]~feeder_combout\);

-- Location: FF_X28_Y18_N14
\registers|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][23]~q\);

-- Location: FF_X23_Y21_N32
\registers|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][23]~q\);

-- Location: FF_X23_Y21_N26
\registers|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][23]~q\);

-- Location: MLABCELL_X28_Y18_N21
\registers|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][23]~q\,
	datab => \registers|ALT_INV_registers[17][23]~q\,
	datac => \registers|ALT_INV_registers[21][23]~q\,
	datad => \registers|ALT_INV_registers[29][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux8~1_combout\);

-- Location: FF_X26_Y17_N56
\registers|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][23]~q\);

-- Location: MLABCELL_X28_Y19_N39
\registers|registers[23][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[23][23]~feeder_combout\);

-- Location: FF_X28_Y19_N41
\registers|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][23]~q\);

-- Location: MLABCELL_X28_Y19_N42
\registers|registers[27][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[27][23]~feeder_combout\);

-- Location: FF_X28_Y19_N44
\registers|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][23]~q\);

-- Location: MLABCELL_X28_Y19_N54
\registers|registers[31][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[31][23]~feeder_combout\);

-- Location: FF_X28_Y19_N56
\registers|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][23]~q\);

-- Location: MLABCELL_X28_Y19_N9
\registers|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][23]~q\,
	datab => \registers|ALT_INV_registers[23][23]~q\,
	datac => \registers|ALT_INV_registers[27][23]~q\,
	datad => \registers|ALT_INV_registers[31][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux8~3_combout\);

-- Location: FF_X26_Y18_N5
\registers|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][23]~q\);

-- Location: FF_X26_Y17_N23
\registers|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][23]~q\);

-- Location: FF_X26_Y18_N50
\registers|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][23]~q\);

-- Location: FF_X26_Y18_N56
\registers|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][23]~q\);

-- Location: LABCELL_X26_Y18_N0
\registers|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][23]~q\,
	datab => \registers|ALT_INV_registers[22][23]~q\,
	datac => \registers|ALT_INV_registers[26][23]~q\,
	datad => \registers|ALT_INV_registers[30][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux8~2_combout\);

-- Location: MLABCELL_X23_Y12_N48
\registers|registers[20][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[20][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[20][23]~feeder_combout\);

-- Location: FF_X23_Y12_N50
\registers|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[20][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][23]~q\);

-- Location: LABCELL_X24_Y12_N3
\registers|registers[24][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[24][23]~feeder_combout\);

-- Location: FF_X24_Y12_N5
\registers|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][23]~q\);

-- Location: MLABCELL_X23_Y12_N42
\registers|registers[16][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[16][23]~feeder_combout\);

-- Location: FF_X23_Y12_N44
\registers|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][23]~q\);

-- Location: MLABCELL_X23_Y12_N0
\registers|registers[28][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[28][23]~feeder_combout\);

-- Location: FF_X23_Y12_N2
\registers|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][23]~q\);

-- Location: MLABCELL_X23_Y12_N27
\registers|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~0_combout\ = ( \registers|registers[28][23]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[24][23]~q\) ) ) ) # ( 
-- !\registers|registers[28][23]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[24][23]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \registers|registers[28][23]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[16][23]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[20][23]~q\)) ) ) ) # ( !\registers|registers[28][23]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[16][23]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[20][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][23]~q\,
	datab => \registers|ALT_INV_registers[24][23]~q\,
	datac => \registers|ALT_INV_registers[16][23]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_registers[28][23]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux8~0_combout\);

-- Location: MLABCELL_X28_Y18_N27
\registers|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~4_combout\ = ( \registers|Mux8~2_combout\ & ( \registers|Mux8~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux8~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux8~3_combout\)))) ) ) ) # ( !\registers|Mux8~2_combout\ & ( \registers|Mux8~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux8~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux8~3_combout\))))) ) ) ) # ( \registers|Mux8~2_combout\ & ( !\registers|Mux8~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux8~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux8~3_combout\))))) ) ) ) # ( !\registers|Mux8~2_combout\ & ( !\registers|Mux8~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux8~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux8~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux8~1_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_Mux8~3_combout\,
	datae => \registers|ALT_INV_Mux8~2_combout\,
	dataf => \registers|ALT_INV_Mux8~0_combout\,
	combout => \registers|Mux8~4_combout\);

-- Location: LABCELL_X24_Y23_N36
\registers|registers[14][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[14][23]~feeder_combout\);

-- Location: FF_X24_Y23_N38
\registers|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][23]~q\);

-- Location: LABCELL_X24_Y23_N6
\registers|registers[12][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[12][23]~feeder_combout\);

-- Location: FF_X24_Y23_N8
\registers|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][23]~q\);

-- Location: LABCELL_X25_Y23_N24
\registers|registers[13][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[13][23]~feeder_combout\);

-- Location: FF_X25_Y23_N26
\registers|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][23]~q\);

-- Location: LABCELL_X24_Y23_N0
\registers|registers[15][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[15][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[15][23]~feeder_combout\);

-- Location: FF_X24_Y23_N2
\registers|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[15][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][23]~q\);

-- Location: LABCELL_X24_Y23_N15
\registers|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][23]~q\,
	datab => \registers|ALT_INV_registers[12][23]~q\,
	datac => \registers|ALT_INV_registers[13][23]~q\,
	datad => \registers|ALT_INV_registers[15][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux8~7_combout\);

-- Location: FF_X26_Y19_N23
\registers|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][23]~q\);

-- Location: FF_X26_Y19_N41
\registers|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][23]~q\);

-- Location: FF_X25_Y15_N35
\registers|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][23]~q\);

-- Location: LABCELL_X24_Y20_N39
\registers|registers[0][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[0][23]~feeder_combout\);

-- Location: FF_X24_Y20_N41
\registers|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][23]~q\);

-- Location: LABCELL_X26_Y19_N15
\registers|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][23]~q\,
	datab => \registers|ALT_INV_registers[2][23]~q\,
	datac => \registers|ALT_INV_registers[1][23]~q\,
	datad => \registers|ALT_INV_registers[0][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux8~6_combout\);

-- Location: FF_X20_Y18_N10
\registers|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][23]~q\);

-- Location: LABCELL_X25_Y19_N30
\registers|registers[7][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[7][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[7][23]~feeder_combout\);

-- Location: FF_X25_Y19_N32
\registers|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[7][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][23]~q\);

-- Location: FF_X23_Y15_N14
\registers|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][23]~q\);

-- Location: LABCELL_X25_Y24_N45
\registers|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~8_combout\ = ( \registers|registers[6][23]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[5][23]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[7][23]~q\))) ) ) ) # ( !\registers|registers[6][23]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[5][23]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[7][23]~q\))) ) ) ) # ( \registers|registers[6][23]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[4][23]~q\) ) ) ) # ( !\registers|registers[6][23]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[4][23]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][23]~q\,
	datab => \registers|ALT_INV_registers[5][23]~q\,
	datac => \registers|ALT_INV_registers[7][23]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[6][23]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux8~8_combout\);

-- Location: LABCELL_X21_Y24_N3
\registers|registers[10][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[10][23]~feeder_combout\);

-- Location: FF_X21_Y24_N5
\registers|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][23]~q\);

-- Location: LABCELL_X21_Y24_N6
\registers|registers[9][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[9][23]~feeder_combout\);

-- Location: FF_X21_Y24_N8
\registers|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][23]~q\);

-- Location: FF_X21_Y24_N14
\registers|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[23]~16_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][23]~q\);

-- Location: LABCELL_X24_Y24_N18
\registers|registers[8][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[8][23]~feeder_combout\);

-- Location: FF_X24_Y24_N20
\registers|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][23]~q\);

-- Location: LABCELL_X21_Y24_N33
\registers|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][23]~q\,
	datab => \registers|ALT_INV_registers[9][23]~q\,
	datac => \registers|ALT_INV_registers[11][23]~q\,
	datad => \registers|ALT_INV_registers[8][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux8~5_combout\);

-- Location: LABCELL_X24_Y23_N54
\registers|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~9_combout\ = ( \registers|Mux8~8_combout\ & ( \registers|Mux8~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux8~6_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux8~7_combout\))) ) ) ) # ( !\registers|Mux8~8_combout\ & ( \registers|Mux8~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux8~6_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(23))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux8~7_combout\))) ) ) ) # ( \registers|Mux8~8_combout\ & ( !\registers|Mux8~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux8~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux8~7_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(23))))) 
-- ) ) ) # ( !\registers|Mux8~8_combout\ & ( !\registers|Mux8~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux8~6_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux8~7_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_Mux8~7_combout\,
	datac => \registers|ALT_INV_Mux8~6_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_Mux8~8_combout\,
	dataf => \registers|ALT_INV_Mux8~5_combout\,
	combout => \registers|Mux8~9_combout\);

-- Location: MLABCELL_X23_Y15_N36
\registers|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux8~10_combout\ = ( \registers|Mux8~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux8~4_combout\) ) ) # ( !\registers|Mux8~9_combout\ & ( (\registers|Mux8~4_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux8~4_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \registers|ALT_INV_Mux8~9_combout\,
	combout => \registers|Mux8~10_combout\);

-- Location: LABCELL_X12_Y18_N15
\registers|registers[4][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[4][22]~feeder_combout\);

-- Location: FF_X12_Y18_N17
\registers|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][22]~q\);

-- Location: FF_X10_Y18_N44
\registers|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][22]~q\);

-- Location: FF_X10_Y18_N8
\registers|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][22]~q\);

-- Location: FF_X10_Y18_N29
\registers|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][22]~q\);

-- Location: LABCELL_X10_Y18_N9
\registers|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][22]~q\,
	datab => \registers|ALT_INV_registers[7][22]~q\,
	datac => \registers|ALT_INV_registers[5][22]~q\,
	datad => \registers|ALT_INV_registers[6][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux9~8_combout\);

-- Location: LABCELL_X12_Y21_N51
\registers|registers[8][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[8][22]~feeder_combout\);

-- Location: FF_X12_Y21_N53
\registers|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][22]~q\);

-- Location: FF_X13_Y21_N41
\registers|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][22]~q\);

-- Location: LABCELL_X7_Y18_N30
\registers|registers[10][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[10][22]~feeder_combout\);

-- Location: FF_X7_Y18_N32
\registers|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][22]~q\);

-- Location: LABCELL_X7_Y18_N36
\registers|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~5_combout\ = ( \registers|registers[9][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[11][22]~q\) ) ) ) # ( 
-- !\registers|registers[9][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[11][22]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \registers|registers[9][22]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[8][22]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[10][22]~q\))) ) ) ) # ( !\registers|registers[9][22]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[8][22]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[10][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][22]~q\,
	datab => \registers|ALT_INV_registers[11][22]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_registers[10][22]~q\,
	datae => \registers|ALT_INV_registers[9][22]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux9~5_combout\);

-- Location: FF_X12_Y19_N2
\registers|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][22]~q\);

-- Location: LABCELL_X7_Y16_N39
\registers|registers[13][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[13][22]~feeder_combout\);

-- Location: FF_X7_Y16_N41
\registers|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][22]~q\);

-- Location: FF_X12_Y19_N44
\registers|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][22]~q\);

-- Location: LABCELL_X16_Y20_N48
\registers|registers[12][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[12][22]~feeder_combout\);

-- Location: FF_X16_Y20_N49
\registers|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][22]~q\);

-- Location: LABCELL_X12_Y19_N3
\registers|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][22]~q\,
	datab => \registers|ALT_INV_registers[13][22]~q\,
	datac => \registers|ALT_INV_registers[15][22]~q\,
	datad => \registers|ALT_INV_registers[12][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux9~7_combout\);

-- Location: FF_X13_Y19_N56
\registers|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][22]~q\);

-- Location: FF_X13_Y19_N26
\registers|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][22]~q\);

-- Location: LABCELL_X12_Y22_N51
\registers|registers[0][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[0][22]~feeder_combout\);

-- Location: FF_X12_Y22_N52
\registers|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][22]~q\);

-- Location: FF_X13_Y19_N50
\registers|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][22]~q\);

-- Location: MLABCELL_X13_Y19_N57
\registers|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][22]~q\,
	datab => \registers|ALT_INV_registers[1][22]~q\,
	datac => \registers|ALT_INV_registers[0][22]~q\,
	datad => \registers|ALT_INV_registers[2][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux9~6_combout\);

-- Location: MLABCELL_X9_Y16_N36
\registers|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~9_combout\ = ( \registers|Mux9~7_combout\ & ( \registers|Mux9~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux9~5_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux9~8_combout\))) ) ) ) # ( !\registers|Mux9~7_combout\ & ( \registers|Mux9~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux9~5_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux9~8_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \registers|Mux9~7_combout\ & ( !\registers|Mux9~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux9~5_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux9~8_combout\))) 
-- ) ) ) # ( !\registers|Mux9~7_combout\ & ( !\registers|Mux9~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux9~5_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux9~8_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_Mux9~8_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_Mux9~5_combout\,
	datae => \registers|ALT_INV_Mux9~7_combout\,
	dataf => \registers|ALT_INV_Mux9~6_combout\,
	combout => \registers|Mux9~9_combout\);

-- Location: FF_X12_Y17_N5
\registers|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][22]~q\);

-- Location: FF_X13_Y16_N32
\registers|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][22]~q\);

-- Location: FF_X13_Y16_N38
\registers|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][22]~q\);

-- Location: FF_X13_Y16_N50
\registers|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][22]~q\);

-- Location: LABCELL_X12_Y17_N9
\registers|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][22]~q\,
	datab => \registers|ALT_INV_registers[24][22]~q\,
	datac => \registers|ALT_INV_registers[20][22]~q\,
	datad => \registers|ALT_INV_registers[28][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux9~0_combout\);

-- Location: MLABCELL_X9_Y17_N3
\registers|registers[25][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[25][22]~feeder_combout\);

-- Location: FF_X9_Y17_N4
\registers|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][22]~q\);

-- Location: FF_X9_Y16_N44
\registers|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][22]~q\);

-- Location: FF_X9_Y16_N20
\registers|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][22]~q\);

-- Location: FF_X9_Y16_N14
\registers|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][22]~q\);

-- Location: MLABCELL_X9_Y16_N0
\registers|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][22]~q\,
	datab => \registers|ALT_INV_registers[21][22]~q\,
	datac => \registers|ALT_INV_registers[17][22]~q\,
	datad => \registers|ALT_INV_registers[29][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux9~1_combout\);

-- Location: LABCELL_X10_Y14_N54
\registers|registers[26][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[26][22]~feeder_combout\);

-- Location: FF_X10_Y14_N56
\registers|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][22]~q\);

-- Location: FF_X10_Y14_N8
\registers|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][22]~q\);

-- Location: FF_X9_Y19_N41
\registers|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][22]~q\);

-- Location: FF_X10_Y14_N26
\registers|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][22]~q\);

-- Location: LABCELL_X10_Y14_N24
\registers|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~2_combout\ = ( \registers|registers[30][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[26][22]~q\) ) ) ) # ( 
-- !\registers|registers[30][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[26][22]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \registers|registers[30][22]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[18][22]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[22][22]~q\)) ) ) ) # ( !\registers|registers[30][22]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[18][22]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[22][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][22]~q\,
	datab => \registers|ALT_INV_registers[22][22]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[18][22]~q\,
	datae => \registers|ALT_INV_registers[30][22]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux9~2_combout\);

-- Location: FF_X13_Y18_N38
\registers|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][22]~q\);

-- Location: FF_X13_Y18_N29
\registers|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][22]~q\);

-- Location: FF_X13_Y18_N32
\registers|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[22]~15_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][22]~q\);

-- Location: LABCELL_X6_Y18_N6
\registers|registers[31][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[31][22]~feeder_combout\);

-- Location: FF_X6_Y18_N8
\registers|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][22]~q\);

-- Location: LABCELL_X6_Y18_N0
\registers|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][22]~q\,
	datab => \registers|ALT_INV_registers[19][22]~q\,
	datac => \registers|ALT_INV_registers[27][22]~q\,
	datad => \registers|ALT_INV_registers[31][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux9~3_combout\);

-- Location: MLABCELL_X9_Y16_N15
\registers|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~4_combout\ = ( \registers|Mux9~2_combout\ & ( \registers|Mux9~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux9~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|Mux9~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\registers|Mux9~2_combout\ & ( \registers|Mux9~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux9~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux9~1_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( \registers|Mux9~2_combout\ & ( !\registers|Mux9~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux9~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux9~1_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( !\registers|Mux9~2_combout\ & ( !\registers|Mux9~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux9~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux9~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_Mux9~0_combout\,
	datad => \registers|ALT_INV_Mux9~1_combout\,
	datae => \registers|ALT_INV_Mux9~2_combout\,
	dataf => \registers|ALT_INV_Mux9~3_combout\,
	combout => \registers|Mux9~4_combout\);

-- Location: MLABCELL_X9_Y16_N48
\registers|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux9~10_combout\ = ( \registers|Mux9~9_combout\ & ( \registers|Mux9~4_combout\ ) ) # ( !\registers|Mux9~9_combout\ & ( \registers|Mux9~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux9~9_combout\ & ( !\registers|Mux9~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux9~9_combout\,
	dataf => \registers|ALT_INV_Mux9~4_combout\,
	combout => \registers|Mux9~10_combout\);

-- Location: MLABCELL_X23_Y21_N39
\pcAddr[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[22]~24_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(20) & ( \controller|Jr~1_combout\ & ( \registers|Mux9~10_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \controller|Jr~1_combout\ & ( 
-- \registers|Mux9~10_combout\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(20) & ( !\controller|Jr~1_combout\ & ( \isJump~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux9~10_combout\,
	datab => \ALT_INV_isJump~0_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \controller|ALT_INV_Jr~1_combout\,
	combout => \pcAddr[22]~24_combout\);

-- Location: LABCELL_X29_Y18_N57
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \Add1~77_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \Add1~77_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add1~77_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: FF_X21_Y21_N50
\registers|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][21]~q\);

-- Location: FF_X21_Y21_N8
\registers|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][21]~q\);

-- Location: FF_X20_Y19_N35
\registers|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][21]~q\);

-- Location: FF_X20_Y19_N53
\registers|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][21]~q\);

-- Location: LABCELL_X21_Y21_N51
\registers|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][21]~q\,
	datab => \registers|ALT_INV_registers[30][21]~q\,
	datac => \registers|ALT_INV_registers[22][21]~q\,
	datad => \registers|ALT_INV_registers[18][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux10~2_combout\);

-- Location: FF_X21_Y21_N56
\registers|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][21]~q\);

-- Location: FF_X18_Y20_N32
\registers|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][21]~q\);

-- Location: FF_X18_Y20_N53
\registers|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][21]~q\);

-- Location: FF_X18_Y20_N23
\registers|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][21]~q\);

-- Location: LABCELL_X21_Y21_N15
\registers|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][21]~q\ & ( (\registers|registers[21][21]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[17][21]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[25][21]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[29][21]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[21][21]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[29][21]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[17][21]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[25][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][21]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_registers[21][21]~q\,
	datad => \registers|ALT_INV_registers[25][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \registers|ALT_INV_registers[29][21]~q\,
	combout => \registers|Mux10~1_combout\);

-- Location: FF_X23_Y22_N44
\registers|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][21]~q\);

-- Location: FF_X23_Y22_N20
\registers|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][21]~q\);

-- Location: FF_X25_Y22_N29
\registers|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][21]~q\);

-- Location: FF_X23_Y22_N56
\registers|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][21]~q\);

-- Location: LABCELL_X25_Y22_N24
\registers|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][21]~q\,
	datab => \registers|ALT_INV_registers[20][21]~q\,
	datac => \registers|ALT_INV_registers[16][21]~q\,
	datad => \registers|ALT_INV_registers[24][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux10~0_combout\);

-- Location: LABCELL_X20_Y23_N54
\registers|registers[23][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[23][21]~feeder_combout\);

-- Location: FF_X20_Y23_N56
\registers|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][21]~q\);

-- Location: FF_X26_Y23_N29
\registers|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][21]~q\);

-- Location: LABCELL_X20_Y23_N3
\registers|registers[31][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[31][21]~feeder_combout\);

-- Location: FF_X20_Y23_N5
\registers|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][21]~q\);

-- Location: FF_X24_Y16_N35
\registers|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][21]~q\);

-- Location: LABCELL_X20_Y23_N18
\registers|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][21]~q\,
	datab => \registers|ALT_INV_registers[19][21]~q\,
	datac => \registers|ALT_INV_registers[31][21]~q\,
	datad => \registers|ALT_INV_registers[27][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux10~3_combout\);

-- Location: LABCELL_X21_Y21_N36
\registers|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~4_combout\ = ( \registers|Mux10~0_combout\ & ( \registers|Mux10~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22))) # 
-- (\registers|Mux10~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|Mux10~1_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\registers|Mux10~0_combout\ & ( 
-- \registers|Mux10~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux10~2_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(22)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\registers|Mux10~1_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \registers|Mux10~0_combout\ & ( !\registers|Mux10~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|Mux10~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- \registers|Mux10~1_combout\)))) ) ) ) # ( !\registers|Mux10~0_combout\ & ( !\registers|Mux10~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux10~2_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22) & \registers|Mux10~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux10~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_Mux10~1_combout\,
	datae => \registers|ALT_INV_Mux10~0_combout\,
	dataf => \registers|ALT_INV_Mux10~3_combout\,
	combout => \registers|Mux10~4_combout\);

-- Location: FF_X20_Y21_N56
\registers|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][21]~q\);

-- Location: LABCELL_X25_Y20_N54
\registers|registers[0][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[0][21]~feeder_combout\);

-- Location: FF_X25_Y20_N55
\registers|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][21]~q\);

-- Location: LABCELL_X26_Y21_N42
\registers|registers[2][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[2][21]~feeder_combout\);

-- Location: FF_X26_Y21_N44
\registers|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][21]~q\);

-- Location: FF_X25_Y19_N50
\registers|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][21]~q\);

-- Location: LABCELL_X26_Y21_N24
\registers|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~6_combout\ = ( \registers|registers[1][21]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][21]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][21]~q\)) ) ) ) # ( !\registers|registers[1][21]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][21]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][21]~q\)) ) ) ) # ( \registers|registers[1][21]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[0][21]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|registers[1][21]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[0][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][21]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[0][21]~q\,
	datad => \registers|ALT_INV_registers[2][21]~q\,
	datae => \registers|ALT_INV_registers[1][21]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux10~6_combout\);

-- Location: FF_X25_Y19_N26
\registers|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][21]~q\);

-- Location: FF_X20_Y21_N5
\registers|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][21]~q\);

-- Location: LABCELL_X25_Y19_N0
\registers|registers[7][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[7][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[7][21]~feeder_combout\);

-- Location: FF_X25_Y19_N2
\registers|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[7][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][21]~q\);

-- Location: MLABCELL_X23_Y23_N54
\registers|registers[4][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[4][21]~feeder_combout\);

-- Location: FF_X23_Y23_N56
\registers|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][21]~q\);

-- Location: LABCELL_X25_Y19_N27
\registers|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~8_combout\ = ( \registers|registers[4][21]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[6][21]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[7][21]~q\))) ) ) ) # ( !\registers|registers[4][21]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[6][21]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[7][21]~q\))) ) ) ) # ( \registers|registers[4][21]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[5][21]~q\) ) ) ) # ( !\registers|registers[4][21]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[5][21]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][21]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[6][21]~q\,
	datad => \registers|ALT_INV_registers[7][21]~q\,
	datae => \registers|ALT_INV_registers[4][21]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux10~8_combout\);

-- Location: LABCELL_X21_Y23_N18
\registers|registers[9][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[9][21]~feeder_combout\);

-- Location: FF_X21_Y23_N20
\registers|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][21]~q\);

-- Location: FF_X21_Y23_N26
\registers|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][21]~q\);

-- Location: FF_X26_Y14_N2
\registers|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][21]~q\);

-- Location: FF_X21_Y23_N38
\registers|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][21]~q\);

-- Location: LABCELL_X21_Y23_N39
\registers|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][21]~q\,
	datab => \registers|ALT_INV_registers[11][21]~q\,
	datac => \registers|ALT_INV_registers[8][21]~q\,
	datad => \registers|ALT_INV_registers[10][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux10~5_combout\);

-- Location: FF_X20_Y21_N50
\registers|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][21]~q\);

-- Location: FF_X24_Y21_N8
\registers|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][21]~q\);

-- Location: LABCELL_X21_Y22_N33
\registers|registers[13][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][21]~feeder_combout\ = ( \writeData[21]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[21]~14_combout\,
	combout => \registers|registers[13][21]~feeder_combout\);

-- Location: FF_X21_Y22_N34
\registers|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][21]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][21]~q\);

-- Location: LABCELL_X24_Y21_N39
\registers|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][21]~q\,
	datab => \registers|ALT_INV_registers[14][21]~q\,
	datac => \registers|ALT_INV_registers[12][21]~q\,
	datad => \registers|ALT_INV_registers[13][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux10~7_combout\);

-- Location: LABCELL_X19_Y21_N24
\registers|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~9_combout\ = ( \registers|Mux10~5_combout\ & ( \registers|Mux10~7_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux10~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|Mux10~8_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|Mux10~5_combout\ & ( \registers|Mux10~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux10~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux10~8_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( \registers|Mux10~5_combout\ & ( !\registers|Mux10~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux10~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux10~8_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( !\registers|Mux10~5_combout\ & ( !\registers|Mux10~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux10~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux10~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux10~6_combout\,
	datad => \registers|ALT_INV_Mux10~8_combout\,
	datae => \registers|ALT_INV_Mux10~5_combout\,
	dataf => \registers|ALT_INV_Mux10~7_combout\,
	combout => \registers|Mux10~9_combout\);

-- Location: LABCELL_X19_Y21_N12
\registers|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux10~10_combout\ = ( \registers|Mux10~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux10~4_combout\) ) ) # ( !\registers|Mux10~9_combout\ & ( (\registers|Mux10~4_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux10~4_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \registers|ALT_INV_Mux10~9_combout\,
	combout => \registers|Mux10~10_combout\);

-- Location: LABCELL_X24_Y19_N42
\pcAddr[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[21]~21_combout\ = ( \registers|Mux10~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~77_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( 
-- !\registers|Mux10~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add1~77_sumout\))) # (\isJump~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( \registers|Mux10~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add0~77_sumout\) ) ) ) # ( !\registers|Mux10~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (\Add0~77_sumout\ & !\isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ALT_INV_Add1~77_sumout\,
	datac => \ALT_INV_Add0~77_sumout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \registers|ALT_INV_Mux10~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[21]~21_combout\);

-- Location: FF_X24_Y19_N44
\program_counter|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[21]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(21));

-- Location: LABCELL_X31_Y18_N57
\Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~77_sumout\ = SUM(( \program_counter|q\(21) ) + ( GND ) + ( \Add1~74\ ))
-- \Add1~78\ = CARRY(( \program_counter|q\(21) ) + ( GND ) + ( \Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(21),
	cin => \Add1~74\,
	sumout => \Add1~77_sumout\,
	cout => \Add1~78\);

-- Location: LABCELL_X29_Y17_N0
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( \Add1~81_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( \Add1~81_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add1~81_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: LABCELL_X24_Y17_N15
\pcAddr[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[22]~23_combout\ = ( !\controller|Jr~1_combout\ & ( (!\isJump~0_combout\ & \Add0~81_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_isJump~0_combout\,
	datad => \ALT_INV_Add0~81_sumout\,
	dataf => \controller|ALT_INV_Jr~1_combout\,
	combout => \pcAddr[22]~23_combout\);

-- Location: LABCELL_X29_Y17_N39
\pcAddr[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[22]~22_combout\ = ( !\controller|Jr~1_combout\ & ( !\isJump~0_combout\ & ( \Add1~81_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~81_sumout\,
	datae => \controller|ALT_INV_Jr~1_combout\,
	dataf => \ALT_INV_isJump~0_combout\,
	combout => \pcAddr[22]~22_combout\);

-- Location: LABCELL_X7_Y15_N42
\registers|registers[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[22][13]~feeder_combout\ = ( \writeData[13]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[13]~36_combout\,
	combout => \registers|registers[22][13]~feeder_combout\);

-- Location: FF_X7_Y15_N44
\registers|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[22][13]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][13]~q\);

-- Location: LABCELL_X17_Y13_N0
\registers|registers[18][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][13]~feeder_combout\ = ( \writeData[13]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[13]~36_combout\,
	combout => \registers|registers[18][13]~feeder_combout\);

-- Location: FF_X17_Y13_N1
\registers|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][13]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][13]~q\);

-- Location: FF_X10_Y14_N40
\registers|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][13]~q\);

-- Location: FF_X14_Y16_N14
\registers|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][13]~q\);

-- Location: LABCELL_X14_Y16_N15
\registers|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][13]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[22][13]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[18][13]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[26][13]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[30][13]~q\ & ( (\registers|registers[22][13]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[30][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[18][13]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[26][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][13]~q\,
	datab => \registers|ALT_INV_registers[18][13]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[26][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[30][13]~q\,
	combout => \registers|Mux50~2_combout\);

-- Location: FF_X17_Y16_N14
\registers|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][13]~q\);

-- Location: FF_X17_Y16_N44
\registers|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][13]~q\);

-- Location: FF_X17_Y16_N8
\registers|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][13]~q\);

-- Location: LABCELL_X7_Y15_N3
\registers|registers[19][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][13]~feeder_combout\ = ( \writeData[13]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[13]~36_combout\,
	combout => \registers|registers[19][13]~feeder_combout\);

-- Location: FF_X7_Y15_N5
\registers|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][13]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][13]~q\);

-- Location: LABCELL_X17_Y16_N15
\registers|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~3_combout\ = ( \registers|registers[19][13]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][13]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][13]~q\))) ) ) ) # ( !\registers|registers[19][13]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][13]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][13]~q\))) ) ) ) # ( \registers|registers[19][13]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[23][13]~q\) ) ) ) # ( !\registers|registers[19][13]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[23][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[23][13]~q\,
	datac => \registers|ALT_INV_registers[27][13]~q\,
	datad => \registers|ALT_INV_registers[31][13]~q\,
	datae => \registers|ALT_INV_registers[19][13]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux50~3_combout\);

-- Location: FF_X17_Y15_N23
\registers|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][13]~q\);

-- Location: FF_X9_Y18_N26
\registers|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][13]~q\);

-- Location: FF_X14_Y16_N56
\registers|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][13]~q\);

-- Location: LABCELL_X10_Y13_N24
\registers|registers[25][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][13]~feeder_combout\ = ( \writeData[13]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[13]~36_combout\,
	combout => \registers|registers[25][13]~feeder_combout\);

-- Location: FF_X10_Y13_N26
\registers|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][13]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][13]~q\);

-- Location: LABCELL_X14_Y16_N57
\registers|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~1_combout\ = ( \registers|registers[21][13]~q\ & ( \registers|registers[25][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\instructions|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\registers|registers[17][13]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[29][13]~q\)))) ) ) ) # ( !\registers|registers[21][13]~q\ & ( 
-- \registers|registers[25][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\registers|registers[17][13]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\registers|registers[29][13]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|registers[21][13]~q\ & ( !\registers|registers[25][13]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][13]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(19))))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[29][13]~q\)))) ) ) ) # ( !\registers|registers[21][13]~q\ & ( !\registers|registers[25][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[17][13]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(19))))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\registers|registers[29][13]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[17][13]~q\,
	datac => \registers|ALT_INV_registers[29][13]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_registers[21][13]~q\,
	dataf => \registers|ALT_INV_registers[25][13]~q\,
	combout => \registers|Mux50~1_combout\);

-- Location: FF_X13_Y13_N26
\registers|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][13]~q\);

-- Location: FF_X13_Y13_N50
\registers|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][13]~q\);

-- Location: FF_X14_Y16_N29
\registers|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][13]~q\);

-- Location: FF_X13_Y13_N11
\registers|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][13]~q\);

-- Location: LABCELL_X14_Y16_N18
\registers|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~0_combout\ = ( \registers|registers[20][13]~q\ & ( \registers|registers[24][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\registers|registers[16][13]~q\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\registers|registers[28][13]~q\))) ) ) ) # ( 
-- !\registers|registers[20][13]~q\ & ( \registers|registers[24][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\registers|registers[16][13]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][13]~q\ & (\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( \registers|registers[20][13]~q\ & ( !\registers|registers[24][13]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[16][13]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\registers|registers[28][13]~q\))) ) ) ) # ( !\registers|registers[20][13]~q\ & ( !\registers|registers[24][13]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[16][13]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][13]~q\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[28][13]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[16][13]~q\,
	datae => \registers|ALT_INV_registers[20][13]~q\,
	dataf => \registers|ALT_INV_registers[24][13]~q\,
	combout => \registers|Mux50~0_combout\);

-- Location: LABCELL_X14_Y16_N30
\registers|Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~4_combout\ = ( \registers|Mux50~1_combout\ & ( \registers|Mux50~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux50~2_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux50~3_combout\)))) ) ) ) # ( !\registers|Mux50~1_combout\ & ( \registers|Mux50~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux50~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux50~3_combout\))))) ) ) ) # ( \registers|Mux50~1_combout\ & ( !\registers|Mux50~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux50~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux50~3_combout\))))) ) ) ) # ( !\registers|Mux50~1_combout\ & ( !\registers|Mux50~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux50~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux50~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux50~2_combout\,
	datac => \registers|ALT_INV_Mux50~3_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_Mux50~1_combout\,
	dataf => \registers|ALT_INV_Mux50~0_combout\,
	combout => \registers|Mux50~4_combout\);

-- Location: FF_X13_Y15_N38
\registers|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][13]~q\);

-- Location: FF_X13_Y15_N11
\registers|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][13]~q\);

-- Location: MLABCELL_X13_Y20_N9
\registers|registers[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][13]~feeder_combout\ = ( \writeData[13]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[13]~36_combout\,
	combout => \registers|registers[0][13]~feeder_combout\);

-- Location: FF_X13_Y20_N10
\registers|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][13]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][13]~q\);

-- Location: FF_X16_Y13_N44
\registers|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][13]~q\);

-- Location: MLABCELL_X13_Y15_N39
\registers|Mux50~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[3][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][13]~q\,
	datab => \registers|ALT_INV_registers[3][13]~q\,
	datac => \registers|ALT_INV_registers[0][13]~q\,
	datad => \registers|ALT_INV_registers[2][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux50~8_combout\);

-- Location: FF_X16_Y15_N50
\registers|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][13]~q\);

-- Location: FF_X16_Y15_N32
\registers|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][13]~q\);

-- Location: FF_X17_Y15_N14
\registers|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][13]~q\);

-- Location: FF_X16_Y15_N2
\registers|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][13]~q\);

-- Location: LABCELL_X16_Y15_N51
\registers|Mux50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][13]~q\,
	datab => \registers|ALT_INV_registers[12][13]~q\,
	datac => \registers|ALT_INV_registers[14][13]~q\,
	datad => \registers|ALT_INV_registers[15][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux50~6_combout\);

-- Location: MLABCELL_X13_Y14_N51
\registers|registers[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][13]~feeder_combout\ = ( \writeData[13]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[13]~36_combout\,
	combout => \registers|registers[4][13]~feeder_combout\);

-- Location: FF_X13_Y14_N52
\registers|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][13]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][13]~q\);

-- Location: FF_X10_Y16_N8
\registers|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][13]~q\);

-- Location: FF_X10_Y16_N38
\registers|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][13]~q\);

-- Location: FF_X13_Y14_N5
\registers|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][13]~q\);

-- Location: LABCELL_X10_Y16_N9
\registers|Mux50~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~7_combout\ = ( \registers|registers[6][13]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[5][13]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[7][13]~q\))) ) ) ) # ( !\registers|registers[6][13]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[5][13]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[7][13]~q\))) ) ) ) # ( \registers|registers[6][13]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[4][13]~q\) ) ) ) # ( !\registers|registers[6][13]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[4][13]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][13]~q\,
	datab => \registers|ALT_INV_registers[5][13]~q\,
	datac => \registers|ALT_INV_registers[7][13]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_registers[6][13]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux50~7_combout\);

-- Location: LABCELL_X14_Y16_N36
\registers|Mux50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~9_combout\ = ( \registers|Mux50~6_combout\ & ( \registers|Mux50~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux50~8_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux50~6_combout\ & ( \registers|Mux50~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux50~8_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \registers|Mux50~6_combout\ & ( !\registers|Mux50~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux50~8_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\registers|Mux50~6_combout\ & ( !\registers|Mux50~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux50~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000110010000000001001100000000000101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \registers|ALT_INV_Mux50~8_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux50~6_combout\,
	dataf => \registers|ALT_INV_Mux50~7_combout\,
	combout => \registers|Mux50~9_combout\);

-- Location: LABCELL_X14_Y16_N24
\ALUbaseInput[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[13]~7_combout\ = ( \registers|Mux50~9_combout\ & ( \registers|Mux50~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( !\registers|Mux50~9_combout\ & ( 
-- \registers|Mux50~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( \registers|Mux50~9_combout\ & ( !\registers|Mux50~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( !\registers|Mux50~9_combout\ & ( !\registers|Mux50~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- \registers|Mux50~4_combout\)))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101111101011111010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \controller|ALT_INV_ALUsrc~0_combout\,
	datad => \registers|ALT_INV_Mux50~4_combout\,
	datae => \registers|ALT_INV_Mux50~9_combout\,
	dataf => \registers|ALT_INV_Mux50~5_combout\,
	combout => \ALUbaseInput[13]~7_combout\);

-- Location: MLABCELL_X13_Y13_N51
\registers|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][13]~q\,
	datab => \registers|ALT_INV_registers[20][13]~q\,
	datac => \registers|ALT_INV_registers[24][13]~q\,
	datad => \registers|ALT_INV_registers[28][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux18~0_combout\);

-- Location: LABCELL_X16_Y15_N3
\registers|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][13]~q\,
	datab => \registers|ALT_INV_registers[14][13]~q\,
	datac => \registers|ALT_INV_registers[12][13]~q\,
	datad => \registers|ALT_INV_registers[15][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux18~5_combout\);

-- Location: LABCELL_X16_Y13_N33
\registers|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][13]~q\,
	datab => \registers|ALT_INV_registers[3][13]~q\,
	datac => \registers|ALT_INV_registers[0][13]~q\,
	datad => \registers|ALT_INV_registers[1][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux18~7_combout\);

-- Location: FF_X14_Y13_N14
\registers|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][13]~q\);

-- Location: FF_X14_Y14_N2
\registers|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][13]~q\);

-- Location: FF_X14_Y14_N47
\registers|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][13]~q\);

-- Location: LABCELL_X14_Y13_N15
\registers|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][13]~q\,
	datab => \registers|ALT_INV_registers[11][13]~q\,
	datac => \registers|ALT_INV_registers[9][13]~q\,
	datad => \registers|ALT_INV_registers[8][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux18~4_combout\);

-- Location: LABCELL_X10_Y16_N48
\registers|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][13]~q\,
	datab => \registers|ALT_INV_registers[7][13]~q\,
	datac => \registers|ALT_INV_registers[6][13]~q\,
	datad => \registers|ALT_INV_registers[5][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux18~6_combout\);

-- Location: LABCELL_X16_Y15_N33
\registers|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~9_combout\ = ( \registers|Mux18~4_combout\ & ( \registers|Mux18~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux18~7_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux18~5_combout\))) ) ) ) # ( 
-- !\registers|Mux18~4_combout\ & ( \registers|Mux18~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux18~7_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux18~5_combout\))) ) ) ) # ( \registers|Mux18~4_combout\ & ( !\registers|Mux18~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux18~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux18~5_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\registers|Mux18~4_combout\ & ( !\registers|Mux18~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux18~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux18~5_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(24)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux18~5_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_Mux18~7_combout\,
	datae => \registers|ALT_INV_Mux18~4_combout\,
	dataf => \registers|ALT_INV_Mux18~6_combout\,
	combout => \registers|Mux18~9_combout\);

-- Location: LABCELL_X7_Y15_N12
\registers|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][13]~q\,
	datab => \registers|ALT_INV_registers[23][13]~q\,
	datac => \registers|ALT_INV_registers[27][13]~q\,
	datad => \registers|ALT_INV_registers[31][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux18~3_combout\);

-- Location: LABCELL_X7_Y15_N9
\registers|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][13]~q\,
	datab => \registers|ALT_INV_registers[22][13]~q\,
	datac => \registers|ALT_INV_registers[18][13]~q\,
	datad => \registers|ALT_INV_registers[30][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux18~2_combout\);

-- Location: LABCELL_X16_Y15_N36
\registers|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~10_combout\ = ( \registers|Mux18~3_combout\ & ( \registers|Mux18~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\registers|Mux18~3_combout\ & ( \registers|Mux18~2_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) ) ) ) # ( \registers|Mux18~3_combout\ & ( !\registers|Mux18~2_combout\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) $ (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|Mux18~3_combout\ & ( !\registers|Mux18~2_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101001011010010111110000111100001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux18~3_combout\,
	dataf => \registers|ALT_INV_Mux18~2_combout\,
	combout => \registers|Mux18~10_combout\);

-- Location: MLABCELL_X9_Y18_N27
\registers|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][13]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][13]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][13]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][13]~q\,
	datab => \registers|ALT_INV_registers[21][13]~q\,
	datac => \registers|ALT_INV_registers[17][13]~q\,
	datad => \registers|ALT_INV_registers[25][13]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux18~1_combout\);

-- Location: LABCELL_X16_Y15_N18
\registers|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux18~8_combout\ = ( \registers|Mux18~10_combout\ & ( \registers|Mux18~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux18~9_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|Mux18~0_combout\))) ) ) ) # ( !\registers|Mux18~10_combout\ & ( \registers|Mux18~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux18~9_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & (!\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( 
-- \registers|Mux18~10_combout\ & ( !\registers|Mux18~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux18~9_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|Mux18~0_combout\))) ) ) ) # ( !\registers|Mux18~10_combout\ & ( !\registers|Mux18~1_combout\ & ( (\registers|Mux18~9_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110111011100001111110011000000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux18~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux18~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux18~10_combout\,
	dataf => \registers|ALT_INV_Mux18~1_combout\,
	combout => \registers|Mux18~8_combout\);

-- Location: LABCELL_X21_Y16_N39
\mainALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~49_sumout\ = SUM(( \registers|Mux19~8_combout\ ) + ( !\ALUbaseInput[12]~22_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~46\ ))
-- \mainALU|Add0~50\ = CARRY(( \registers|Mux19~8_combout\ ) + ( !\ALUbaseInput[12]~22_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datad => \registers|ALT_INV_Mux19~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~46\,
	sumout => \mainALU|Add0~49_sumout\,
	cout => \mainALU|Add0~50\);

-- Location: LABCELL_X21_Y16_N42
\mainALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~53_sumout\ = SUM(( \registers|Mux18~8_combout\ ) + ( !\ALUbaseInput[13]~7_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~50\ ))
-- \mainALU|Add0~54\ = CARRY(( \registers|Mux18~8_combout\ ) + ( !\ALUbaseInput[13]~7_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datad => \registers|ALT_INV_Mux18~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~50\,
	sumout => \mainALU|Add0~53_sumout\,
	cout => \mainALU|Add0~54\);

-- Location: LABCELL_X21_Y16_N15
\mainALU|Mux146~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux146~5_combout\ = ( \mainALU|Mux156~7_combout\ & ( \mainALU|Add0~53_sumout\ & ( ((!\ALUbaseInput[13]~7_combout\ & !\registers|Mux18~8_combout\)) # (\mainALU|Mux155~5_combout\) ) ) ) # ( !\mainALU|Mux156~7_combout\ & ( \mainALU|Add0~53_sumout\ & 
-- ( \mainALU|Mux155~5_combout\ ) ) ) # ( \mainALU|Mux156~7_combout\ & ( !\mainALU|Add0~53_sumout\ & ( (!\ALUbaseInput[13]~7_combout\ & !\registers|Mux18~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000111111111010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datac => \registers|ALT_INV_Mux18~8_combout\,
	datad => \mainALU|ALT_INV_Mux155~5_combout\,
	datae => \mainALU|ALT_INV_Mux156~7_combout\,
	dataf => \mainALU|ALT_INV_Add0~53_sumout\,
	combout => \mainALU|Mux146~5_combout\);

-- Location: LABCELL_X21_Y20_N3
\registers|Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][17]~q\,
	datab => \registers|ALT_INV_registers[3][17]~q\,
	datac => \registers|ALT_INV_registers[0][17]~q\,
	datad => \registers|ALT_INV_registers[2][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux46~9_combout\);

-- Location: LABCELL_X16_Y20_N3
\registers|Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][17]~q\,
	datab => \registers|ALT_INV_registers[15][17]~q\,
	datac => \registers|ALT_INV_registers[14][17]~q\,
	datad => \registers|ALT_INV_registers[13][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux46~7_combout\);

-- Location: LABCELL_X12_Y18_N9
\registers|Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][17]~q\,
	datab => \registers|ALT_INV_registers[5][17]~q\,
	datac => \registers|ALT_INV_registers[6][17]~q\,
	datad => \registers|ALT_INV_registers[4][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux46~8_combout\);

-- Location: LABCELL_X20_Y19_N48
\registers|Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~10_combout\ = ( \registers|Mux46~7_combout\ & ( \registers|Mux46~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux46~9_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux46~7_combout\ & ( \registers|Mux46~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux46~9_combout\)))) ) ) ) # ( \registers|Mux46~7_combout\ & ( !\registers|Mux46~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux46~9_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( !\registers|Mux46~7_combout\ & ( !\registers|Mux46~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux46~9_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000100010000001000100010000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux46~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux46~7_combout\,
	dataf => \registers|ALT_INV_Mux46~8_combout\,
	combout => \registers|Mux46~10_combout\);

-- Location: LABCELL_X20_Y19_N30
\registers|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~2_combout\ = ( \registers|registers[22][17]~q\ & ( \registers|registers[18][17]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[26][17]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][17]~q\)))) ) ) ) # ( !\registers|registers[22][17]~q\ & ( \registers|registers[18][17]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & (\registers|registers[26][17]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][17]~q\))))) ) ) ) # ( \registers|registers[22][17]~q\ & ( !\registers|registers[18][17]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & (\registers|registers[26][17]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][17]~q\))))) ) ) ) # ( !\registers|registers[22][17]~q\ & ( !\registers|registers[18][17]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][17]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[30][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[26][17]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[30][17]~q\,
	datae => \registers|ALT_INV_registers[22][17]~q\,
	dataf => \registers|ALT_INV_registers[18][17]~q\,
	combout => \registers|Mux46~2_combout\);

-- Location: MLABCELL_X18_Y19_N9
\registers|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~0_combout\ = ( \registers|registers[16][17]~q\ & ( \registers|registers[20][17]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[24][17]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][17]~q\))) ) ) ) # ( !\registers|registers[16][17]~q\ & ( \registers|registers[20][17]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\registers|registers[24][17]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][17]~q\)))) ) ) ) # ( \registers|registers[16][17]~q\ & ( !\registers|registers[20][17]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\registers|registers[24][17]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][17]~q\)))) ) ) ) # ( !\registers|registers[16][17]~q\ & ( !\registers|registers[20][17]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[24][17]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[28][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[28][17]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[24][17]~q\,
	datae => \registers|ALT_INV_registers[16][17]~q\,
	dataf => \registers|ALT_INV_registers[20][17]~q\,
	combout => \registers|Mux46~0_combout\);

-- Location: LABCELL_X14_Y21_N3
\registers|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[23][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[27][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][17]~q\,
	datab => \registers|ALT_INV_registers[19][17]~q\,
	datac => \registers|ALT_INV_registers[31][17]~q\,
	datad => \registers|ALT_INV_registers[27][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux46~3_combout\);

-- Location: LABCELL_X20_Y22_N15
\registers|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][17]~q\,
	datab => \registers|ALT_INV_registers[21][17]~q\,
	datac => \registers|ALT_INV_registers[25][17]~q\,
	datad => \registers|ALT_INV_registers[29][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux46~1_combout\);

-- Location: LABCELL_X19_Y19_N21
\registers|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~4_combout\ = ( \registers|Mux46~3_combout\ & ( \registers|Mux46~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux46~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux46~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux46~3_combout\ & ( \registers|Mux46~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux46~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux46~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \registers|Mux46~3_combout\ & ( !\registers|Mux46~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux46~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux46~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\registers|Mux46~3_combout\ & ( !\registers|Mux46~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux46~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux46~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux46~2_combout\,
	datac => \registers|ALT_INV_Mux46~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_Mux46~3_combout\,
	dataf => \registers|ALT_INV_Mux46~1_combout\,
	combout => \registers|Mux46~4_combout\);

-- Location: LABCELL_X20_Y19_N24
\ALUbaseInput[17]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[17]~4_combout\ = ( \registers|Mux46~4_combout\ & ( \registers|Mux46~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux46~4_combout\ & ( \registers|Mux46~6_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux46~4_combout\ & ( !\registers|Mux46~6_combout\ & ( ((!\controller|ALUsrc~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\registers|Mux46~10_combout\)))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux46~4_combout\ & ( !\registers|Mux46~6_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux46~10_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux46~10_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux46~4_combout\,
	dataf => \registers|ALT_INV_Mux46~6_combout\,
	combout => \ALUbaseInput[17]~4_combout\);

-- Location: FF_X21_Y16_N8
\registers|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][24]~q\);

-- Location: LABCELL_X21_Y12_N39
\registers|registers[14][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[14][24]~feeder_combout\);

-- Location: FF_X21_Y12_N41
\registers|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][24]~q\);

-- Location: LABCELL_X19_Y23_N27
\registers|registers[12][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[12][24]~feeder_combout\);

-- Location: FF_X19_Y23_N29
\registers|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][24]~q\);

-- Location: FF_X23_Y18_N8
\registers|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][24]~q\);

-- Location: LABCELL_X21_Y12_N21
\registers|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~7_combout\ = ( \registers|registers[15][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[13][24]~q\) ) ) ) # ( 
-- !\registers|registers[15][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[13][24]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \registers|registers[15][24]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[12][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|registers[14][24]~q\)) ) ) ) # ( !\registers|registers[15][24]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[12][24]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[14][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][24]~q\,
	datab => \registers|ALT_INV_registers[14][24]~q\,
	datac => \registers|ALT_INV_registers[12][24]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[15][24]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux7~7_combout\);

-- Location: LABCELL_X24_Y20_N54
\registers|registers[0][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[0][24]~feeder_combout\);

-- Location: FF_X24_Y20_N55
\registers|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][24]~q\);

-- Location: LABCELL_X21_Y12_N12
\registers|registers[2][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[2][24]~feeder_combout\);

-- Location: FF_X21_Y12_N14
\registers|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][24]~q\);

-- Location: FF_X23_Y18_N44
\registers|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][24]~q\);

-- Location: MLABCELL_X23_Y23_N51
\registers|registers[1][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[1][24]~feeder_combout\);

-- Location: FF_X23_Y23_N53
\registers|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][24]~q\);

-- Location: LABCELL_X21_Y12_N9
\registers|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~6_combout\ = ( \registers|registers[1][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[3][24]~q\) ) ) ) # ( 
-- !\registers|registers[1][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[3][24]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \registers|registers[1][24]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[0][24]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[2][24]~q\))) ) ) ) # ( !\registers|registers[1][24]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[0][24]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[2][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][24]~q\,
	datab => \registers|ALT_INV_registers[2][24]~q\,
	datac => \registers|ALT_INV_registers[3][24]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[1][24]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux7~6_combout\);

-- Location: MLABCELL_X23_Y24_N0
\registers|registers[4][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[4][24]~feeder_combout\);

-- Location: FF_X23_Y24_N2
\registers|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][24]~q\);

-- Location: MLABCELL_X23_Y24_N30
\registers|registers[5][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[5][24]~feeder_combout\);

-- Location: FF_X23_Y24_N32
\registers|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][24]~q\);

-- Location: MLABCELL_X23_Y24_N12
\registers|registers[6][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[6][24]~feeder_combout\);

-- Location: FF_X23_Y24_N14
\registers|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][24]~q\);

-- Location: FF_X24_Y22_N26
\registers|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][24]~q\);

-- Location: MLABCELL_X23_Y24_N21
\registers|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][24]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][24]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][24]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][24]~q\,
	datab => \registers|ALT_INV_registers[5][24]~q\,
	datac => \registers|ALT_INV_registers[6][24]~q\,
	datad => \registers|ALT_INV_registers[7][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux7~8_combout\);

-- Location: FF_X23_Y18_N32
\registers|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][24]~q\);

-- Location: LABCELL_X21_Y23_N21
\registers|registers[9][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[9][24]~feeder_combout\);

-- Location: FF_X21_Y23_N22
\registers|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][24]~q\);

-- Location: LABCELL_X19_Y23_N57
\registers|registers[8][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[8][24]~feeder_combout\);

-- Location: FF_X19_Y23_N59
\registers|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][24]~q\);

-- Location: LABCELL_X21_Y23_N51
\registers|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][24]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][24]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][24]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][24]~q\,
	datab => \registers|ALT_INV_registers[11][24]~q\,
	datac => \registers|ALT_INV_registers[9][24]~q\,
	datad => \registers|ALT_INV_registers[8][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux7~5_combout\);

-- Location: LABCELL_X21_Y12_N0
\registers|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~9_combout\ = ( \registers|Mux7~8_combout\ & ( \registers|Mux7~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux7~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((\registers|Mux7~7_combout\)))) ) ) ) # ( !\registers|Mux7~8_combout\ & ( \registers|Mux7~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux7~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux7~7_combout\))) ) ) ) # ( \registers|Mux7~8_combout\ & ( !\registers|Mux7~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux7~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # 
-- ((\registers|Mux7~7_combout\)))) ) ) ) # ( !\registers|Mux7~8_combout\ & ( !\registers|Mux7~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux7~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux7~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux7~7_combout\,
	datad => \registers|ALT_INV_Mux7~6_combout\,
	datae => \registers|ALT_INV_Mux7~8_combout\,
	dataf => \registers|ALT_INV_Mux7~5_combout\,
	combout => \registers|Mux7~9_combout\);

-- Location: LABCELL_X26_Y20_N24
\registers|registers[16][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[16][24]~feeder_combout\);

-- Location: FF_X26_Y20_N26
\registers|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][24]~q\);

-- Location: FF_X23_Y22_N47
\registers|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][24]~q\);

-- Location: FF_X23_Y22_N26
\registers|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][24]~q\);

-- Location: FF_X23_Y22_N53
\registers|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][24]~q\);

-- Location: LABCELL_X26_Y20_N57
\registers|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][24]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][24]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][24]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][24]~q\,
	datab => \registers|ALT_INV_registers[28][24]~q\,
	datac => \registers|ALT_INV_registers[20][24]~q\,
	datad => \registers|ALT_INV_registers[24][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux7~0_combout\);

-- Location: FF_X19_Y22_N56
\registers|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][24]~q\);

-- Location: FF_X24_Y22_N53
\registers|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][24]~q\);

-- Location: FF_X19_Y22_N23
\registers|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][24]~q\);

-- Location: FF_X24_Y22_N11
\registers|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][24]~q\);

-- Location: LABCELL_X19_Y22_N27
\registers|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][24]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][24]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][24]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][24]~q\,
	datab => \registers|ALT_INV_registers[19][24]~q\,
	datac => \registers|ALT_INV_registers[27][24]~q\,
	datad => \registers|ALT_INV_registers[31][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux7~3_combout\);

-- Location: FF_X21_Y21_N20
\registers|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][24]~q\);

-- Location: FF_X17_Y21_N11
\registers|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][24]~q\);

-- Location: FF_X21_Y21_N2
\registers|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][24]~q\);

-- Location: MLABCELL_X28_Y21_N48
\registers|registers[18][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[18][24]~feeder_combout\);

-- Location: FF_X28_Y21_N50
\registers|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][24]~q\);

-- Location: LABCELL_X21_Y21_N21
\registers|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[18][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][24]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][24]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[18][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[26][24]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[18][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][24]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][24]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[18][24]~q\ & ( (\registers|registers[26][24]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][24]~q\,
	datab => \registers|ALT_INV_registers[22][24]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_registers[30][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \registers|ALT_INV_registers[18][24]~q\,
	combout => \registers|Mux7~2_combout\);

-- Location: FF_X26_Y23_N56
\registers|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][24]~q\);

-- Location: FF_X23_Y21_N20
\registers|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][24]~q\);

-- Location: MLABCELL_X23_Y21_N42
\registers|registers[25][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][24]~feeder_combout\ = ( \writeData[24]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[24]~17_combout\,
	combout => \registers|registers[25][24]~feeder_combout\);

-- Location: FF_X23_Y21_N44
\registers|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][24]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][24]~q\);

-- Location: FF_X23_Y21_N11
\registers|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][24]~q\);

-- Location: LABCELL_X26_Y23_N36
\registers|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~1_combout\ = ( \registers|registers[29][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[25][24]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\registers|registers[29][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[25][24]~q\) ) ) ) # ( \registers|registers[29][24]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[17][24]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|registers[21][24]~q\))) ) ) ) # ( !\registers|registers[29][24]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[17][24]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[21][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][24]~q\,
	datab => \registers|ALT_INV_registers[21][24]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[25][24]~q\,
	datae => \registers|ALT_INV_registers[29][24]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux7~1_combout\);

-- Location: LABCELL_X21_Y12_N48
\registers|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~4_combout\ = ( \registers|Mux7~2_combout\ & ( \registers|Mux7~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux7~0_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux7~3_combout\)))) ) ) ) # ( !\registers|Mux7~2_combout\ & ( \registers|Mux7~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux7~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux7~3_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \registers|Mux7~2_combout\ & ( !\registers|Mux7~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux7~0_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux7~3_combout\)))) ) ) ) # ( 
-- !\registers|Mux7~2_combout\ & ( !\registers|Mux7~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux7~0_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux7~3_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux7~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux7~3_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux7~2_combout\,
	dataf => \registers|ALT_INV_Mux7~1_combout\,
	combout => \registers|Mux7~4_combout\);

-- Location: LABCELL_X21_Y12_N30
\registers|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux7~10_combout\ = ( \registers|Mux7~9_combout\ & ( \registers|Mux7~4_combout\ ) ) # ( !\registers|Mux7~9_combout\ & ( \registers|Mux7~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux7~9_combout\ & ( !\registers|Mux7~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux7~9_combout\,
	dataf => \registers|ALT_INV_Mux7~4_combout\,
	combout => \registers|Mux7~10_combout\);

-- Location: LABCELL_X29_Y17_N3
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \Add1~85_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( \Add1~85_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Mux15~0_combout\,
	datad => \ALT_INV_Add1~85_sumout\,
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: LABCELL_X29_Y17_N6
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \Add1~89_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \Add1~89_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add1~89_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: MLABCELL_X23_Y19_N27
\pcAddr[24]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[24]~27_combout\ = ( \Add0~89_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~89_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( !\Add0~89_sumout\ & ( 
-- \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~89_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( \Add0~89_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( 
-- (!\isJump~0_combout\) # (\registers|Mux7~10_combout\) ) ) ) # ( !\Add0~89_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\ & \registers|Mux7~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_isJump~0_combout\,
	datab => \ALT_INV_Add1~89_sumout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_Mux7~10_combout\,
	datae => \ALT_INV_Add0~89_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[24]~27_combout\);

-- Location: FF_X23_Y19_N29
\program_counter|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[24]~27_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(24));

-- Location: LABCELL_X31_Y17_N0
\Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~81_sumout\ = SUM(( !\program_counter|q\(22) ) + ( GND ) + ( \Add1~78\ ))
-- \Add1~82\ = CARRY(( !\program_counter|q\(22) ) + ( GND ) + ( \Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(22),
	cin => \Add1~78\,
	sumout => \Add1~81_sumout\,
	cout => \Add1~82\);

-- Location: LABCELL_X31_Y17_N3
\Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~85_sumout\ = SUM(( \program_counter|q\(23) ) + ( GND ) + ( \Add1~82\ ))
-- \Add1~86\ = CARRY(( \program_counter|q\(23) ) + ( GND ) + ( \Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \program_counter|ALT_INV_q\(23),
	cin => \Add1~82\,
	sumout => \Add1~85_sumout\,
	cout => \Add1~86\);

-- Location: LABCELL_X31_Y17_N6
\Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~89_sumout\ = SUM(( \program_counter|q\(24) ) + ( GND ) + ( \Add1~86\ ))
-- \Add1~90\ = CARRY(( \program_counter|q\(24) ) + ( GND ) + ( \Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(24),
	cin => \Add1~86\,
	sumout => \Add1~89_sumout\,
	cout => \Add1~90\);

-- Location: LABCELL_X29_Y17_N9
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \Add1~93_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( \Add1~93_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add1~93_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: FF_X23_Y20_N59
\registers|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][25]~q\);

-- Location: LABCELL_X19_Y23_N33
\registers|registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[8][25]~feeder_combout\);

-- Location: FF_X19_Y23_N35
\registers|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][25]~q\);

-- Location: FF_X23_Y20_N2
\registers|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][25]~q\);

-- Location: LABCELL_X25_Y21_N0
\registers|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~5_combout\ = ( \registers|registers[9][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[10][25]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[11][25]~q\)) ) ) ) # ( !\registers|registers[9][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[10][25]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[11][25]~q\)) ) ) ) # ( \registers|registers[9][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[8][25]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|registers[9][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[8][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][25]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[8][25]~q\,
	datad => \registers|ALT_INV_registers[10][25]~q\,
	datae => \registers|ALT_INV_registers[9][25]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux6~5_combout\);

-- Location: MLABCELL_X23_Y23_N36
\registers|registers[1][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[1][25]~feeder_combout\);

-- Location: FF_X23_Y23_N38
\registers|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][25]~q\);

-- Location: FF_X24_Y20_N14
\registers|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][25]~q\);

-- Location: LABCELL_X25_Y21_N33
\registers|registers[3][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[3][25]~feeder_combout\);

-- Location: FF_X25_Y21_N35
\registers|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][25]~q\);

-- Location: MLABCELL_X23_Y23_N42
\registers|registers[2][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[2][25]~feeder_combout\);

-- Location: FF_X23_Y23_N44
\registers|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][25]~q\);

-- Location: LABCELL_X25_Y21_N12
\registers|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][25]~q\,
	datab => \registers|ALT_INV_registers[0][25]~q\,
	datac => \registers|ALT_INV_registers[3][25]~q\,
	datad => \registers|ALT_INV_registers[2][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux6~6_combout\);

-- Location: FF_X21_Y22_N46
\registers|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][25]~q\);

-- Location: LABCELL_X26_Y21_N6
\registers|registers[14][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[14][25]~feeder_combout\);

-- Location: FF_X26_Y21_N8
\registers|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][25]~q\);

-- Location: FF_X21_Y22_N19
\registers|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][25]~q\);

-- Location: FF_X20_Y21_N38
\registers|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][25]~q\);

-- Location: LABCELL_X26_Y21_N12
\registers|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][25]~q\,
	datab => \registers|ALT_INV_registers[14][25]~q\,
	datac => \registers|ALT_INV_registers[13][25]~q\,
	datad => \registers|ALT_INV_registers[15][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux6~7_combout\);

-- Location: LABCELL_X25_Y23_N0
\registers|registers[6][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[6][25]~feeder_combout\);

-- Location: FF_X25_Y23_N2
\registers|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][25]~q\);

-- Location: FF_X25_Y19_N20
\registers|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][25]~q\);

-- Location: LABCELL_X25_Y23_N54
\registers|registers[4][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[4][25]~feeder_combout\);

-- Location: FF_X25_Y23_N56
\registers|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][25]~q\);

-- Location: FF_X25_Y19_N56
\registers|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][25]~q\);

-- Location: LABCELL_X25_Y23_N45
\registers|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][25]~q\,
	datab => \registers|ALT_INV_registers[7][25]~q\,
	datac => \registers|ALT_INV_registers[4][25]~q\,
	datad => \registers|ALT_INV_registers[5][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux6~8_combout\);

-- Location: LABCELL_X25_Y21_N42
\registers|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|Mux6~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux6~5_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux6~7_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|Mux6~8_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux6~6_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\registers|Mux6~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux6~5_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux6~7_combout\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\registers|Mux6~8_combout\ & ( (\registers|Mux6~6_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux6~5_combout\,
	datab => \registers|ALT_INV_Mux6~6_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux6~7_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \registers|ALT_INV_Mux6~8_combout\,
	combout => \registers|Mux6~9_combout\);

-- Location: LABCELL_X25_Y22_N21
\registers|registers[19][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[19][25]~feeder_combout\);

-- Location: FF_X25_Y22_N22
\registers|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][25]~q\);

-- Location: LABCELL_X20_Y23_N12
\registers|registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[23][25]~feeder_combout\);

-- Location: FF_X20_Y23_N14
\registers|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][25]~q\);

-- Location: LABCELL_X19_Y12_N21
\registers|registers[27][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[27][25]~feeder_combout\);

-- Location: FF_X19_Y12_N23
\registers|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][25]~q\);

-- Location: LABCELL_X20_Y23_N30
\registers|registers[31][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[31][25]~feeder_combout\);

-- Location: FF_X20_Y23_N32
\registers|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][25]~q\);

-- Location: LABCELL_X21_Y22_N48
\registers|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][25]~q\,
	datab => \registers|ALT_INV_registers[23][25]~q\,
	datac => \registers|ALT_INV_registers[27][25]~q\,
	datad => \registers|ALT_INV_registers[31][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux6~3_combout\);

-- Location: FF_X20_Y22_N32
\registers|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][25]~q\);

-- Location: LABCELL_X25_Y22_N45
\registers|registers[17][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[17][25]~feeder_combout\);

-- Location: FF_X25_Y22_N47
\registers|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][25]~q\);

-- Location: FF_X20_Y22_N50
\registers|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][25]~q\);

-- Location: LABCELL_X20_Y22_N39
\registers|registers[25][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[25][25]~feeder_combout\);

-- Location: FF_X20_Y22_N41
\registers|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][25]~q\);

-- Location: LABCELL_X25_Y22_N12
\registers|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][25]~q\,
	datab => \registers|ALT_INV_registers[17][25]~q\,
	datac => \registers|ALT_INV_registers[21][25]~q\,
	datad => \registers|ALT_INV_registers[25][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux6~1_combout\);

-- Location: FF_X23_Y22_N50
\registers|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][25]~q\);

-- Location: LABCELL_X25_Y22_N57
\registers|registers[16][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[16][25]~feeder_combout\);

-- Location: FF_X25_Y22_N59
\registers|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][25]~q\);

-- Location: FF_X23_Y22_N32
\registers|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][25]~q\);

-- Location: FF_X23_Y22_N2
\registers|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][25]~q\);

-- Location: LABCELL_X25_Y22_N36
\registers|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][25]~q\,
	datab => \registers|ALT_INV_registers[16][25]~q\,
	datac => \registers|ALT_INV_registers[28][25]~q\,
	datad => \registers|ALT_INV_registers[20][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux6~0_combout\);

-- Location: LABCELL_X17_Y21_N6
\registers|registers[22][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[22][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[22][25]~feeder_combout\);

-- Location: FF_X17_Y21_N8
\registers|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[22][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][25]~q\);

-- Location: LABCELL_X26_Y22_N12
\registers|registers[30][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[30][25]~feeder_combout\);

-- Location: FF_X26_Y22_N14
\registers|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][25]~q\);

-- Location: FF_X17_Y21_N47
\registers|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][25]~q\);

-- Location: FF_X17_Y21_N41
\registers|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[25]~18_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][25]~q\);

-- Location: LABCELL_X26_Y22_N33
\registers|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~2_combout\ = ( \registers|registers[26][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][25]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][25]~q\))) ) ) ) # ( !\registers|registers[26][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[22][25]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[30][25]~q\))) ) ) ) # ( \registers|registers[26][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[18][25]~q\) ) ) ) # ( !\registers|registers[26][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[18][25]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][25]~q\,
	datab => \registers|ALT_INV_registers[30][25]~q\,
	datac => \registers|ALT_INV_registers[18][25]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[26][25]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux6~2_combout\);

-- Location: LABCELL_X25_Y22_N9
\registers|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~4_combout\ = ( \registers|Mux6~0_combout\ & ( \registers|Mux6~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux6~1_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux6~3_combout\))) ) ) ) # ( !\registers|Mux6~0_combout\ & ( \registers|Mux6~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\registers|Mux6~1_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))) # 
-- (\registers|Mux6~3_combout\))) ) ) ) # ( \registers|Mux6~0_combout\ & ( !\registers|Mux6~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\registers|Mux6~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux6~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\registers|Mux6~0_combout\ & ( 
-- !\registers|Mux6~2_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux6~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|Mux6~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \registers|ALT_INV_Mux6~3_combout\,
	datac => \registers|ALT_INV_Mux6~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_Mux6~0_combout\,
	dataf => \registers|ALT_INV_Mux6~2_combout\,
	combout => \registers|Mux6~4_combout\);

-- Location: LABCELL_X25_Y21_N24
\registers|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux6~10_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(25) & ( \registers|Mux6~4_combout\ ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(25) & ( \registers|Mux6~4_combout\ & ( \registers|Mux6~9_combout\ ) ) 
-- ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(25) & ( !\registers|Mux6~4_combout\ & ( \registers|Mux6~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux6~9_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \registers|ALT_INV_Mux6~4_combout\,
	combout => \registers|Mux6~10_combout\);

-- Location: LABCELL_X25_Y17_N45
\pcAddr[25]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[25]~28_combout\ = ( \Add1~93_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\Add1~93_sumout\ & ( \program_counter|q[24]~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & \isJump~0_combout\) ) ) ) # ( \Add1~93_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~93_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux6~10_combout\))) ) ) 
-- ) # ( !\Add1~93_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~93_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux6~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ALT_INV_Add0~93_sumout\,
	datac => \ALT_INV_isJump~0_combout\,
	datad => \registers|ALT_INV_Mux6~10_combout\,
	datae => \ALT_INV_Add1~93_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[25]~28_combout\);

-- Location: FF_X25_Y17_N47
\program_counter|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[25]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(25));

-- Location: LABCELL_X31_Y17_N9
\Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~93_sumout\ = SUM(( \program_counter|q\(25) ) + ( GND ) + ( \Add1~90\ ))
-- \Add1~94\ = CARRY(( \program_counter|q\(25) ) + ( GND ) + ( \Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(25),
	cin => \Add1~90\,
	sumout => \Add1~93_sumout\,
	cout => \Add1~94\);

-- Location: LABCELL_X21_Y21_N3
\registers|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~2_combout\ = ( \registers|registers[30][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[26][24]~q\) ) ) ) # ( 
-- !\registers|registers[30][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[26][24]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[30][24]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[18][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[22][24]~q\)) ) ) ) # ( !\registers|registers[30][24]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[18][24]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[22][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][24]~q\,
	datab => \registers|ALT_INV_registers[22][24]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[18][24]~q\,
	datae => \registers|ALT_INV_registers[30][24]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux39~2_combout\);

-- Location: MLABCELL_X23_Y22_N27
\registers|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[20][24]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[28][24]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][24]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[16][24]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[24][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[20][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[28][24]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[24][24]~q\ & ( (\registers|registers[16][24]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][24]~q\,
	datab => \registers|ALT_INV_registers[28][24]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[20][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[24][24]~q\,
	combout => \registers|Mux39~0_combout\);

-- Location: MLABCELL_X23_Y21_N21
\registers|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~1_combout\ = ( \registers|registers[17][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[25][24]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[29][24]~q\))) ) ) ) # ( !\registers|registers[17][24]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[25][24]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[29][24]~q\))) ) ) ) # ( \registers|registers[17][24]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[21][24]~q\) ) ) ) # ( !\registers|registers[17][24]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[21][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[25][24]~q\,
	datac => \registers|ALT_INV_registers[29][24]~q\,
	datad => \registers|ALT_INV_registers[21][24]~q\,
	datae => \registers|ALT_INV_registers[17][24]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux39~1_combout\);

-- Location: LABCELL_X24_Y22_N57
\registers|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][24]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[23][24]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[19][24]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[27][24]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[31][24]~q\ & ( (\registers|registers[23][24]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[31][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[19][24]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[27][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][24]~q\,
	datab => \registers|ALT_INV_registers[23][24]~q\,
	datac => \registers|ALT_INV_registers[27][24]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[31][24]~q\,
	combout => \registers|Mux39~3_combout\);

-- Location: MLABCELL_X23_Y18_N36
\registers|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~4_combout\ = ( \registers|Mux39~1_combout\ & ( \registers|Mux39~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux39~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux39~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux39~1_combout\ & ( \registers|Mux39~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux39~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux39~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (\instructions|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( \registers|Mux39~1_combout\ & ( !\registers|Mux39~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux39~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux39~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( !\registers|Mux39~1_combout\ & ( !\registers|Mux39~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux39~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux39~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux39~2_combout\,
	datad => \registers|ALT_INV_Mux39~0_combout\,
	datae => \registers|ALT_INV_Mux39~1_combout\,
	dataf => \registers|ALT_INV_Mux39~3_combout\,
	combout => \registers|Mux39~4_combout\);

-- Location: MLABCELL_X23_Y18_N45
\registers|Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~9_combout\ = ( \registers|registers[2][24]~q\ & ( \registers|registers[3][24]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[0][24]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[1][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|registers[2][24]~q\ & ( \registers|registers[3][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[0][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[1][24]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|registers[2][24]~q\ & ( !\registers|registers[3][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[0][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[1][24]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\registers|registers[2][24]~q\ & ( !\registers|registers[3][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[0][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[1][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_registers[1][24]~q\,
	datac => \registers|ALT_INV_registers[0][24]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[2][24]~q\,
	dataf => \registers|ALT_INV_registers[3][24]~q\,
	combout => \registers|Mux39~9_combout\);

-- Location: MLABCELL_X23_Y24_N27
\registers|Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][24]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][24]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][24]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][24]~q\,
	datab => \registers|ALT_INV_registers[5][24]~q\,
	datac => \registers|ALT_INV_registers[6][24]~q\,
	datad => \registers|ALT_INV_registers[7][24]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux39~8_combout\);

-- Location: MLABCELL_X23_Y18_N9
\registers|Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~7_combout\ = ( \registers|registers[14][24]~q\ & ( \registers|registers[15][24]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][24]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[13][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|registers[14][24]~q\ & ( \registers|registers[15][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[13][24]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|registers[14][24]~q\ & ( !\registers|registers[15][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[13][24]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\registers|registers[14][24]~q\ & ( !\registers|registers[15][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[13][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][24]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_registers[12][24]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[14][24]~q\,
	dataf => \registers|ALT_INV_registers[15][24]~q\,
	combout => \registers|Mux39~7_combout\);

-- Location: MLABCELL_X23_Y18_N48
\registers|Mux39~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~10_combout\ = ( \registers|Mux39~8_combout\ & ( \registers|Mux39~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux39~9_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux39~8_combout\ & ( \registers|Mux39~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux39~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux39~8_combout\ & ( !\registers|Mux39~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux39~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux39~8_combout\ & ( !\registers|Mux39~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux39~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000010000001100000000010000100100000101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux39~9_combout\,
	datae => \registers|ALT_INV_Mux39~8_combout\,
	dataf => \registers|ALT_INV_Mux39~7_combout\,
	combout => \registers|Mux39~10_combout\);

-- Location: MLABCELL_X23_Y18_N0
\registers|Mux39~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~11_combout\ = ( \registers|Mux39~10_combout\ ) # ( !\registers|Mux39~10_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux39~4_combout\)) # (\registers|Mux39~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux39~4_combout\,
	datad => \registers|ALT_INV_Mux39~6_combout\,
	dataf => \registers|ALT_INV_Mux39~10_combout\,
	combout => \registers|Mux39~11_combout\);

-- Location: LABCELL_X20_Y22_N18
\registers|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][25]~q\,
	datab => \registers|ALT_INV_registers[29][25]~q\,
	datac => \registers|ALT_INV_registers[17][25]~q\,
	datad => \registers|ALT_INV_registers[25][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux38~1_combout\);

-- Location: LABCELL_X17_Y21_N48
\registers|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][25]~q\,
	datab => \registers|ALT_INV_registers[26][25]~q\,
	datac => \registers|ALT_INV_registers[30][25]~q\,
	datad => \registers|ALT_INV_registers[22][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux38~2_combout\);

-- Location: MLABCELL_X23_Y22_N3
\registers|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][25]~q\,
	datab => \registers|ALT_INV_registers[28][25]~q\,
	datac => \registers|ALT_INV_registers[20][25]~q\,
	datad => \registers|ALT_INV_registers[16][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux38~0_combout\);

-- Location: LABCELL_X20_Y23_N39
\registers|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~3_combout\ = ( \registers|registers[27][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[23][25]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[31][25]~q\)) ) ) ) # ( !\registers|registers[27][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[23][25]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[31][25]~q\)) ) ) ) # ( \registers|registers[27][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\registers|registers[19][25]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\registers|registers[27][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[19][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[31][25]~q\,
	datac => \registers|ALT_INV_registers[23][25]~q\,
	datad => \registers|ALT_INV_registers[19][25]~q\,
	datae => \registers|ALT_INV_registers[27][25]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux38~3_combout\);

-- Location: LABCELL_X20_Y21_N0
\registers|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~4_combout\ = ( \registers|Mux38~0_combout\ & ( \registers|Mux38~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\registers|Mux38~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux38~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\registers|Mux38~0_combout\ & ( 
-- \registers|Mux38~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux38~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|Mux38~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \registers|Mux38~0_combout\ & ( !\registers|Mux38~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((\registers|Mux38~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux38~2_combout\)))) ) ) ) # ( !\registers|Mux38~0_combout\ & ( !\registers|Mux38~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|Mux38~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux38~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux38~1_combout\,
	datad => \registers|ALT_INV_Mux38~2_combout\,
	datae => \registers|ALT_INV_Mux38~0_combout\,
	dataf => \registers|ALT_INV_Mux38~3_combout\,
	combout => \registers|Mux38~4_combout\);

-- Location: LABCELL_X20_Y21_N39
\registers|Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][25]~q\,
	datab => \registers|ALT_INV_registers[14][25]~q\,
	datac => \registers|ALT_INV_registers[12][25]~q\,
	datad => \registers|ALT_INV_registers[13][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux38~7_combout\);

-- Location: LABCELL_X25_Y19_N57
\registers|Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][25]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[7][25]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][25]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][25]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][25]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[6][25]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[7][25]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[6][25]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][25]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][25]~q\,
	datab => \registers|ALT_INV_registers[4][25]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[7][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[6][25]~q\,
	combout => \registers|Mux38~8_combout\);

-- Location: MLABCELL_X23_Y23_N15
\registers|Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][25]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][25]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][25]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][25]~q\,
	datab => \registers|ALT_INV_registers[2][25]~q\,
	datac => \registers|ALT_INV_registers[0][25]~q\,
	datad => \registers|ALT_INV_registers[1][25]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux38~9_combout\);

-- Location: LABCELL_X20_Y21_N24
\registers|Mux38~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~10_combout\ = ( \registers|Mux38~8_combout\ & ( \registers|Mux38~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((\registers|Mux38~7_combout\ 
-- & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux38~8_combout\ & ( \registers|Mux38~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux38~7_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux38~8_combout\ & ( !\registers|Mux38~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux38~7_combout\)))) ) ) ) # ( !\registers|Mux38~8_combout\ & ( !\registers|Mux38~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux38~7_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(18) & \instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000010100000001010100000000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux38~7_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux38~8_combout\,
	dataf => \registers|ALT_INV_Mux38~9_combout\,
	combout => \registers|Mux38~10_combout\);

-- Location: MLABCELL_X23_Y13_N42
\registers|Mux38~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~11_combout\ = ( \registers|Mux38~4_combout\ & ( \registers|Mux38~10_combout\ ) ) # ( !\registers|Mux38~4_combout\ & ( \registers|Mux38~10_combout\ ) ) # ( \registers|Mux38~4_combout\ & ( !\registers|Mux38~10_combout\ & ( 
-- (\registers|Mux38~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\registers|Mux38~4_combout\ & ( !\registers|Mux38~10_combout\ & ( \registers|Mux38~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux38~6_combout\,
	datae => \registers|ALT_INV_Mux38~4_combout\,
	dataf => \registers|ALT_INV_Mux38~10_combout\,
	combout => \registers|Mux38~11_combout\);

-- Location: FF_X13_Y20_N56
\registers|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][28]~q\);

-- Location: FF_X13_Y20_N35
\registers|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][28]~q\);

-- Location: FF_X13_Y20_N29
\registers|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][28]~q\);

-- Location: MLABCELL_X13_Y15_N27
\registers|registers[3][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][28]~feeder_combout\ = ( \writeData[28]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[28]~21_combout\,
	combout => \registers|registers[3][28]~feeder_combout\);

-- Location: FF_X13_Y15_N29
\registers|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][28]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][28]~q\);

-- Location: MLABCELL_X13_Y15_N33
\registers|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][28]~q\,
	datab => \registers|ALT_INV_registers[0][28]~q\,
	datac => \registers|ALT_INV_registers[2][28]~q\,
	datad => \registers|ALT_INV_registers[3][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux3~6_combout\);

-- Location: LABCELL_X10_Y19_N54
\registers|registers[10][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][28]~feeder_combout\ = ( \writeData[28]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[28]~21_combout\,
	combout => \registers|registers[10][28]~feeder_combout\);

-- Location: FF_X10_Y19_N56
\registers|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][28]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][28]~q\);

-- Location: FF_X9_Y15_N8
\registers|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][28]~q\);

-- Location: FF_X9_Y15_N14
\registers|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][28]~q\);

-- Location: FF_X9_Y15_N41
\registers|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][28]~q\);

-- Location: LABCELL_X10_Y19_N27
\registers|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][28]~q\,
	datab => \registers|ALT_INV_registers[11][28]~q\,
	datac => \registers|ALT_INV_registers[9][28]~q\,
	datad => \registers|ALT_INV_registers[8][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux3~5_combout\);

-- Location: LABCELL_X10_Y20_N18
\registers|registers[5][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][28]~feeder_combout\ = ( \writeData[28]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[28]~21_combout\,
	combout => \registers|registers[5][28]~feeder_combout\);

-- Location: FF_X10_Y20_N20
\registers|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][28]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][28]~q\);

-- Location: FF_X19_Y20_N14
\registers|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][28]~q\);

-- Location: FF_X19_Y20_N44
\registers|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][28]~q\);

-- Location: LABCELL_X10_Y20_N3
\registers|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][28]~q\,
	datab => \registers|ALT_INV_registers[6][28]~q\,
	datac => \registers|ALT_INV_registers[4][28]~q\,
	datad => \registers|ALT_INV_registers[7][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux3~8_combout\);

-- Location: FF_X16_Y20_N17
\registers|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][28]~q\);

-- Location: FF_X20_Y20_N8
\registers|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][28]~q\);

-- Location: FF_X16_Y20_N52
\registers|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][28]~q\);

-- Location: FF_X16_Y20_N26
\registers|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][28]~q\);

-- Location: LABCELL_X20_Y20_N9
\registers|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][28]~q\,
	datab => \registers|ALT_INV_registers[14][28]~q\,
	datac => \registers|ALT_INV_registers[12][28]~q\,
	datad => \registers|ALT_INV_registers[15][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux3~7_combout\);

-- Location: LABCELL_X10_Y15_N0
\registers|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~9_combout\ = ( \registers|Mux3~8_combout\ & ( \registers|Mux3~7_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux3~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|Mux3~5_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\registers|Mux3~8_combout\ & ( \registers|Mux3~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux3~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux3~5_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \registers|Mux3~8_combout\ & ( !\registers|Mux3~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux3~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux3~5_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\registers|Mux3~8_combout\ & ( !\registers|Mux3~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux3~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux3~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux3~6_combout\,
	datab => \registers|ALT_INV_Mux3~5_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_Mux3~8_combout\,
	dataf => \registers|ALT_INV_Mux3~7_combout\,
	combout => \registers|Mux3~9_combout\);

-- Location: FF_X16_Y19_N56
\registers|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][28]~q\);

-- Location: FF_X16_Y19_N11
\registers|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][28]~q\);

-- Location: LABCELL_X17_Y21_N0
\registers|registers[18][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][28]~feeder_combout\ = ( \writeData[28]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[28]~21_combout\,
	combout => \registers|registers[18][28]~feeder_combout\);

-- Location: FF_X17_Y21_N2
\registers|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][28]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][28]~q\);

-- Location: FF_X16_Y19_N17
\registers|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][28]~q\);

-- Location: LABCELL_X16_Y19_N0
\registers|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][28]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[22][28]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][28]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[18][28]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[26][28]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[30][28]~q\ & ( (\registers|registers[22][28]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\registers|registers[30][28]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|registers[18][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[26][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][28]~q\,
	datab => \registers|ALT_INV_registers[26][28]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_registers[18][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \registers|ALT_INV_registers[30][28]~q\,
	combout => \registers|Mux3~2_combout\);

-- Location: FF_X10_Y15_N53
\registers|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][28]~q\);

-- Location: LABCELL_X16_Y18_N48
\registers|registers[28][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][28]~feeder_combout\ = ( \writeData[28]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[28]~21_combout\,
	combout => \registers|registers[28][28]~feeder_combout\);

-- Location: FF_X16_Y18_N50
\registers|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][28]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][28]~q\);

-- Location: FF_X10_Y15_N56
\registers|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][28]~q\);

-- Location: FF_X10_Y15_N32
\registers|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][28]~q\);

-- Location: LABCELL_X10_Y15_N12
\registers|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][28]~q\,
	datab => \registers|ALT_INV_registers[28][28]~q\,
	datac => \registers|ALT_INV_registers[20][28]~q\,
	datad => \registers|ALT_INV_registers[16][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux3~0_combout\);

-- Location: MLABCELL_X13_Y22_N12
\registers|registers[19][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][28]~feeder_combout\ = ( \writeData[28]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[28]~21_combout\,
	combout => \registers|registers[19][28]~feeder_combout\);

-- Location: FF_X13_Y22_N14
\registers|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][28]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][28]~q\);

-- Location: FF_X14_Y21_N44
\registers|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][28]~q\);

-- Location: FF_X14_Y21_N20
\registers|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][28]~q\);

-- Location: FF_X14_Y21_N14
\registers|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][28]~q\);

-- Location: LABCELL_X14_Y21_N30
\registers|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][28]~q\,
	datab => \registers|ALT_INV_registers[23][28]~q\,
	datac => \registers|ALT_INV_registers[27][28]~q\,
	datad => \registers|ALT_INV_registers[31][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux3~3_combout\);

-- Location: FF_X19_Y14_N56
\registers|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][28]~q\);

-- Location: FF_X19_Y14_N11
\registers|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][28]~q\);

-- Location: FF_X18_Y14_N17
\registers|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][28]~q\);

-- Location: FF_X19_Y14_N32
\registers|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][28]~q\);

-- Location: LABCELL_X19_Y14_N30
\registers|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~1_combout\ = ( \registers|registers[17][28]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[25][28]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[29][28]~q\)) ) ) ) # ( !\registers|registers[17][28]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[25][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[29][28]~q\)) ) ) ) # ( \registers|registers[17][28]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[21][28]~q\) ) ) ) # ( !\registers|registers[17][28]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[21][28]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][28]~q\,
	datab => \registers|ALT_INV_registers[29][28]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[25][28]~q\,
	datae => \registers|ALT_INV_registers[17][28]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux3~1_combout\);

-- Location: LABCELL_X10_Y15_N48
\registers|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~4_combout\ = ( \registers|Mux3~3_combout\ & ( \registers|Mux3~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux3~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|Mux3~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|Mux3~3_combout\ & ( \registers|Mux3~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux3~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux3~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( \registers|Mux3~3_combout\ & ( !\registers|Mux3~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux3~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux3~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( !\registers|Mux3~3_combout\ & ( !\registers|Mux3~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux3~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux3~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux3~2_combout\,
	datad => \registers|ALT_INV_Mux3~0_combout\,
	datae => \registers|ALT_INV_Mux3~3_combout\,
	dataf => \registers|ALT_INV_Mux3~1_combout\,
	combout => \registers|Mux3~4_combout\);

-- Location: LABCELL_X10_Y15_N24
\registers|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux3~10_combout\ = ( \registers|Mux3~9_combout\ & ( \registers|Mux3~4_combout\ ) ) # ( !\registers|Mux3~9_combout\ & ( \registers|Mux3~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux3~9_combout\ & ( !\registers|Mux3~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux3~9_combout\,
	dataf => \registers|ALT_INV_Mux3~4_combout\,
	combout => \registers|Mux3~10_combout\);

-- Location: FF_X12_Y19_N50
\registers|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][30]~q\);

-- Location: LABCELL_X16_Y22_N6
\registers|registers[13][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[13][30]~feeder_combout\);

-- Location: FF_X16_Y22_N8
\registers|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][30]~q\);

-- Location: LABCELL_X16_Y20_N51
\registers|registers[12][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[12][30]~feeder_combout\);

-- Location: FF_X16_Y20_N53
\registers|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][30]~q\);

-- Location: FF_X16_Y20_N32
\registers|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][30]~q\);

-- Location: LABCELL_X16_Y20_N27
\registers|Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][30]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[14][30]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][30]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[13][30]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[15][30]~q\ & ( (\registers|registers[14][30]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[15][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[12][30]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[13][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][30]~q\,
	datab => \registers|ALT_INV_registers[13][30]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[12][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[15][30]~q\,
	combout => \registers|Mux33~7_combout\);

-- Location: FF_X12_Y18_N2
\registers|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][30]~q\);

-- Location: FF_X16_Y17_N8
\registers|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][30]~q\);

-- Location: FF_X16_Y17_N53
\registers|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][30]~q\);

-- Location: LABCELL_X16_Y17_N9
\registers|Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~8_combout\ = ( \registers|registers[5][30]~q\ & ( \registers|registers[7][30]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[4][30]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[6][30]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|registers[5][30]~q\ & ( \registers|registers[7][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[4][30]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|registers[6][30]~q\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \registers|registers[5][30]~q\ & ( !\registers|registers[7][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[4][30]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|registers[6][30]~q\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\registers|registers[5][30]~q\ & ( !\registers|registers[7][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[4][30]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|registers[6][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][30]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_registers[6][30]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_registers[5][30]~q\,
	dataf => \registers|ALT_INV_registers[7][30]~q\,
	combout => \registers|Mux33~8_combout\);

-- Location: FF_X21_Y20_N20
\registers|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][30]~q\);

-- Location: FF_X21_Y20_N49
\registers|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][30]~q\);

-- Location: FF_X21_Y20_N32
\registers|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][30]~q\);

-- Location: MLABCELL_X13_Y19_N21
\registers|registers[2][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[2][30]~feeder_combout\);

-- Location: FF_X13_Y19_N23
\registers|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][30]~q\);

-- Location: LABCELL_X21_Y20_N21
\registers|Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[1][30]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[3][30]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][30]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[0][30]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[2][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[1][30]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[3][30]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[2][30]~q\ & ( (\registers|registers[0][30]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][30]~q\,
	datab => \registers|ALT_INV_registers[0][30]~q\,
	datac => \registers|ALT_INV_registers[3][30]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[2][30]~q\,
	combout => \registers|Mux33~9_combout\);

-- Location: LABCELL_X16_Y16_N0
\registers|Mux33~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~10_combout\ = ( \registers|Mux33~8_combout\ & ( \registers|Mux33~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux33~7_combout\)))) ) ) ) # ( !\registers|Mux33~8_combout\ & ( \registers|Mux33~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(18))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- \registers|Mux33~7_combout\)))) ) ) ) # ( \registers|Mux33~8_combout\ & ( !\registers|Mux33~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux33~7_combout\)))) ) ) ) # ( !\registers|Mux33~8_combout\ & ( !\registers|Mux33~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux33~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000010000000101010000000100000101000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_Mux33~7_combout\,
	datae => \registers|ALT_INV_Mux33~8_combout\,
	dataf => \registers|ALT_INV_Mux33~9_combout\,
	combout => \registers|Mux33~10_combout\);

-- Location: MLABCELL_X9_Y15_N3
\registers|registers[8][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[8][30]~feeder_combout\);

-- Location: FF_X9_Y15_N5
\registers|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][30]~q\);

-- Location: FF_X9_Y15_N26
\registers|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][30]~q\);

-- Location: LABCELL_X14_Y14_N57
\registers|registers[9][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[9][30]~feeder_combout\);

-- Location: FF_X14_Y14_N59
\registers|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][30]~q\);

-- Location: LABCELL_X7_Y17_N33
\registers|registers[10][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[10][30]~feeder_combout\);

-- Location: FF_X7_Y17_N35
\registers|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][30]~q\);

-- Location: MLABCELL_X9_Y15_N33
\registers|Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][30]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][30]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][30]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][30]~q\,
	datab => \registers|ALT_INV_registers[11][30]~q\,
	datac => \registers|ALT_INV_registers[9][30]~q\,
	datad => \registers|ALT_INV_registers[10][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux33~5_combout\);

-- Location: LABCELL_X10_Y16_N45
\registers|Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~6_combout\ = ( \registers|Mux33~5_combout\ & ( \registers|Mux42~0_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux33~5_combout\,
	dataf => \registers|ALT_INV_Mux42~0_combout\,
	combout => \registers|Mux33~6_combout\);

-- Location: FF_X12_Y16_N5
\registers|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][30]~q\);

-- Location: MLABCELL_X9_Y18_N36
\registers|registers[19][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[19][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[19][30]~feeder_combout\);

-- Location: FF_X9_Y18_N38
\registers|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[19][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][30]~q\);

-- Location: FF_X13_Y18_N11
\registers|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][30]~q\);

-- Location: LABCELL_X12_Y16_N18
\registers|registers[23][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[23][30]~feeder_combout\);

-- Location: FF_X12_Y16_N20
\registers|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][30]~q\);

-- Location: LABCELL_X12_Y16_N39
\registers|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[27][30]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[31][30]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][30]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[19][30]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[23][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[27][30]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[31][30]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[23][30]~q\ & ( (\registers|registers[19][30]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][30]~q\,
	datab => \registers|ALT_INV_registers[19][30]~q\,
	datac => \registers|ALT_INV_registers[27][30]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_registers[23][30]~q\,
	combout => \registers|Mux33~3_combout\);

-- Location: MLABCELL_X13_Y13_N21
\registers|registers[24][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[24][30]~feeder_combout\);

-- Location: FF_X13_Y13_N23
\registers|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][30]~q\);

-- Location: FF_X12_Y17_N44
\registers|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][30]~q\);

-- Location: FF_X12_Y17_N41
\registers|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][30]~q\);

-- Location: FF_X12_Y17_N20
\registers|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][30]~q\);

-- Location: LABCELL_X12_Y17_N45
\registers|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][30]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][30]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][30]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][30]~q\,
	datab => \registers|ALT_INV_registers[20][30]~q\,
	datac => \registers|ALT_INV_registers[28][30]~q\,
	datad => \registers|ALT_INV_registers[16][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux33~0_combout\);

-- Location: FF_X10_Y14_N29
\registers|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][30]~q\);

-- Location: FF_X10_Y14_N32
\registers|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][30]~q\);

-- Location: LABCELL_X10_Y14_N39
\registers|registers[26][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[26][30]~feeder_combout\);

-- Location: FF_X10_Y14_N41
\registers|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][30]~q\);

-- Location: LABCELL_X6_Y17_N0
\registers|registers[18][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[18][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[18][30]~feeder_combout\);

-- Location: FF_X6_Y17_N2
\registers|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[18][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][30]~q\);

-- Location: LABCELL_X10_Y14_N33
\registers|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][30]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][30]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][30]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][30]~q\,
	datab => \registers|ALT_INV_registers[22][30]~q\,
	datac => \registers|ALT_INV_registers[26][30]~q\,
	datad => \registers|ALT_INV_registers[18][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux33~2_combout\);

-- Location: LABCELL_X14_Y19_N30
\registers|registers[17][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[17][30]~feeder_combout\);

-- Location: FF_X14_Y19_N32
\registers|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][30]~q\);

-- Location: FF_X9_Y16_N53
\registers|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][30]~q\);

-- Location: MLABCELL_X9_Y17_N27
\registers|registers[25][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][30]~feeder_combout\ = ( \writeData[30]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[30]~24_combout\,
	combout => \registers|registers[25][30]~feeder_combout\);

-- Location: FF_X9_Y17_N28
\registers|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][30]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][30]~q\);

-- Location: FF_X16_Y16_N56
\registers|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][30]~q\);

-- Location: LABCELL_X16_Y16_N57
\registers|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~1_combout\ = ( \registers|registers[25][30]~q\ & ( \registers|registers[21][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\registers|registers[17][30]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[29][30]~q\)))) ) ) ) # ( !\registers|registers[25][30]~q\ & ( 
-- \registers|registers[21][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))) # (\registers|registers[17][30]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\registers|registers[29][30]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \registers|registers[25][30]~q\ & ( !\registers|registers[21][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[17][30]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[29][30]~q\)))) ) ) ) # ( !\registers|registers[25][30]~q\ & ( !\registers|registers[21][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[17][30]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\registers|registers[29][30]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][30]~q\,
	datab => \registers|ALT_INV_registers[29][30]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[25][30]~q\,
	dataf => \registers|ALT_INV_registers[21][30]~q\,
	combout => \registers|Mux33~1_combout\);

-- Location: LABCELL_X16_Y16_N9
\registers|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~4_combout\ = ( \registers|Mux33~2_combout\ & ( \registers|Mux33~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux33~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux33~3_combout\)))) ) ) ) # ( 
-- !\registers|Mux33~2_combout\ & ( \registers|Mux33~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux33~0_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux33~3_combout\)))) ) ) ) # ( \registers|Mux33~2_combout\ & ( !\registers|Mux33~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux33~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux33~3_combout\))) ) ) ) # ( !\registers|Mux33~2_combout\ & ( !\registers|Mux33~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux33~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux33~3_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux33~3_combout\,
	datad => \registers|ALT_INV_Mux33~0_combout\,
	datae => \registers|ALT_INV_Mux33~2_combout\,
	dataf => \registers|ALT_INV_Mux33~1_combout\,
	combout => \registers|Mux33~4_combout\);

-- Location: LABCELL_X16_Y16_N12
\registers|Mux33~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux33~11_combout\ = ( \registers|Mux33~4_combout\ & ( ((\registers|Mux33~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))) # (\registers|Mux33~10_combout\) ) ) # ( !\registers|Mux33~4_combout\ & ( 
-- (\registers|Mux33~6_combout\) # (\registers|Mux33~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux33~10_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux33~6_combout\,
	dataf => \registers|ALT_INV_Mux33~4_combout\,
	combout => \registers|Mux33~11_combout\);

-- Location: FF_X10_Y17_N56
\registers|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][31]~q\);

-- Location: FF_X9_Y18_N53
\registers|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][31]~q\);

-- Location: FF_X9_Y18_N59
\registers|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][31]~q\);

-- Location: FF_X14_Y19_N20
\registers|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][31]~q\);

-- Location: LABCELL_X10_Y17_N33
\registers|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~1_combout\ = ( \registers|registers[17][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[21][31]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[29][31]~q\))) ) ) ) # ( !\registers|registers[17][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[21][31]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[29][31]~q\))) ) ) ) # ( \registers|registers[17][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[25][31]~q\) ) ) ) # ( !\registers|registers[17][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[25][31]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][31]~q\,
	datab => \registers|ALT_INV_registers[29][31]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[25][31]~q\,
	datae => \registers|ALT_INV_registers[17][31]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux32~1_combout\);

-- Location: MLABCELL_X9_Y14_N42
\registers|registers[28][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[28][31]~feeder_combout\);

-- Location: FF_X9_Y14_N44
\registers|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][31]~q\);

-- Location: FF_X12_Y17_N8
\registers|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][31]~q\);

-- Location: FF_X12_Y17_N50
\registers|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][31]~q\);

-- Location: FF_X13_Y16_N17
\registers|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][31]~q\);

-- Location: LABCELL_X10_Y17_N27
\registers|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][31]~q\,
	datab => \registers|ALT_INV_registers[16][31]~q\,
	datac => \registers|ALT_INV_registers[20][31]~q\,
	datad => \registers|ALT_INV_registers[24][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux32~0_combout\);

-- Location: FF_X7_Y15_N20
\registers|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][31]~q\);

-- Location: FF_X7_Y15_N50
\registers|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][31]~q\);

-- Location: LABCELL_X7_Y19_N39
\registers|registers[23][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[23][31]~feeder_combout\);

-- Location: FF_X7_Y19_N41
\registers|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][31]~q\);

-- Location: LABCELL_X14_Y19_N27
\registers|registers[27][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[27][31]~feeder_combout\);

-- Location: FF_X14_Y19_N29
\registers|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][31]~q\);

-- Location: LABCELL_X7_Y15_N21
\registers|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~3_combout\ = ( \registers|registers[27][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[31][31]~q\) ) ) ) # ( 
-- !\registers|registers[27][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[31][31]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[27][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[19][31]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[23][31]~q\))) ) ) ) # ( !\registers|registers[27][31]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[19][31]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[23][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][31]~q\,
	datab => \registers|ALT_INV_registers[19][31]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[23][31]~q\,
	datae => \registers|ALT_INV_registers[27][31]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux32~3_combout\);

-- Location: FF_X9_Y19_N2
\registers|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][31]~q\);

-- Location: FF_X9_Y19_N32
\registers|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][31]~q\);

-- Location: FF_X10_Y14_N11
\registers|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][31]~q\);

-- Location: FF_X9_Y19_N20
\registers|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][31]~q\);

-- Location: MLABCELL_X9_Y19_N21
\registers|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][31]~q\,
	datab => \registers|ALT_INV_registers[18][31]~q\,
	datac => \registers|ALT_INV_registers[22][31]~q\,
	datad => \registers|ALT_INV_registers[30][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux32~2_combout\);

-- Location: LABCELL_X10_Y17_N21
\registers|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~4_combout\ = ( \registers|Mux32~3_combout\ & ( \registers|Mux32~2_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux32~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (\registers|Mux32~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|Mux32~3_combout\ & ( \registers|Mux32~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\registers|Mux32~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux32~1_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( \registers|Mux32~3_combout\ & ( !\registers|Mux32~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|Mux32~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|Mux32~1_combout\))) ) ) ) # ( !\registers|Mux32~3_combout\ & ( !\registers|Mux32~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux32~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux32~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux32~1_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_Mux32~0_combout\,
	datae => \registers|ALT_INV_Mux32~3_combout\,
	dataf => \registers|ALT_INV_Mux32~2_combout\,
	combout => \registers|Mux32~4_combout\);

-- Location: LABCELL_X12_Y21_N9
\registers|registers[8][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[8][31]~feeder_combout\);

-- Location: FF_X12_Y21_N10
\registers|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][31]~q\);

-- Location: LABCELL_X10_Y21_N33
\registers|registers[10][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[10][31]~feeder_combout\);

-- Location: FF_X10_Y21_N35
\registers|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][31]~q\);

-- Location: LABCELL_X12_Y21_N36
\registers|registers[11][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[11][31]~feeder_combout\);

-- Location: FF_X12_Y21_N38
\registers|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][31]~q\);

-- Location: LABCELL_X12_Y21_N12
\registers|registers[9][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[9][31]~feeder_combout\);

-- Location: FF_X12_Y21_N13
\registers|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][31]~q\);

-- Location: LABCELL_X12_Y21_N0
\registers|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][31]~q\,
	datab => \registers|ALT_INV_registers[10][31]~q\,
	datac => \registers|ALT_INV_registers[11][31]~q\,
	datad => \registers|ALT_INV_registers[9][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux32~5_combout\);

-- Location: LABCELL_X12_Y21_N54
\registers|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~6_combout\ = ( \registers|Mux32~5_combout\ & ( \registers|Mux42~0_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux32~5_combout\,
	dataf => \registers|ALT_INV_Mux42~0_combout\,
	combout => \registers|Mux32~6_combout\);

-- Location: LABCELL_X10_Y17_N6
\registers|Mux32~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~11_combout\ = ( \registers|Mux32~6_combout\ ) # ( !\registers|Mux32~6_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux32~4_combout\)) # (\registers|Mux32~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111111111111111111100000101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux32~4_combout\,
	datad => \registers|ALT_INV_Mux32~10_combout\,
	datae => \registers|ALT_INV_Mux32~6_combout\,
	combout => \registers|Mux32~11_combout\);

-- Location: M10K_X22_Y16_N0
\memory|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM:memory|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 6,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \controller|ALUsrc~2_combout\,
	portare => VCC,
	clk0 => \fast_clk~inputCLKENA0_outclk\,
	portadatain => \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \memory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X13_Y14_N38
\registers|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][29]~q\);

-- Location: FF_X13_Y14_N14
\registers|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][29]~q\);

-- Location: FF_X16_Y13_N32
\registers|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][29]~q\);

-- Location: FF_X13_Y14_N50
\registers|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][29]~q\);

-- Location: MLABCELL_X13_Y14_N33
\registers|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][29]~q\,
	datab => \registers|ALT_INV_registers[5][29]~q\,
	datac => \registers|ALT_INV_registers[7][29]~q\,
	datad => \registers|ALT_INV_registers[4][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux2~8_combout\);

-- Location: MLABCELL_X9_Y15_N36
\registers|registers[8][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[8][29]~feeder_combout\);

-- Location: FF_X9_Y15_N38
\registers|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][29]~q\);

-- Location: FF_X14_Y13_N32
\registers|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][29]~q\);

-- Location: FF_X9_Y15_N32
\registers|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][29]~q\);

-- Location: FF_X9_Y15_N56
\registers|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][29]~q\);

-- Location: LABCELL_X14_Y13_N33
\registers|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][29]~q\,
	datab => \registers|ALT_INV_registers[10][29]~q\,
	datac => \registers|ALT_INV_registers[9][29]~q\,
	datad => \registers|ALT_INV_registers[11][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux2~5_combout\);

-- Location: FF_X16_Y14_N44
\registers|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][29]~q\);

-- Location: FF_X16_Y14_N8
\registers|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][29]~q\);

-- Location: FF_X16_Y13_N50
\registers|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][29]~q\);

-- Location: LABCELL_X16_Y13_N39
\registers|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~6_combout\ = ( \registers|registers[0][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][29]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][29]~q\)) ) ) ) # ( !\registers|registers[0][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][29]~q\)) ) ) ) # ( \registers|registers[0][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[1][29]~q\) ) ) ) # ( !\registers|registers[0][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[1][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][29]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[1][29]~q\,
	datad => \registers|ALT_INV_registers[2][29]~q\,
	datae => \registers|ALT_INV_registers[0][29]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux2~6_combout\);

-- Location: FF_X12_Y13_N56
\registers|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][29]~q\);

-- Location: FF_X18_Y15_N56
\registers|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][29]~q\);

-- Location: LABCELL_X10_Y13_N45
\registers|registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[13][29]~feeder_combout\);

-- Location: FF_X10_Y13_N47
\registers|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][29]~q\);

-- Location: LABCELL_X7_Y16_N57
\registers|registers[12][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[12][29]~feeder_combout\);

-- Location: FF_X7_Y16_N59
\registers|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][29]~q\);

-- Location: LABCELL_X12_Y13_N0
\registers|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~7_combout\ = ( \registers|registers[12][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[13][29]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[15][29]~q\)) ) ) ) # ( !\registers|registers[12][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[13][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[15][29]~q\)) ) ) ) # ( \registers|registers[12][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[14][29]~q\) ) ) ) # ( !\registers|registers[12][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[14][29]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][29]~q\,
	datab => \registers|ALT_INV_registers[15][29]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_registers[13][29]~q\,
	datae => \registers|ALT_INV_registers[12][29]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux2~7_combout\);

-- Location: LABCELL_X16_Y21_N36
\registers|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~9_combout\ = ( \registers|Mux2~6_combout\ & ( \registers|Mux2~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux2~5_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux2~8_combout\))) ) ) ) # ( !\registers|Mux2~6_combout\ & ( \registers|Mux2~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux2~5_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux2~8_combout\))) ) ) ) # ( \registers|Mux2~6_combout\ & ( !\registers|Mux2~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux2~5_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux2~8_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\registers|Mux2~6_combout\ & ( !\registers|Mux2~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux2~5_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux2~8_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_Mux2~8_combout\,
	datac => \registers|ALT_INV_Mux2~5_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_Mux2~6_combout\,
	dataf => \registers|ALT_INV_Mux2~7_combout\,
	combout => \registers|Mux2~9_combout\);

-- Location: LABCELL_X10_Y14_N57
\registers|registers[26][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[26][29]~feeder_combout\);

-- Location: FF_X10_Y14_N58
\registers|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][29]~q\);

-- Location: FF_X14_Y19_N17
\registers|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][29]~q\);

-- Location: FF_X10_Y14_N5
\registers|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][29]~q\);

-- Location: FF_X10_Y14_N47
\registers|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][29]~q\);

-- Location: LABCELL_X14_Y19_N3
\registers|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][29]~q\,
	datab => \registers|ALT_INV_registers[18][29]~q\,
	datac => \registers|ALT_INV_registers[22][29]~q\,
	datad => \registers|ALT_INV_registers[30][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux2~2_combout\);

-- Location: FF_X10_Y17_N47
\registers|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][29]~q\);

-- Location: FF_X14_Y15_N8
\registers|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][29]~q\);

-- Location: FF_X14_Y15_N29
\registers|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][29]~q\);

-- Location: FF_X14_Y15_N20
\registers|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][29]~q\);

-- Location: LABCELL_X10_Y17_N57
\registers|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~3_combout\ = ( \registers|registers[31][29]~q\ & ( \registers|registers[27][29]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[19][29]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[23][29]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|registers[31][29]~q\ & ( \registers|registers[27][29]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|registers[19][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\registers|registers[23][29]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \registers|registers[31][29]~q\ & ( !\registers|registers[27][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[19][29]~q\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\instructions|altsyncram_component|auto_generated|q_a\(24)) # 
-- (\registers|registers[23][29]~q\)))) ) ) ) # ( !\registers|registers[31][29]~q\ & ( !\registers|registers[27][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[19][29]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[23][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_registers[19][29]~q\,
	datac => \registers|ALT_INV_registers[23][29]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[31][29]~q\,
	dataf => \registers|ALT_INV_registers[27][29]~q\,
	combout => \registers|Mux2~3_combout\);

-- Location: FF_X18_Y15_N26
\registers|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][29]~q\);

-- Location: FF_X13_Y13_N44
\registers|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][29]~q\);

-- Location: FF_X10_Y15_N4
\registers|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][29]~q\);

-- Location: FF_X13_Y13_N5
\registers|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][29]~q\);

-- Location: MLABCELL_X13_Y13_N45
\registers|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][29]~q\,
	datab => \registers|ALT_INV_registers[16][29]~q\,
	datac => \registers|ALT_INV_registers[24][29]~q\,
	datad => \registers|ALT_INV_registers[28][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux2~0_combout\);

-- Location: FF_X18_Y15_N20
\registers|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][29]~q\);

-- Location: MLABCELL_X9_Y14_N12
\registers|registers[17][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[17][29]~feeder_combout\);

-- Location: FF_X9_Y14_N14
\registers|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][29]~q\);

-- Location: LABCELL_X10_Y13_N0
\registers|registers[25][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[25][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[25][29]~feeder_combout\);

-- Location: FF_X10_Y13_N1
\registers|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[25][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][29]~q\);

-- Location: LABCELL_X7_Y14_N9
\registers|registers[29][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][29]~feeder_combout\ = ( \writeData[29]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[29]~22_combout\,
	combout => \registers|registers[29][29]~feeder_combout\);

-- Location: FF_X7_Y14_N10
\registers|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][29]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][29]~q\);

-- Location: MLABCELL_X9_Y14_N36
\registers|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][29]~q\,
	datab => \registers|ALT_INV_registers[17][29]~q\,
	datac => \registers|ALT_INV_registers[25][29]~q\,
	datad => \registers|ALT_INV_registers[29][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux2~1_combout\);

-- Location: LABCELL_X16_Y21_N6
\registers|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~4_combout\ = ( \registers|Mux2~0_combout\ & ( \registers|Mux2~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux2~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux2~3_combout\)))) ) ) ) # ( !\registers|Mux2~0_combout\ & ( \registers|Mux2~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux2~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux2~3_combout\))))) ) ) ) # ( \registers|Mux2~0_combout\ & ( !\registers|Mux2~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux2~2_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux2~3_combout\))))) ) ) ) # ( !\registers|Mux2~0_combout\ & ( !\registers|Mux2~1_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux2~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux2~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_Mux2~2_combout\,
	datad => \registers|ALT_INV_Mux2~3_combout\,
	datae => \registers|ALT_INV_Mux2~0_combout\,
	dataf => \registers|ALT_INV_Mux2~1_combout\,
	combout => \registers|Mux2~4_combout\);

-- Location: LABCELL_X16_Y21_N48
\registers|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux2~10_combout\ = ( \registers|Mux2~9_combout\ & ( \registers|Mux2~4_combout\ ) ) # ( !\registers|Mux2~9_combout\ & ( \registers|Mux2~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux2~9_combout\ & ( !\registers|Mux2~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux2~9_combout\,
	dataf => \registers|ALT_INV_Mux2~4_combout\,
	combout => \registers|Mux2~10_combout\);

-- Location: FF_X21_Y19_N44
\registers|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][27]~q\);

-- Location: LABCELL_X21_Y19_N24
\registers|registers[13][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[13][27]~feeder_combout\);

-- Location: FF_X21_Y19_N26
\registers|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][27]~q\);

-- Location: LABCELL_X21_Y19_N0
\registers|registers[12][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[12][27]~feeder_combout\);

-- Location: FF_X21_Y19_N2
\registers|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][27]~q\);

-- Location: LABCELL_X21_Y19_N21
\registers|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][27]~q\,
	datab => \registers|ALT_INV_registers[15][27]~q\,
	datac => \registers|ALT_INV_registers[13][27]~q\,
	datad => \registers|ALT_INV_registers[12][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux4~7_combout\);

-- Location: LABCELL_X26_Y21_N18
\registers|registers[3][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[3][27]~feeder_combout\);

-- Location: FF_X26_Y21_N20
\registers|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][27]~q\);

-- Location: MLABCELL_X23_Y23_N30
\registers|registers[2][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[2][27]~feeder_combout\);

-- Location: FF_X23_Y23_N31
\registers|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][27]~q\);

-- Location: MLABCELL_X23_Y23_N6
\registers|registers[1][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[1][27]~feeder_combout\);

-- Location: FF_X23_Y23_N8
\registers|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][27]~q\);

-- Location: FF_X23_Y19_N16
\registers|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][27]~q\);

-- Location: LABCELL_X26_Y21_N48
\registers|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][27]~q\,
	datab => \registers|ALT_INV_registers[2][27]~q\,
	datac => \registers|ALT_INV_registers[1][27]~q\,
	datad => \registers|ALT_INV_registers[0][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux4~6_combout\);

-- Location: FF_X23_Y14_N23
\registers|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][27]~q\);

-- Location: FF_X28_Y18_N8
\registers|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][27]~q\);

-- Location: FF_X23_Y14_N35
\registers|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][27]~q\);

-- Location: FF_X23_Y14_N38
\registers|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][27]~q\);

-- Location: MLABCELL_X28_Y18_N9
\registers|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~8_combout\ = ( \registers|registers[6][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[7][27]~q\) ) ) ) # ( 
-- !\registers|registers[6][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[7][27]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \registers|registers[6][27]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[4][27]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|registers[5][27]~q\)) ) ) ) # ( !\registers|registers[6][27]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[4][27]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[5][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][27]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[5][27]~q\,
	datad => \registers|ALT_INV_registers[4][27]~q\,
	datae => \registers|ALT_INV_registers[6][27]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux4~8_combout\);

-- Location: LABCELL_X20_Y24_N45
\registers|registers[8][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[8][27]~feeder_combout\);

-- Location: FF_X20_Y24_N47
\registers|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][27]~q\);

-- Location: FF_X21_Y24_N32
\registers|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][27]~q\);

-- Location: FF_X21_Y24_N44
\registers|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][27]~q\);

-- Location: FF_X21_Y24_N38
\registers|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][27]~q\);

-- Location: LABCELL_X21_Y24_N15
\registers|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][27]~q\,
	datab => \registers|ALT_INV_registers[9][27]~q\,
	datac => \registers|ALT_INV_registers[11][27]~q\,
	datad => \registers|ALT_INV_registers[10][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux4~5_combout\);

-- Location: LABCELL_X26_Y18_N36
\registers|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~9_combout\ = ( \registers|Mux4~8_combout\ & ( \registers|Mux4~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux4~6_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux4~7_combout\))) ) ) ) # ( !\registers|Mux4~8_combout\ & ( \registers|Mux4~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux4~6_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(23))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux4~7_combout\))) ) ) ) # ( \registers|Mux4~8_combout\ & ( !\registers|Mux4~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux4~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux4~7_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(23))))) 
-- ) ) ) # ( !\registers|Mux4~8_combout\ & ( !\registers|Mux4~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux4~6_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux4~7_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux4~7_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux4~6_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_Mux4~8_combout\,
	dataf => \registers|ALT_INV_Mux4~5_combout\,
	combout => \registers|Mux4~9_combout\);

-- Location: FF_X26_Y18_N20
\registers|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][27]~q\);

-- Location: FF_X26_Y18_N17
\registers|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][27]~q\);

-- Location: FF_X28_Y18_N20
\registers|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][27]~q\);

-- Location: FF_X26_Y18_N41
\registers|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][27]~q\);

-- Location: LABCELL_X26_Y18_N24
\registers|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~2_combout\ = ( \registers|registers[22][27]~q\ & ( \registers|registers[18][27]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|registers[26][27]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[30][27]~q\))) ) ) ) # ( !\registers|registers[22][27]~q\ & ( \registers|registers[18][27]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[26][27]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[30][27]~q\ & ((\instructions|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \registers|registers[22][27]~q\ & ( !\registers|registers[18][27]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\registers|registers[26][27]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24))) # 
-- (\registers|registers[30][27]~q\))) ) ) ) # ( !\registers|registers[22][27]~q\ & ( !\registers|registers[18][27]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|registers[26][27]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[30][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][27]~q\,
	datab => \registers|ALT_INV_registers[26][27]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[22][27]~q\,
	dataf => \registers|ALT_INV_registers[18][27]~q\,
	combout => \registers|Mux4~2_combout\);

-- Location: LABCELL_X21_Y12_N42
\registers|registers[28][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[28][27]~feeder_combout\);

-- Location: FF_X21_Y12_N44
\registers|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][27]~q\);

-- Location: FF_X23_Y12_N8
\registers|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][27]~q\);

-- Location: FF_X24_Y14_N2
\registers|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][27]~q\);

-- Location: FF_X23_Y12_N56
\registers|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][27]~q\);

-- Location: MLABCELL_X23_Y12_N12
\registers|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~0_combout\ = ( \registers|registers[20][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[28][27]~q\) ) ) ) # ( 
-- !\registers|registers[20][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[28][27]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \registers|registers[20][27]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[16][27]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|registers[24][27]~q\))) ) ) ) # ( !\registers|registers[20][27]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[16][27]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[24][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][27]~q\,
	datab => \registers|ALT_INV_registers[16][27]~q\,
	datac => \registers|ALT_INV_registers[24][27]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[20][27]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux4~0_combout\);

-- Location: MLABCELL_X28_Y18_N48
\registers|registers[17][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[17][27]~feeder_combout\);

-- Location: FF_X28_Y18_N50
\registers|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][27]~q\);

-- Location: FF_X24_Y16_N17
\registers|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][27]~q\);

-- Location: MLABCELL_X28_Y17_N24
\registers|registers[29][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[29][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[29][27]~feeder_combout\);

-- Location: FF_X28_Y17_N26
\registers|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[29][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][27]~q\);

-- Location: FF_X24_Y19_N50
\registers|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][27]~q\);

-- Location: MLABCELL_X28_Y18_N54
\registers|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][27]~q\,
	datab => \registers|ALT_INV_registers[25][27]~q\,
	datac => \registers|ALT_INV_registers[29][27]~q\,
	datad => \registers|ALT_INV_registers[21][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux4~1_combout\);

-- Location: MLABCELL_X28_Y19_N21
\registers|registers[31][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[31][27]~feeder_combout\);

-- Location: FF_X28_Y19_N23
\registers|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][27]~q\);

-- Location: MLABCELL_X28_Y19_N12
\registers|registers[23][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][27]~feeder_combout\ = ( \writeData[27]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[27]~20_combout\,
	combout => \registers|registers[23][27]~feeder_combout\);

-- Location: FF_X28_Y19_N14
\registers|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][27]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][27]~q\);

-- Location: FF_X24_Y16_N23
\registers|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][27]~q\);

-- Location: FF_X25_Y16_N41
\registers|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][27]~q\);

-- Location: MLABCELL_X28_Y19_N48
\registers|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~3_combout\ = ( \registers|registers[19][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[23][27]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[31][27]~q\)) ) ) ) # ( !\registers|registers[19][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[23][27]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[31][27]~q\)) ) ) ) # ( \registers|registers[19][27]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[27][27]~q\) ) ) ) # ( !\registers|registers[19][27]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[27][27]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][27]~q\,
	datab => \registers|ALT_INV_registers[23][27]~q\,
	datac => \registers|ALT_INV_registers[27][27]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[19][27]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux4~3_combout\);

-- Location: LABCELL_X26_Y18_N6
\registers|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|Mux4~3_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux4~2_combout\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|Mux4~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux4~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|Mux4~1_combout\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|Mux4~3_combout\ & ( (\registers|Mux4~2_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|Mux4~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux4~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|Mux4~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux4~2_combout\,
	datab => \registers|ALT_INV_Mux4~0_combout\,
	datac => \registers|ALT_INV_Mux4~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_Mux4~3_combout\,
	combout => \registers|Mux4~4_combout\);

-- Location: LABCELL_X26_Y18_N12
\registers|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux4~10_combout\ = ( \registers|Mux4~4_combout\ & ( (\registers|Mux4~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\registers|Mux4~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) 
-- & \registers|Mux4~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \registers|ALT_INV_Mux4~9_combout\,
	dataf => \registers|ALT_INV_Mux4~4_combout\,
	combout => \registers|Mux4~10_combout\);

-- Location: LABCELL_X29_Y17_N12
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \Add1~97_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( \Add1~97_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add1~97_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: FF_X24_Y21_N20
\registers|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][26]~q\);

-- Location: FF_X21_Y22_N44
\registers|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][26]~q\);

-- Location: FF_X24_Y21_N38
\registers|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][26]~q\);

-- Location: FF_X21_Y22_N23
\registers|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][26]~q\);

-- Location: LABCELL_X24_Y21_N15
\registers|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][26]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[15][26]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][26]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[12][26]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[14][26]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\registers|registers[13][26]~q\ & ( (\registers|registers[15][26]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\registers|registers[13][26]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|registers[12][26]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[14][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][26]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_registers[12][26]~q\,
	datad => \registers|ALT_INV_registers[14][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \registers|ALT_INV_registers[13][26]~q\,
	combout => \registers|Mux5~7_combout\);

-- Location: LABCELL_X26_Y19_N54
\registers|registers[3][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[3][26]~feeder_combout\);

-- Location: FF_X26_Y19_N56
\registers|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][26]~q\);

-- Location: LABCELL_X26_Y19_N9
\registers|registers[1][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[1][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[1][26]~feeder_combout\);

-- Location: FF_X26_Y19_N11
\registers|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[1][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][26]~q\);

-- Location: LABCELL_X26_Y19_N48
\registers|registers[2][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[2][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[2][26]~feeder_combout\);

-- Location: FF_X26_Y19_N50
\registers|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[2][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][26]~q\);

-- Location: LABCELL_X25_Y20_N30
\registers|registers[0][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[0][26]~feeder_combout\);

-- Location: FF_X25_Y20_N32
\registers|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][26]~q\);

-- Location: LABCELL_X26_Y19_N24
\registers|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[3][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[1][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[2][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][26]~q\,
	datab => \registers|ALT_INV_registers[1][26]~q\,
	datac => \registers|ALT_INV_registers[2][26]~q\,
	datad => \registers|ALT_INV_registers[0][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux5~6_combout\);

-- Location: MLABCELL_X23_Y24_N48
\registers|registers[6][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[6][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[6][26]~feeder_combout\);

-- Location: FF_X23_Y24_N50
\registers|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[6][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][26]~q\);

-- Location: FF_X25_Y19_N35
\registers|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][26]~q\);

-- Location: MLABCELL_X23_Y24_N36
\registers|registers[4][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[4][26]~feeder_combout\);

-- Location: FF_X23_Y24_N38
\registers|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][26]~q\);

-- Location: MLABCELL_X23_Y24_N6
\registers|registers[5][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[5][26]~feeder_combout\);

-- Location: FF_X23_Y24_N8
\registers|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][26]~q\);

-- Location: MLABCELL_X23_Y24_N42
\registers|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][26]~q\,
	datab => \registers|ALT_INV_registers[7][26]~q\,
	datac => \registers|ALT_INV_registers[4][26]~q\,
	datad => \registers|ALT_INV_registers[5][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux5~8_combout\);

-- Location: FF_X25_Y24_N58
\registers|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][26]~q\);

-- Location: LABCELL_X25_Y20_N39
\registers|registers[11][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[11][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[11][26]~feeder_combout\);

-- Location: FF_X25_Y20_N41
\registers|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[11][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][26]~q\);

-- Location: LABCELL_X24_Y24_N6
\registers|registers[10][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[10][26]~feeder_combout\);

-- Location: FF_X24_Y24_N8
\registers|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][26]~q\);

-- Location: LABCELL_X24_Y24_N24
\registers|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][26]~q\,
	datab => \registers|ALT_INV_registers[9][26]~q\,
	datac => \registers|ALT_INV_registers[11][26]~q\,
	datad => \registers|ALT_INV_registers[10][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux5~5_combout\);

-- Location: LABCELL_X24_Y21_N3
\registers|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~9_combout\ = ( \registers|Mux5~8_combout\ & ( \registers|Mux5~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux5~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux5~7_combout\))) ) ) ) # ( !\registers|Mux5~8_combout\ & ( \registers|Mux5~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|Mux5~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux5~7_combout\))) ) ) ) # ( \registers|Mux5~8_combout\ & ( !\registers|Mux5~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\registers|Mux5~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux5~7_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(23)))) ) 
-- ) ) # ( !\registers|Mux5~8_combout\ & ( !\registers|Mux5~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|Mux5~6_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux5~7_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_Mux5~7_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux5~6_combout\,
	datae => \registers|ALT_INV_Mux5~8_combout\,
	dataf => \registers|ALT_INV_Mux5~5_combout\,
	combout => \registers|Mux5~9_combout\);

-- Location: FF_X26_Y20_N50
\registers|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][26]~q\);

-- Location: LABCELL_X26_Y22_N36
\registers|registers[26][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[26][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[26][26]~feeder_combout\);

-- Location: FF_X26_Y22_N38
\registers|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[26][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][26]~q\);

-- Location: FF_X26_Y18_N11
\registers|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][26]~q\);

-- Location: FF_X26_Y20_N8
\registers|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][26]~q\);

-- Location: LABCELL_X26_Y20_N36
\registers|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][26]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[26][26]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][26]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[18][26]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[22][26]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\registers|registers[30][26]~q\ & ( (\registers|registers[26][26]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\registers|registers[30][26]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|registers[18][26]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[22][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][26]~q\,
	datab => \registers|ALT_INV_registers[26][26]~q\,
	datac => \registers|ALT_INV_registers[18][26]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \registers|ALT_INV_registers[30][26]~q\,
	combout => \registers|Mux5~2_combout\);

-- Location: LABCELL_X29_Y19_N51
\registers|registers[16][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[16][26]~feeder_combout\);

-- Location: FF_X29_Y19_N53
\registers|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][26]~q\);

-- Location: LABCELL_X29_Y19_N24
\registers|registers[24][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[24][26]~feeder_combout\);

-- Location: FF_X29_Y19_N25
\registers|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][26]~q\);

-- Location: LABCELL_X29_Y19_N42
\registers|registers[20][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[20][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[20][26]~feeder_combout\);

-- Location: FF_X29_Y19_N44
\registers|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[20][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][26]~q\);

-- Location: FF_X26_Y17_N40
\registers|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][26]~q\);

-- Location: LABCELL_X29_Y19_N30
\registers|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~0_combout\ = ( \registers|registers[28][26]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[20][26]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\registers|registers[28][26]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[20][26]~q\) ) ) ) # ( \registers|registers[28][26]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[16][26]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\registers|registers[24][26]~q\))) ) ) ) # ( !\registers|registers[28][26]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[16][26]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[24][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][26]~q\,
	datab => \registers|ALT_INV_registers[24][26]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_registers[20][26]~q\,
	datae => \registers|ALT_INV_registers[28][26]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux5~0_combout\);

-- Location: LABCELL_X31_Y19_N27
\registers|registers[23][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[23][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[23][26]~feeder_combout\);

-- Location: FF_X31_Y19_N29
\registers|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[23][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][26]~q\);

-- Location: LABCELL_X31_Y19_N12
\registers|registers[31][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[31][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[31][26]~feeder_combout\);

-- Location: FF_X31_Y19_N14
\registers|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[31][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][26]~q\);

-- Location: FF_X26_Y23_N47
\registers|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][26]~q\);

-- Location: LABCELL_X31_Y19_N54
\registers|registers[27][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[27][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[27][26]~feeder_combout\);

-- Location: FF_X31_Y19_N56
\registers|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[27][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][26]~q\);

-- Location: LABCELL_X31_Y19_N33
\registers|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][26]~q\,
	datab => \registers|ALT_INV_registers[31][26]~q\,
	datac => \registers|ALT_INV_registers[19][26]~q\,
	datad => \registers|ALT_INV_registers[27][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux5~3_combout\);

-- Location: MLABCELL_X28_Y21_N27
\registers|registers[21][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[21][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[21][26]~feeder_combout\);

-- Location: FF_X28_Y21_N29
\registers|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[21][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][26]~q\);

-- Location: FF_X23_Y21_N53
\registers|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][26]~q\);

-- Location: FF_X23_Y21_N29
\registers|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[26]~19_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][26]~q\);

-- Location: MLABCELL_X28_Y21_N42
\registers|registers[17][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[17][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[17][26]~feeder_combout\);

-- Location: FF_X28_Y21_N44
\registers|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[17][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][26]~q\);

-- Location: MLABCELL_X28_Y21_N30
\registers|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][26]~q\,
	datab => \registers|ALT_INV_registers[25][26]~q\,
	datac => \registers|ALT_INV_registers[29][26]~q\,
	datad => \registers|ALT_INV_registers[17][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux5~1_combout\);

-- Location: LABCELL_X26_Y20_N45
\registers|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~4_combout\ = ( \registers|Mux5~3_combout\ & ( \registers|Mux5~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux5~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|Mux5~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|Mux5~3_combout\ & ( \registers|Mux5~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\registers|Mux5~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux5~2_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(21)))) 
-- ) ) ) # ( \registers|Mux5~3_combout\ & ( !\registers|Mux5~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|Mux5~0_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21))) # (\registers|Mux5~2_combout\))) ) ) ) # ( !\registers|Mux5~3_combout\ & ( !\registers|Mux5~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux5~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux5~2_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux5~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \registers|ALT_INV_Mux5~0_combout\,
	datae => \registers|ALT_INV_Mux5~3_combout\,
	dataf => \registers|ALT_INV_Mux5~1_combout\,
	combout => \registers|Mux5~4_combout\);

-- Location: LABCELL_X21_Y18_N21
\registers|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux5~10_combout\ = ( \registers|Mux5~9_combout\ & ( \registers|Mux5~4_combout\ ) ) # ( !\registers|Mux5~9_combout\ & ( \registers|Mux5~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux5~9_combout\ & ( !\registers|Mux5~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux5~9_combout\,
	dataf => \registers|ALT_INV_Mux5~4_combout\,
	combout => \registers|Mux5~10_combout\);

-- Location: MLABCELL_X28_Y17_N36
\pcAddr[26]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[26]~29_combout\ = ( \Add1~97_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\Add1~97_sumout\ & ( \program_counter|q[24]~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & \isJump~0_combout\) ) ) ) # ( \Add1~97_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~97_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux5~10_combout\))) ) ) 
-- ) # ( !\Add1~97_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~97_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux5~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \ALT_INV_Add0~97_sumout\,
	datac => \registers|ALT_INV_Mux5~10_combout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add1~97_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[26]~29_combout\);

-- Location: FF_X28_Y17_N38
\program_counter|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[26]~29_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(26));

-- Location: LABCELL_X31_Y17_N12
\Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~97_sumout\ = SUM(( \program_counter|q\(26) ) + ( GND ) + ( \Add1~94\ ))
-- \Add1~98\ = CARRY(( \program_counter|q\(26) ) + ( GND ) + ( \Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(26),
	cin => \Add1~94\,
	sumout => \Add1~97_sumout\,
	cout => \Add1~98\);

-- Location: LABCELL_X29_Y17_N15
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \Add1~101_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( \Add1~101_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Mux15~0_combout\,
	datad => \ALT_INV_Add1~101_sumout\,
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: MLABCELL_X28_Y17_N42
\pcAddr[27]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[27]~30_combout\ = ( \Add0~101_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~101_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( !\Add0~101_sumout\ & ( 
-- \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~101_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( \Add0~101_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( 
-- (!\isJump~0_combout\) # (\registers|Mux4~10_combout\) ) ) ) # ( !\Add0~101_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (\registers|Mux4~10_combout\ & \isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~101_sumout\,
	datab => \registers|ALT_INV_Mux4~10_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add0~101_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[27]~30_combout\);

-- Location: FF_X28_Y17_N44
\program_counter|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[27]~30_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(27));

-- Location: LABCELL_X31_Y17_N15
\Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~101_sumout\ = SUM(( \program_counter|q\(27) ) + ( GND ) + ( \Add1~98\ ))
-- \Add1~102\ = CARRY(( \program_counter|q\(27) ) + ( GND ) + ( \Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \program_counter|ALT_INV_q\(27),
	cin => \Add1~98\,
	sumout => \Add1~101_sumout\,
	cout => \Add1~102\);

-- Location: LABCELL_X29_Y17_N18
\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( \Add1~105_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( \Add1~105_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add1~105_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

-- Location: LABCELL_X29_Y17_N21
\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( \Add1~109_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( \Add1~109_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Mux15~0_combout\,
	datad => \ALT_INV_Add1~109_sumout\,
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

-- Location: LABCELL_X25_Y17_N12
\pcAddr[29]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[29]~32_combout\ = ( \Add0~109_sumout\ & ( \branch~1_combout\ & ( (!\controller|Jr~1_combout\ & (\Add1~109_sumout\)) # (\controller|Jr~1_combout\ & ((\registers|Mux2~10_combout\))) ) ) ) # ( !\Add0~109_sumout\ & ( \branch~1_combout\ & ( 
-- (!\controller|Jr~1_combout\ & (\Add1~109_sumout\)) # (\controller|Jr~1_combout\ & ((\registers|Mux2~10_combout\))) ) ) ) # ( \Add0~109_sumout\ & ( !\branch~1_combout\ & ( (!\controller|Jr~1_combout\ & (((!\isJump~0_combout\)) # (\Add1~109_sumout\))) # 
-- (\controller|Jr~1_combout\ & (((\registers|Mux2~10_combout\)))) ) ) ) # ( !\Add0~109_sumout\ & ( !\branch~1_combout\ & ( (!\controller|Jr~1_combout\ & (\Add1~109_sumout\ & (\isJump~0_combout\))) # (\controller|Jr~1_combout\ & 
-- (((\registers|Mux2~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111110100001101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~109_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \controller|ALT_INV_Jr~1_combout\,
	datad => \registers|ALT_INV_Mux2~10_combout\,
	datae => \ALT_INV_Add0~109_sumout\,
	dataf => \ALT_INV_branch~1_combout\,
	combout => \pcAddr[29]~32_combout\);

-- Location: FF_X25_Y17_N14
\program_counter|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[29]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(29));

-- Location: LABCELL_X31_Y17_N18
\Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~105_sumout\ = SUM(( \program_counter|q\(28) ) + ( GND ) + ( \Add1~102\ ))
-- \Add1~106\ = CARRY(( \program_counter|q\(28) ) + ( GND ) + ( \Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \program_counter|ALT_INV_q\(28),
	cin => \Add1~102\,
	sumout => \Add1~105_sumout\,
	cout => \Add1~106\);

-- Location: LABCELL_X31_Y17_N21
\Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~109_sumout\ = SUM(( \program_counter|q\(29) ) + ( GND ) + ( \Add1~106\ ))
-- \Add1~110\ = CARRY(( \program_counter|q\(29) ) + ( GND ) + ( \Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(29),
	cin => \Add1~106\,
	sumout => \Add1~109_sumout\,
	cout => \Add1~110\);

-- Location: LABCELL_X21_Y14_N0
\mainALU|Mux64~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~23_combout\ = ( \registers|Mux28~8_combout\ & ( \ALUbaseInput[1]~1_combout\ & ( (\registers|Mux27~8_combout\) # (\ALUbaseInput[17]~4_combout\) ) ) ) # ( !\registers|Mux28~8_combout\ & ( \ALUbaseInput[1]~1_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & (\ALUbaseInput[25]~5_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[9]~33_combout\))) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\ALUbaseInput[1]~1_combout\ & ( (\ALUbaseInput[17]~4_combout\ & 
-- !\registers|Mux27~8_combout\) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\ALUbaseInput[1]~1_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[25]~5_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[9]~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datab => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datac => \ALT_INV_ALUbaseInput[17]~4_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[1]~1_combout\,
	combout => \mainALU|Mux64~23_combout\);

-- Location: LABCELL_X21_Y21_N9
\registers|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][21]~q\,
	datab => \registers|ALT_INV_registers[22][21]~q\,
	datac => \registers|ALT_INV_registers[30][21]~q\,
	datad => \registers|ALT_INV_registers[18][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux42~3_combout\);

-- Location: MLABCELL_X18_Y20_N33
\registers|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][21]~q\,
	datab => \registers|ALT_INV_registers[21][21]~q\,
	datac => \registers|ALT_INV_registers[17][21]~q\,
	datad => \registers|ALT_INV_registers[25][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux42~2_combout\);

-- Location: MLABCELL_X23_Y22_N21
\registers|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][21]~q\,
	datab => \registers|ALT_INV_registers[16][21]~q\,
	datac => \registers|ALT_INV_registers[28][21]~q\,
	datad => \registers|ALT_INV_registers[24][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux42~1_combout\);

-- Location: LABCELL_X20_Y23_N45
\registers|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~4_combout\ = ( \registers|registers[27][21]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[31][21]~q\) ) ) ) # ( 
-- !\registers|registers[27][21]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[31][21]~q\) ) ) ) # ( \registers|registers[27][21]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[19][21]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[23][21]~q\)) ) ) ) # ( !\registers|registers[27][21]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[19][21]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[23][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][21]~q\,
	datab => \registers|ALT_INV_registers[19][21]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[31][21]~q\,
	datae => \registers|ALT_INV_registers[27][21]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux42~4_combout\);

-- Location: LABCELL_X19_Y21_N36
\registers|Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~5_combout\ = ( \registers|Mux42~1_combout\ & ( \registers|Mux42~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|Mux42~3_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux42~2_combout\)))) ) ) ) # ( !\registers|Mux42~1_combout\ & ( 
-- \registers|Mux42~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux42~3_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux42~2_combout\)))) ) ) ) # ( \registers|Mux42~1_combout\ & ( !\registers|Mux42~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|Mux42~3_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux42~2_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\registers|Mux42~1_combout\ & ( !\registers|Mux42~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux42~3_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux42~2_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux42~3_combout\,
	datac => \registers|ALT_INV_Mux42~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_Mux42~1_combout\,
	dataf => \registers|ALT_INV_Mux42~4_combout\,
	combout => \registers|Mux42~5_combout\);

-- Location: LABCELL_X21_Y23_N12
\registers|Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][21]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][21]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][21]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][21]~q\,
	datab => \registers|ALT_INV_registers[8][21]~q\,
	datac => \registers|ALT_INV_registers[10][21]~q\,
	datad => \registers|ALT_INV_registers[11][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux42~6_combout\);

-- Location: LABCELL_X20_Y21_N12
\registers|Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~7_combout\ = ( \registers|Mux42~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux42~6_combout\,
	combout => \registers|Mux42~7_combout\);

-- Location: LABCELL_X19_Y21_N48
\ALUbaseInput[21]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[21]~8_combout\ = ( \registers|Mux42~5_combout\ & ( \registers|Mux42~7_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux42~5_combout\ & ( \registers|Mux42~7_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux42~5_combout\ & ( !\registers|Mux42~7_combout\ & ( ((!\controller|ALUsrc~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\registers|Mux42~11_combout\)))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux42~5_combout\ & ( !\registers|Mux42~7_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux42~11_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \registers|ALT_INV_Mux42~11_combout\,
	datac => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux42~5_combout\,
	dataf => \registers|ALT_INV_Mux42~7_combout\,
	combout => \ALUbaseInput[21]~8_combout\);

-- Location: MLABCELL_X9_Y15_N27
\registers|Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][29]~q\,
	datab => \registers|ALT_INV_registers[9][29]~q\,
	datac => \registers|ALT_INV_registers[10][29]~q\,
	datad => \registers|ALT_INV_registers[11][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux34~5_combout\);

-- Location: MLABCELL_X18_Y15_N0
\registers|Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~6_combout\ = ( \registers|Mux34~5_combout\ & ( (\registers|Mux42~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux42~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux34~5_combout\,
	combout => \registers|Mux34~6_combout\);

-- Location: LABCELL_X14_Y15_N9
\registers|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[19][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[27][29]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[31][29]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[19][29]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[23][29]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[19][29]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[27][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[31][29]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|registers[19][29]~q\ & ( (\registers|registers[23][29]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][29]~q\,
	datab => \registers|ALT_INV_registers[23][29]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[27][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_registers[19][29]~q\,
	combout => \registers|Mux34~3_combout\);

-- Location: LABCELL_X17_Y14_N15
\registers|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][29]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][29]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][29]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][29]~q\,
	datab => \registers|ALT_INV_registers[25][29]~q\,
	datac => \registers|ALT_INV_registers[17][29]~q\,
	datad => \registers|ALT_INV_registers[29][29]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux34~1_combout\);

-- Location: LABCELL_X10_Y14_N12
\registers|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~2_combout\ = ( \registers|registers[18][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][29]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][29]~q\))) ) ) ) # ( !\registers|registers[18][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][29]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][29]~q\))) ) ) ) # ( \registers|registers[18][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[22][29]~q\) ) ) ) # ( !\registers|registers[18][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[22][29]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][29]~q\,
	datab => \registers|ALT_INV_registers[30][29]~q\,
	datac => \registers|ALT_INV_registers[22][29]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[18][29]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux34~2_combout\);

-- Location: MLABCELL_X18_Y15_N27
\registers|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~0_combout\ = ( \registers|registers[16][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[24][29]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][29]~q\)) ) ) ) # ( !\registers|registers[16][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[24][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[28][29]~q\)) ) ) ) # ( \registers|registers[16][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[20][29]~q\) ) ) ) # ( !\registers|registers[16][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[20][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][29]~q\,
	datab => \registers|ALT_INV_registers[24][29]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[20][29]~q\,
	datae => \registers|ALT_INV_registers[16][29]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux34~0_combout\);

-- Location: MLABCELL_X18_Y15_N12
\registers|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~4_combout\ = ( \registers|Mux34~2_combout\ & ( \registers|Mux34~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|Mux34~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux34~3_combout\))) ) ) ) # ( !\registers|Mux34~2_combout\ & ( \registers|Mux34~0_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\registers|Mux34~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux34~3_combout\)))) ) ) ) # ( \registers|Mux34~2_combout\ & ( !\registers|Mux34~0_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\registers|Mux34~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux34~3_combout\)))) ) ) ) # ( !\registers|Mux34~2_combout\ & ( !\registers|Mux34~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux34~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux34~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux34~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux34~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_Mux34~2_combout\,
	dataf => \registers|ALT_INV_Mux34~0_combout\,
	combout => \registers|Mux34~4_combout\);

-- Location: MLABCELL_X18_Y15_N6
\ALUbaseInput[29]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[29]~9_combout\ = ( \registers|Mux34~6_combout\ & ( \registers|Mux34~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux34~6_combout\ & ( \registers|Mux34~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux34~10_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux34~6_combout\ & ( !\registers|Mux34~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux34~6_combout\ & ( !\registers|Mux34~4_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux34~10_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101111101011111010101110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \controller|ALT_INV_ALUsrc~0_combout\,
	datad => \registers|ALT_INV_Mux34~10_combout\,
	datae => \registers|ALT_INV_Mux34~6_combout\,
	dataf => \registers|ALT_INV_Mux34~4_combout\,
	combout => \ALUbaseInput[29]~9_combout\);

-- Location: LABCELL_X20_Y14_N48
\mainALU|Mux64~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~32_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[21]~8_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[5]~6_combout\)) ) ) ) # ( 
-- !\ALUbaseInput[29]~9_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[21]~8_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[5]~6_combout\)) ) ) ) # ( \ALUbaseInput[29]~9_combout\ & ( 
-- !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\) # (\ALUbaseInput[13]~7_combout\) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( !\registers|Mux28~8_combout\ & ( (\registers|Mux27~8_combout\ & \ALUbaseInput[13]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datac => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datad => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datae => \ALT_INV_ALUbaseInput[29]~9_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~32_combout\);

-- Location: LABCELL_X20_Y14_N0
\mainALU|Mux64~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~33_combout\ = ( \mainALU|Mux64~32_combout\ & ( (!\registers|Mux29~8_combout\) # (\mainALU|Mux64~23_combout\) ) ) # ( !\mainALU|Mux64~32_combout\ & ( (\registers|Mux29~8_combout\ & \mainALU|Mux64~23_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~23_combout\,
	dataf => \mainALU|ALT_INV_Mux64~32_combout\,
	combout => \mainALU|Mux64~33_combout\);

-- Location: LABCELL_X24_Y21_N54
\registers|registers[14][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[14][0]~feeder_combout\);

-- Location: FF_X24_Y21_N56
\registers|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][0]~q\);

-- Location: LABCELL_X21_Y22_N30
\registers|registers[13][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[13][0]~feeder_combout\);

-- Location: FF_X21_Y22_N32
\registers|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][0]~q\);

-- Location: FF_X21_Y22_N14
\registers|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][0]~q\);

-- Location: LABCELL_X21_Y22_N0
\registers|registers[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[12][0]~feeder_combout\);

-- Location: FF_X21_Y22_N2
\registers|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][0]~q\);

-- Location: LABCELL_X24_Y21_N9
\registers|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][0]~q\,
	datab => \registers|ALT_INV_registers[13][0]~q\,
	datac => \registers|ALT_INV_registers[15][0]~q\,
	datad => \registers|ALT_INV_registers[12][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux31~5_combout\);

-- Location: LABCELL_X17_Y22_N24
\registers|registers[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[7][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[7][0]~feeder_combout\);

-- Location: FF_X17_Y22_N26
\registers|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[7][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][0]~q\);

-- Location: FF_X19_Y20_N8
\registers|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][0]~q\);

-- Location: LABCELL_X19_Y23_N3
\registers|registers[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[5][0]~feeder_combout\);

-- Location: FF_X19_Y23_N5
\registers|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][0]~q\);

-- Location: FF_X19_Y20_N50
\registers|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][0]~q\);

-- Location: LABCELL_X19_Y20_N42
\registers|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[4][0]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[6][0]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[7][0]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[4][0]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[5][0]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[4][0]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[6][0]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[7][0]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[4][0]~q\ & ( (\registers|registers[5][0]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][0]~q\,
	datab => \registers|ALT_INV_registers[6][0]~q\,
	datac => \registers|ALT_INV_registers[5][0]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_registers[4][0]~q\,
	combout => \registers|Mux31~6_combout\);

-- Location: LABCELL_X21_Y20_N27
\registers|registers[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[3][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[3][0]~feeder_combout\);

-- Location: FF_X21_Y20_N29
\registers|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[3][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][0]~q\);

-- Location: LABCELL_X21_Y20_N39
\registers|registers[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[0][0]~feeder_combout\);

-- Location: FF_X21_Y20_N41
\registers|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][0]~q\);

-- Location: FF_X18_Y22_N11
\registers|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][0]~q\);

-- Location: FF_X21_Y20_N56
\registers|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][0]~q\);

-- Location: LABCELL_X21_Y20_N33
\registers|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][0]~q\,
	datab => \registers|ALT_INV_registers[0][0]~q\,
	datac => \registers|ALT_INV_registers[2][0]~q\,
	datad => \registers|ALT_INV_registers[1][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux31~7_combout\);

-- Location: LABCELL_X20_Y20_N30
\registers|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~10_combout\ = ( \registers|Mux31~6_combout\ & ( \registers|Mux31~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (!\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\registers|Mux31~6_combout\ & ( \registers|Mux31~7_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( \registers|Mux31~6_combout\ & ( !\registers|Mux31~7_combout\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) $ (!\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\registers|Mux31~6_combout\ & ( !\registers|Mux31~7_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010110100101101011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_Mux31~6_combout\,
	dataf => \registers|ALT_INV_Mux31~7_combout\,
	combout => \registers|Mux31~10_combout\);

-- Location: FF_X18_Y20_N20
\registers|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[29][0]~q\);

-- Location: FF_X21_Y21_N41
\registers|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[17][0]~q\);

-- Location: FF_X18_Y20_N59
\registers|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[21][0]~q\);

-- Location: FF_X18_Y20_N38
\registers|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[25][0]~q\);

-- Location: MLABCELL_X18_Y20_N39
\registers|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~1_combout\ = ( \registers|registers[25][0]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[21][0]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[29][0]~q\)) ) ) ) # ( !\registers|registers[25][0]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[21][0]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[29][0]~q\)) ) ) ) # ( \registers|registers[25][0]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[17][0]~q\) ) ) ) # ( !\registers|registers[25][0]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[17][0]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][0]~q\,
	datab => \registers|ALT_INV_registers[17][0]~q\,
	datac => \registers|ALT_INV_registers[21][0]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[25][0]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux31~1_combout\);

-- Location: MLABCELL_X23_Y22_N30
\registers|registers[28][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[28][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[28][0]~feeder_combout\);

-- Location: FF_X23_Y22_N31
\registers|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[28][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][0]~q\);

-- Location: MLABCELL_X23_Y22_N39
\registers|registers[20][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[20][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[20][0]~feeder_combout\);

-- Location: FF_X23_Y22_N41
\registers|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[20][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[20][0]~q\);

-- Location: LABCELL_X16_Y22_N12
\registers|registers[16][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[16][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[16][0]~feeder_combout\);

-- Location: FF_X16_Y22_N14
\registers|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[16][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][0]~q\);

-- Location: MLABCELL_X23_Y22_N6
\registers|registers[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[24][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[24][0]~feeder_combout\);

-- Location: FF_X23_Y22_N8
\registers|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[24][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][0]~q\);

-- Location: MLABCELL_X23_Y22_N51
\registers|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][0]~q\,
	datab => \registers|ALT_INV_registers[20][0]~q\,
	datac => \registers|ALT_INV_registers[16][0]~q\,
	datad => \registers|ALT_INV_registers[24][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux31~0_combout\);

-- Location: FF_X20_Y19_N29
\registers|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[18][0]~q\);

-- Location: FF_X21_Y21_N32
\registers|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[26][0]~q\);

-- Location: FF_X21_Y21_N14
\registers|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][0]~q\);

-- Location: FF_X20_Y19_N41
\registers|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[22][0]~q\);

-- Location: LABCELL_X21_Y21_N33
\registers|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][0]~q\,
	datab => \registers|ALT_INV_registers[26][0]~q\,
	datac => \registers|ALT_INV_registers[30][0]~q\,
	datad => \registers|ALT_INV_registers[22][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux31~2_combout\);

-- Location: FF_X19_Y22_N8
\registers|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[31][0]~q\);

-- Location: FF_X19_Y22_N26
\registers|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[27][0]~q\);

-- Location: FF_X18_Y22_N23
\registers|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[19][0]~q\);

-- Location: LABCELL_X19_Y22_N39
\registers|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][0]~q\,
	datab => \registers|ALT_INV_registers[31][0]~q\,
	datac => \registers|ALT_INV_registers[27][0]~q\,
	datad => \registers|ALT_INV_registers[19][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux31~3_combout\);

-- Location: LABCELL_X20_Y20_N54
\registers|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~9_combout\ = ( \registers|Mux31~2_combout\ & ( \registers|Mux31~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux31~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & (\registers|Mux31~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\registers|Mux31~2_combout\ & ( \registers|Mux31~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux31~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|Mux31~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( \registers|Mux31~2_combout\ & ( !\registers|Mux31~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|Mux31~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux31~1_combout\))) ) ) ) # ( 
-- !\registers|Mux31~2_combout\ & ( !\registers|Mux31~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux31~0_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux31~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux31~1_combout\,
	datad => \registers|ALT_INV_Mux31~0_combout\,
	datae => \registers|ALT_INV_Mux31~2_combout\,
	dataf => \registers|ALT_INV_Mux31~3_combout\,
	combout => \registers|Mux31~9_combout\);

-- Location: MLABCELL_X28_Y22_N33
\registers|registers[8][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[8][0]~feeder_combout\);

-- Location: FF_X28_Y22_N35
\registers|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][0]~q\);

-- Location: MLABCELL_X28_Y22_N42
\registers|registers[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][0]~feeder_combout\ = ( \writeData[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[0]~0_combout\,
	combout => \registers|registers[10][0]~feeder_combout\);

-- Location: FF_X28_Y22_N44
\registers|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][0]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][0]~q\);

-- Location: FF_X23_Y20_N8
\registers|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][0]~q\);

-- Location: FF_X23_Y19_N11
\registers|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][0]~q\);

-- Location: MLABCELL_X28_Y22_N21
\registers|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][0]~q\,
	datab => \registers|ALT_INV_registers[10][0]~q\,
	datac => \registers|ALT_INV_registers[11][0]~q\,
	datad => \registers|ALT_INV_registers[9][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux31~4_combout\);

-- Location: LABCELL_X20_Y20_N48
\registers|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux31~8_combout\ = ( \registers|Mux31~9_combout\ & ( \registers|Mux31~4_combout\ & ( (((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux31~5_combout\)) # (\registers|Mux31~10_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\registers|Mux31~9_combout\ & ( \registers|Mux31~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux31~5_combout\)) # (\registers|Mux31~10_combout\))) ) ) ) # ( \registers|Mux31~9_combout\ & ( !\registers|Mux31~4_combout\ & ( 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux31~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux31~5_combout\ & !\registers|Mux31~10_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\registers|Mux31~9_combout\ & ( !\registers|Mux31~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux31~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux31~5_combout\ & !\registers|Mux31~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001000010101111101110100000010101010100101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux31~5_combout\,
	datad => \registers|ALT_INV_Mux31~10_combout\,
	datae => \registers|ALT_INV_Mux31~9_combout\,
	dataf => \registers|ALT_INV_Mux31~4_combout\,
	combout => \registers|Mux31~8_combout\);

-- Location: MLABCELL_X9_Y15_N9
\registers|Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][28]~q\,
	datab => \registers|ALT_INV_registers[9][28]~q\,
	datac => \registers|ALT_INV_registers[8][28]~q\,
	datad => \registers|ALT_INV_registers[11][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux35~5_combout\);

-- Location: LABCELL_X19_Y14_N6
\registers|Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~6_combout\ = ( \registers|Mux35~5_combout\ & ( (\registers|Mux42~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux42~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux35~5_combout\,
	combout => \registers|Mux35~6_combout\);

-- Location: LABCELL_X16_Y19_N57
\registers|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][28]~q\,
	datab => \registers|ALT_INV_registers[26][28]~q\,
	datac => \registers|ALT_INV_registers[30][28]~q\,
	datad => \registers|ALT_INV_registers[22][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux35~2_combout\);

-- Location: LABCELL_X19_Y14_N57
\registers|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~1_combout\ = ( \registers|registers[21][28]~q\ & ( \registers|registers[29][28]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[17][28]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[25][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\registers|registers[21][28]~q\ & ( \registers|registers[29][28]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[17][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[25][28]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|registers[21][28]~q\ & ( !\registers|registers[29][28]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[17][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[25][28]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\registers|registers[21][28]~q\ & ( !\registers|registers[29][28]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[17][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[25][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][28]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_registers[17][28]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_registers[21][28]~q\,
	dataf => \registers|ALT_INV_registers[29][28]~q\,
	combout => \registers|Mux35~1_combout\);

-- Location: LABCELL_X10_Y15_N57
\registers|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][28]~q\ & ( (\registers|registers[20][28]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][28]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[16][28]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[24][28]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[28][28]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[20][28]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[28][28]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[16][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[24][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][28]~q\,
	datab => \registers|ALT_INV_registers[16][28]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[20][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[28][28]~q\,
	combout => \registers|Mux35~0_combout\);

-- Location: LABCELL_X14_Y21_N45
\registers|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[23][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[27][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][28]~q\,
	datab => \registers|ALT_INV_registers[23][28]~q\,
	datac => \registers|ALT_INV_registers[31][28]~q\,
	datad => \registers|ALT_INV_registers[27][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux35~3_combout\);

-- Location: LABCELL_X19_Y14_N48
\registers|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~4_combout\ = ( \registers|Mux35~0_combout\ & ( \registers|Mux35~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|Mux35~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux35~1_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\registers|Mux35~0_combout\ & ( 
-- \registers|Mux35~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux35~2_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\registers|Mux35~1_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \registers|Mux35~0_combout\ & ( !\registers|Mux35~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|Mux35~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- \registers|Mux35~1_combout\)))) ) ) ) # ( !\registers|Mux35~0_combout\ & ( !\registers|Mux35~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux35~2_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|Mux35~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux35~2_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_Mux35~1_combout\,
	datae => \registers|ALT_INV_Mux35~0_combout\,
	dataf => \registers|ALT_INV_Mux35~3_combout\,
	combout => \registers|Mux35~4_combout\);

-- Location: LABCELL_X19_Y14_N39
\ALUbaseInput[28]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[28]~24_combout\ = ( \registers|Mux35~4_combout\ & ( \registers|Mux35~10_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux35~4_combout\ & ( \registers|Mux35~10_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux35~4_combout\ & ( !\registers|Mux35~10_combout\ & ( ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux35~6_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux35~4_combout\ & ( !\registers|Mux35~10_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux35~6_combout\)) # 
-- (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111001010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux35~6_combout\,
	datad => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datae => \registers|ALT_INV_Mux35~4_combout\,
	dataf => \registers|ALT_INV_Mux35~10_combout\,
	combout => \ALUbaseInput[28]~24_combout\);

-- Location: LABCELL_X21_Y22_N27
\registers|Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][20]~q\,
	datab => \registers|ALT_INV_registers[13][20]~q\,
	datac => \registers|ALT_INV_registers[14][20]~q\,
	datad => \registers|ALT_INV_registers[15][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux43~7_combout\);

-- Location: LABCELL_X19_Y21_N45
\registers|Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][20]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[6][20]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][20]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][20]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][20]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[7][20]~q\ & ( (\registers|registers[6][20]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[7][20]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[4][20]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][20]~q\,
	datab => \registers|ALT_INV_registers[6][20]~q\,
	datac => \registers|ALT_INV_registers[4][20]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[7][20]~q\,
	combout => \registers|Mux43~8_combout\);

-- Location: LABCELL_X29_Y20_N0
\registers|Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][20]~q\,
	datab => \registers|ALT_INV_registers[3][20]~q\,
	datac => \registers|ALT_INV_registers[2][20]~q\,
	datad => \registers|ALT_INV_registers[0][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux43~9_combout\);

-- Location: MLABCELL_X18_Y18_N36
\registers|Mux43~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~10_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|Mux43~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|Mux43~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux43~7_combout\)))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|Mux43~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|Mux43~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|Mux43~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|Mux43~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001000110010001000100010000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux43~7_combout\,
	datad => \registers|ALT_INV_Mux43~8_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_Mux43~9_combout\,
	combout => \registers|Mux43~10_combout\);

-- Location: LABCELL_X19_Y22_N0
\registers|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~3_combout\ = ( \registers|registers[23][20]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][20]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][20]~q\))) ) ) ) # ( !\registers|registers[23][20]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][20]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][20]~q\))) ) ) ) # ( \registers|registers[23][20]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[19][20]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\registers|registers[23][20]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[19][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][20]~q\,
	datab => \registers|ALT_INV_registers[31][20]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[19][20]~q\,
	datae => \registers|ALT_INV_registers[23][20]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux43~3_combout\);

-- Location: LABCELL_X17_Y21_N42
\registers|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][20]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[22][20]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[30][20]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][20]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[18][20]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[26][20]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[22][20]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[30][20]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[26][20]~q\ & ( (\registers|registers[18][20]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][20]~q\,
	datab => \registers|ALT_INV_registers[18][20]~q\,
	datac => \registers|ALT_INV_registers[30][20]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[26][20]~q\,
	combout => \registers|Mux43~2_combout\);

-- Location: MLABCELL_X23_Y21_N15
\registers|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~1_combout\ = ( \registers|registers[29][20]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[25][20]~q\) ) ) ) # ( 
-- !\registers|registers[29][20]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[25][20]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[29][20]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][20]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[21][20]~q\))) ) ) ) # ( !\registers|registers[29][20]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][20]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[21][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][20]~q\,
	datab => \registers|ALT_INV_registers[25][20]~q\,
	datac => \registers|ALT_INV_registers[21][20]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[29][20]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux43~1_combout\);

-- Location: MLABCELL_X23_Y22_N57
\registers|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][20]~q\,
	datab => \registers|ALT_INV_registers[24][20]~q\,
	datac => \registers|ALT_INV_registers[28][20]~q\,
	datad => \registers|ALT_INV_registers[20][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux43~0_combout\);

-- Location: MLABCELL_X18_Y18_N42
\registers|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~4_combout\ = ( \registers|Mux43~1_combout\ & ( \registers|Mux43~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux43~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux43~3_combout\))) ) ) ) # ( !\registers|Mux43~1_combout\ & ( \registers|Mux43~0_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux43~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux43~3_combout\))) ) ) ) # ( \registers|Mux43~1_combout\ & ( !\registers|Mux43~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux43~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\registers|Mux43~3_combout\)))) ) ) ) # ( !\registers|Mux43~1_combout\ & ( !\registers|Mux43~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux43~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux43~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux43~3_combout\,
	datad => \registers|ALT_INV_Mux43~2_combout\,
	datae => \registers|ALT_INV_Mux43~1_combout\,
	dataf => \registers|ALT_INV_Mux43~0_combout\,
	combout => \registers|Mux43~4_combout\);

-- Location: MLABCELL_X18_Y18_N18
\ALUbaseInput[20]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[20]~23_combout\ = ( \registers|Mux43~10_combout\ & ( \registers|Mux43~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux43~10_combout\ & ( \registers|Mux43~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux43~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux43~10_combout\ & ( !\registers|Mux43~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux43~10_combout\ & ( !\registers|Mux43~4_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux43~6_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111101010101111111100101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux43~6_combout\,
	datad => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datae => \registers|ALT_INV_Mux43~10_combout\,
	dataf => \registers|ALT_INV_Mux43~4_combout\,
	combout => \ALUbaseInput[20]~23_combout\);

-- Location: LABCELL_X20_Y14_N54
\mainALU|Mux64~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~30_combout\ = ( \ALUbaseInput[12]~22_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[20]~23_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[4]~21_combout\)) ) ) ) # ( 
-- !\ALUbaseInput[12]~22_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[20]~23_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[4]~21_combout\)) ) ) ) # ( \ALUbaseInput[12]~22_combout\ & ( 
-- !\registers|Mux28~8_combout\ & ( (\registers|Mux27~8_combout\) # (\ALUbaseInput[28]~24_combout\) ) ) ) # ( !\ALUbaseInput[12]~22_combout\ & ( !\registers|Mux28~8_combout\ & ( (\ALUbaseInput[28]~24_combout\ & !\registers|Mux27~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[28]~24_combout\,
	datab => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datac => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \ALT_INV_ALUbaseInput[12]~22_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~30_combout\);

-- Location: LABCELL_X21_Y22_N15
\registers|Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][0]~q\,
	datab => \registers|ALT_INV_registers[13][0]~q\,
	datac => \registers|ALT_INV_registers[15][0]~q\,
	datad => \registers|ALT_INV_registers[14][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux63~6_combout\);

-- Location: LABCELL_X17_Y22_N57
\registers|Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][0]~q\,
	datab => \registers|ALT_INV_registers[5][0]~q\,
	datac => \registers|ALT_INV_registers[4][0]~q\,
	datad => \registers|ALT_INV_registers[6][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux63~7_combout\);

-- Location: MLABCELL_X18_Y22_N42
\registers|Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][0]~q\,
	datab => \registers|ALT_INV_registers[2][0]~q\,
	datac => \registers|ALT_INV_registers[3][0]~q\,
	datad => \registers|ALT_INV_registers[1][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux63~8_combout\);

-- Location: LABCELL_X20_Y22_N51
\registers|Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~9_combout\ = ( \registers|Mux63~7_combout\ & ( \registers|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((\registers|Mux63~6_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux63~7_combout\ & ( \registers|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux63~6_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux63~7_combout\ & ( !\registers|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux63~6_combout\)))) ) ) ) # ( !\registers|Mux63~7_combout\ & ( !\registers|Mux63~8_combout\ & ( 
-- (\registers|Mux63~6_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & \instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000011000000010011000000000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux63~6_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux63~7_combout\,
	dataf => \registers|ALT_INV_Mux63~8_combout\,
	combout => \registers|Mux63~9_combout\);

-- Location: MLABCELL_X23_Y20_N54
\registers|Mux63~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][0]~q\,
	datab => \registers|ALT_INV_registers[11][0]~q\,
	datac => \registers|ALT_INV_registers[8][0]~q\,
	datad => \registers|ALT_INV_registers[9][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux63~11_combout\);

-- Location: LABCELL_X20_Y22_N33
\registers|Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~5_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux63~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux63~11_combout\,
	combout => \registers|Mux63~5_combout\);

-- Location: LABCELL_X20_Y22_N6
\ALUbaseInput[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[0]~0_combout\ = ( \registers|Mux63~4_combout\ & ( \registers|Mux63~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\registers|Mux63~4_combout\ & ( 
-- \registers|Mux63~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( \registers|Mux63~4_combout\ & ( !\registers|Mux63~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux63~9_combout\)))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(0))) ) ) ) # ( !\registers|Mux63~4_combout\ & ( 
-- !\registers|Mux63~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux63~9_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \registers|ALT_INV_Mux63~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux63~4_combout\,
	dataf => \registers|ALT_INV_Mux63~5_combout\,
	combout => \ALUbaseInput[0]~0_combout\);

-- Location: MLABCELL_X13_Y17_N3
\registers|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~2_combout\ = ( \registers|registers[22][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][16]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][16]~q\))) ) ) ) # ( !\registers|registers[22][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][16]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][16]~q\))) ) ) ) # ( \registers|registers[22][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[18][16]~q\) ) ) ) # ( !\registers|registers[22][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[18][16]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][16]~q\,
	datab => \registers|ALT_INV_registers[30][16]~q\,
	datac => \registers|ALT_INV_registers[18][16]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[22][16]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux47~2_combout\);

-- Location: LABCELL_X12_Y17_N57
\registers|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][16]~q\,
	datab => \registers|ALT_INV_registers[28][16]~q\,
	datac => \registers|ALT_INV_registers[24][16]~q\,
	datad => \registers|ALT_INV_registers[20][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux47~0_combout\);

-- Location: LABCELL_X12_Y16_N33
\registers|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~3_combout\ = ( \registers|registers[19][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][16]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][16]~q\))) ) ) ) # ( !\registers|registers[19][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[27][16]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[31][16]~q\))) ) ) ) # ( \registers|registers[19][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[23][16]~q\) ) ) ) # ( !\registers|registers[19][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[23][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[23][16]~q\,
	datac => \registers|ALT_INV_registers[27][16]~q\,
	datad => \registers|ALT_INV_registers[31][16]~q\,
	datae => \registers|ALT_INV_registers[19][16]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux47~3_combout\);

-- Location: MLABCELL_X9_Y17_N21
\registers|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][16]~q\,
	datab => \registers|ALT_INV_registers[17][16]~q\,
	datac => \registers|ALT_INV_registers[29][16]~q\,
	datad => \registers|ALT_INV_registers[21][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux47~1_combout\);

-- Location: MLABCELL_X13_Y17_N18
\registers|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~4_combout\ = ( \registers|Mux47~3_combout\ & ( \registers|Mux47~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux47~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux47~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux47~3_combout\ & ( \registers|Mux47~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|Mux47~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|Mux47~2_combout\))) ) ) ) # ( \registers|Mux47~3_combout\ & ( !\registers|Mux47~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux47~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux47~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\registers|Mux47~3_combout\ & ( 
-- !\registers|Mux47~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux47~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux47~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux47~2_combout\,
	datad => \registers|ALT_INV_Mux47~0_combout\,
	datae => \registers|ALT_INV_Mux47~3_combout\,
	dataf => \registers|ALT_INV_Mux47~1_combout\,
	combout => \registers|Mux47~4_combout\);

-- Location: LABCELL_X12_Y13_N33
\registers|Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][16]~q\,
	datab => \registers|ALT_INV_registers[9][16]~q\,
	datac => \registers|ALT_INV_registers[11][16]~q\,
	datad => \registers|ALT_INV_registers[10][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux47~5_combout\);

-- Location: LABCELL_X14_Y18_N9
\registers|Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~6_combout\ = ( \registers|Mux47~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux47~5_combout\,
	combout => \registers|Mux47~6_combout\);

-- Location: LABCELL_X14_Y18_N15
\ALUbaseInput[16]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[16]~19_combout\ = ( \registers|Mux47~10_combout\ & ( \registers|Mux47~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux47~10_combout\ & ( \registers|Mux47~6_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux47~10_combout\ & ( !\registers|Mux47~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux47~10_combout\ & ( 
-- !\registers|Mux47~6_combout\ & ( ((!\controller|ALUsrc~0_combout\ & (\registers|Mux47~4_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(20)))) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datac => \registers|ALT_INV_Mux47~4_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux47~10_combout\,
	dataf => \registers|ALT_INV_Mux47~6_combout\,
	combout => \ALUbaseInput[16]~19_combout\);

-- Location: MLABCELL_X23_Y18_N54
\mainALU|Mux64~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~21_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\registers|Mux27~8_combout\ & (((\registers|Mux28~8_combout\)) # (\ALUbaseInput[24]~20_combout\))) # (\registers|Mux27~8_combout\ & 
-- (((!\registers|Mux28~8_combout\) # (\ALUbaseInput[0]~0_combout\)))) ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[24]~20_combout\ & (!\registers|Mux28~8_combout\))) # 
-- (\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\) # (\ALUbaseInput[0]~0_combout\)))) ) ) ) # ( \ALUbaseInput[16]~19_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( (!\registers|Mux27~8_combout\ & (((\registers|Mux28~8_combout\)) # 
-- (\ALUbaseInput[24]~20_combout\))) # (\registers|Mux27~8_combout\ & (((\registers|Mux28~8_combout\ & \ALUbaseInput[0]~0_combout\)))) ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[24]~20_combout\ & (!\registers|Mux28~8_combout\))) # (\registers|Mux27~8_combout\ & (((\registers|Mux28~8_combout\ & \ALUbaseInput[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datae => \ALT_INV_ALUbaseInput[16]~19_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux64~21_combout\);

-- Location: LABCELL_X20_Y14_N18
\mainALU|Mux64~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~31_combout\ = ( \mainALU|Mux64~21_combout\ & ( (\mainALU|Mux64~30_combout\) # (\registers|Mux29~8_combout\) ) ) # ( !\mainALU|Mux64~21_combout\ & ( (!\registers|Mux29~8_combout\ & \mainALU|Mux64~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~30_combout\,
	dataf => \mainALU|ALT_INV_Mux64~21_combout\,
	combout => \mainALU|Mux64~31_combout\);

-- Location: MLABCELL_X18_Y14_N51
\registers|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][1]~q\,
	datab => \registers|ALT_INV_registers[21][1]~q\,
	datac => \registers|ALT_INV_registers[29][1]~q\,
	datad => \registers|ALT_INV_registers[25][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux30~1_combout\);

-- Location: MLABCELL_X18_Y14_N9
\registers|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][1]~q\,
	datab => \registers|ALT_INV_registers[27][1]~q\,
	datac => \registers|ALT_INV_registers[19][1]~q\,
	datad => \registers|ALT_INV_registers[23][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux30~3_combout\);

-- Location: MLABCELL_X18_Y14_N21
\registers|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][1]~q\,
	datab => \registers|ALT_INV_registers[20][1]~q\,
	datac => \registers|ALT_INV_registers[24][1]~q\,
	datad => \registers|ALT_INV_registers[16][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux30~0_combout\);

-- Location: LABCELL_X26_Y18_N51
\registers|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][1]~q\,
	datab => \registers|ALT_INV_registers[30][1]~q\,
	datac => \registers|ALT_INV_registers[18][1]~q\,
	datad => \registers|ALT_INV_registers[22][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux30~2_combout\);

-- Location: MLABCELL_X18_Y14_N54
\registers|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~9_combout\ = ( \registers|Mux30~0_combout\ & ( \registers|Mux30~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux30~1_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux30~3_combout\)))) ) ) ) # ( !\registers|Mux30~0_combout\ & ( \registers|Mux30~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux30~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux30~3_combout\))))) ) ) ) # ( \registers|Mux30~0_combout\ & ( !\registers|Mux30~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux30~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux30~3_combout\))))) ) ) ) # ( !\registers|Mux30~0_combout\ & ( !\registers|Mux30~2_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux30~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux30~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~1_combout\,
	datab => \registers|ALT_INV_Mux30~3_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_Mux30~0_combout\,
	dataf => \registers|ALT_INV_Mux30~2_combout\,
	combout => \registers|Mux30~9_combout\);

-- Location: FF_X23_Y15_N2
\registers|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][1]~q\);

-- Location: FF_X23_Y15_N8
\registers|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][1]~q\);

-- Location: LABCELL_X24_Y19_N57
\registers|registers[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[4][1]~feeder_combout\);

-- Location: FF_X24_Y19_N58
\registers|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][1]~q\);

-- Location: FF_X23_Y15_N50
\registers|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][1]~q\);

-- Location: MLABCELL_X23_Y15_N51
\registers|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[7][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[5][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[6][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][1]~q\,
	datab => \registers|ALT_INV_registers[7][1]~q\,
	datac => \registers|ALT_INV_registers[4][1]~q\,
	datad => \registers|ALT_INV_registers[6][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux30~6_combout\);

-- Location: FF_X19_Y12_N14
\registers|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][1]~q\);

-- Location: FF_X18_Y12_N32
\registers|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][1]~q\);

-- Location: FF_X17_Y18_N59
\registers|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][1]~q\);

-- Location: MLABCELL_X18_Y12_N24
\registers|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][1]~q\,
	datab => \registers|ALT_INV_registers[1][1]~q\,
	datac => \registers|ALT_INV_registers[2][1]~q\,
	datad => \registers|ALT_INV_registers[0][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux30~7_combout\);

-- Location: MLABCELL_X18_Y14_N24
\registers|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~10_combout\ = ( \registers|Mux30~6_combout\ & ( \registers|Mux30~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (!\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\registers|Mux30~6_combout\ & ( \registers|Mux30~7_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( \registers|Mux30~6_combout\ & ( !\registers|Mux30~7_combout\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) $ (!\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|Mux30~6_combout\ & ( !\registers|Mux30~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111000011110000111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_Mux30~6_combout\,
	dataf => \registers|ALT_INV_Mux30~7_combout\,
	combout => \registers|Mux30~10_combout\);

-- Location: LABCELL_X20_Y24_N48
\registers|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][1]~q\,
	datab => \registers|ALT_INV_registers[8][1]~q\,
	datac => \registers|ALT_INV_registers[9][1]~q\,
	datad => \registers|ALT_INV_registers[11][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux30~4_combout\);

-- Location: LABCELL_X21_Y19_N51
\registers|registers[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[12][1]~feeder_combout\);

-- Location: FF_X21_Y19_N53
\registers|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][1]~q\);

-- Location: MLABCELL_X28_Y20_N57
\registers|registers[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[13][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[13][1]~feeder_combout\);

-- Location: FF_X28_Y20_N59
\registers|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[13][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][1]~q\);

-- Location: MLABCELL_X28_Y20_N12
\registers|registers[15][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[15][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[15][1]~feeder_combout\);

-- Location: FF_X28_Y20_N14
\registers|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[15][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][1]~q\);

-- Location: MLABCELL_X28_Y20_N3
\registers|registers[14][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][1]~feeder_combout\ = ( \writeData[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[1]~1_combout\,
	combout => \registers|registers[14][1]~feeder_combout\);

-- Location: FF_X28_Y20_N5
\registers|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][1]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][1]~q\);

-- Location: MLABCELL_X28_Y20_N27
\registers|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][1]~q\,
	datab => \registers|ALT_INV_registers[13][1]~q\,
	datac => \registers|ALT_INV_registers[15][1]~q\,
	datad => \registers|ALT_INV_registers[14][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux30~5_combout\);

-- Location: MLABCELL_X18_Y14_N36
\registers|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux30~8_combout\ = ( \registers|Mux30~4_combout\ & ( \registers|Mux30~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux30~10_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & (\registers|Mux30~9_combout\)) ) ) ) # ( !\registers|Mux30~4_combout\ & ( \registers|Mux30~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(25) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24) $ (!\registers|Mux30~10_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (\registers|Mux30~9_combout\)) ) ) ) # ( \registers|Mux30~4_combout\ & ( !\registers|Mux30~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux30~10_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25) & (\registers|Mux30~9_combout\)) ) ) ) # ( !\registers|Mux30~4_combout\ & ( !\registers|Mux30~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux30~10_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & (\registers|Mux30~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011110101010100111100010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~9_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux30~10_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux30~4_combout\,
	dataf => \registers|ALT_INV_Mux30~5_combout\,
	combout => \registers|Mux30~8_combout\);

-- Location: MLABCELL_X18_Y17_N48
\registers|Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~5_combout\ = ( \registers|registers[9][15]~q\ & ( \registers|registers[11][15]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[8][15]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[10][15]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|registers[9][15]~q\ & ( \registers|registers[11][15]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[8][15]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|registers[10][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \registers|registers[9][15]~q\ & ( !\registers|registers[11][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|registers[8][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[10][15]~q\)))) ) ) ) # ( !\registers|registers[9][15]~q\ & ( !\registers|registers[11][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[8][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[10][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_registers[8][15]~q\,
	datad => \registers|ALT_INV_registers[10][15]~q\,
	datae => \registers|ALT_INV_registers[9][15]~q\,
	dataf => \registers|ALT_INV_registers[11][15]~q\,
	combout => \registers|Mux48~5_combout\);

-- Location: MLABCELL_X18_Y17_N30
\registers|Mux48~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~6_combout\ = ( \registers|Mux48~5_combout\ & ( (\registers|Mux42~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux42~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux48~5_combout\,
	combout => \registers|Mux48~6_combout\);

-- Location: MLABCELL_X18_Y17_N39
\registers|Mux48~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~7_combout\ = ( \registers|registers[13][15]~q\ & ( \registers|registers[15][15]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[12][15]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[14][15]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|registers[13][15]~q\ & ( \registers|registers[15][15]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[12][15]~q\ & (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|registers[14][15]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|registers[13][15]~q\ & ( !\registers|registers[15][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|registers[12][15]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- \registers|registers[14][15]~q\)))) ) ) ) # ( !\registers|registers[13][15]~q\ & ( !\registers|registers[15][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[12][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[14][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_registers[12][15]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[14][15]~q\,
	datae => \registers|ALT_INV_registers[13][15]~q\,
	dataf => \registers|ALT_INV_registers[15][15]~q\,
	combout => \registers|Mux48~7_combout\);

-- Location: MLABCELL_X13_Y19_N45
\registers|Mux48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][15]~q\,
	datab => \registers|ALT_INV_registers[1][15]~q\,
	datac => \registers|ALT_INV_registers[0][15]~q\,
	datad => \registers|ALT_INV_registers[3][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux48~9_combout\);

-- Location: LABCELL_X12_Y18_N33
\registers|Mux48~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][15]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][15]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][15]~q\ & ( (\registers|registers[4][15]~q\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[6][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|registers[5][15]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][15]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[6][15]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|registers[4][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][15]~q\,
	datab => \registers|ALT_INV_registers[5][15]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[4][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[6][15]~q\,
	combout => \registers|Mux48~8_combout\);

-- Location: MLABCELL_X18_Y17_N0
\registers|Mux48~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~10_combout\ = ( \registers|Mux48~9_combout\ & ( \registers|Mux48~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((\registers|Mux48~7_combout\ 
-- & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux48~9_combout\ & ( \registers|Mux48~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux48~7_combout\)))) ) ) ) # ( \registers|Mux48~9_combout\ & ( !\registers|Mux48~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|Mux48~7_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux48~9_combout\ & ( !\registers|Mux48~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\registers|Mux48~7_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(19) & \instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010101000000000001000000000101000101010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux48~7_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux48~9_combout\,
	dataf => \registers|ALT_INV_Mux48~8_combout\,
	combout => \registers|Mux48~10_combout\);

-- Location: MLABCELL_X18_Y17_N42
\ALUbaseInput[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[15]~15_combout\ = ( \registers|Mux48~10_combout\ & ( \registers|Mux48~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\registers|Mux48~10_combout\ & ( 
-- \registers|Mux48~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\registers|Mux48~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|ALUsrc~0_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \registers|Mux48~10_combout\ & ( !\registers|Mux48~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( 
-- !\registers|Mux48~10_combout\ & ( !\registers|Mux48~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux48~6_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101110111011101110100011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux48~6_combout\,
	datae => \registers|ALT_INV_Mux48~10_combout\,
	dataf => \registers|ALT_INV_Mux48~4_combout\,
	combout => \ALUbaseInput[15]~15_combout\);

-- Location: LABCELL_X26_Y18_N57
\registers|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][23]~q\,
	datab => \registers|ALT_INV_registers[30][23]~q\,
	datac => \registers|ALT_INV_registers[22][23]~q\,
	datad => \registers|ALT_INV_registers[26][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux40~2_combout\);

-- Location: MLABCELL_X23_Y12_N33
\registers|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][23]~q\,
	datab => \registers|ALT_INV_registers[24][23]~q\,
	datac => \registers|ALT_INV_registers[16][23]~q\,
	datad => \registers|ALT_INV_registers[28][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux40~0_combout\);

-- Location: MLABCELL_X28_Y19_N3
\registers|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][23]~q\,
	datab => \registers|ALT_INV_registers[27][23]~q\,
	datac => \registers|ALT_INV_registers[23][23]~q\,
	datad => \registers|ALT_INV_registers[19][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux40~3_combout\);

-- Location: MLABCELL_X23_Y21_N33
\registers|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~1_combout\ = ( \registers|registers[17][23]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[25][23]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[29][23]~q\)) ) ) ) # ( !\registers|registers[17][23]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[25][23]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[29][23]~q\)) ) ) ) # ( \registers|registers[17][23]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[21][23]~q\) ) ) ) # ( !\registers|registers[17][23]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[21][23]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][23]~q\,
	datab => \registers|ALT_INV_registers[25][23]~q\,
	datac => \registers|ALT_INV_registers[21][23]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[17][23]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux40~1_combout\);

-- Location: MLABCELL_X23_Y15_N3
\registers|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~4_combout\ = ( \registers|Mux40~3_combout\ & ( \registers|Mux40~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux40~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux40~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux40~3_combout\ & ( \registers|Mux40~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|Mux40~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux40~2_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|Mux40~3_combout\ & ( !\registers|Mux40~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux40~0_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|Mux40~2_combout\))) ) ) ) # ( 
-- !\registers|Mux40~3_combout\ & ( !\registers|Mux40~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux40~0_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux40~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux40~2_combout\,
	datac => \registers|ALT_INV_Mux40~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_Mux40~3_combout\,
	dataf => \registers|ALT_INV_Mux40~1_combout\,
	combout => \registers|Mux40~4_combout\);

-- Location: LABCELL_X21_Y24_N21
\registers|Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][23]~q\,
	datab => \registers|ALT_INV_registers[11][23]~q\,
	datac => \registers|ALT_INV_registers[9][23]~q\,
	datad => \registers|ALT_INV_registers[8][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux40~5_combout\);

-- Location: MLABCELL_X23_Y15_N42
\registers|Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~6_combout\ = ( \registers|Mux40~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux40~5_combout\,
	combout => \registers|Mux40~6_combout\);

-- Location: MLABCELL_X23_Y15_N54
\ALUbaseInput[23]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[23]~16_combout\ = ( \registers|Mux40~4_combout\ & ( \registers|Mux40~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux40~4_combout\ & ( \registers|Mux40~6_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux40~4_combout\ & ( !\registers|Mux40~6_combout\ & ( ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux40~10_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux40~4_combout\ & ( !\registers|Mux40~6_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux40~10_combout\)) # 
-- (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111010011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux40~10_combout\,
	datad => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datae => \registers|ALT_INV_Mux40~4_combout\,
	dataf => \registers|ALT_INV_Mux40~6_combout\,
	combout => \ALUbaseInput[23]~16_combout\);

-- Location: LABCELL_X20_Y14_N3
\mainALU|Mux64~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~28_combout\ = ( \registers|Mux28~8_combout\ & ( (\ALUbaseInput[15]~15_combout\ & !\registers|Mux27~8_combout\) ) ) # ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[23]~16_combout\)) # 
-- (\registers|Mux27~8_combout\ & ((\ALUbaseInput[7]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[15]~15_combout\,
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datad => \ALT_INV_ALUbaseInput[7]~14_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~28_combout\);

-- Location: LABCELL_X16_Y15_N15
\registers|Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~7_combout\ = ( \registers|registers[14][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[15][19]~q\) ) ) ) # ( 
-- !\registers|registers[14][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[15][19]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[14][19]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][19]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[13][19]~q\)) ) ) ) # ( !\registers|registers[14][19]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][19]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[13][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][19]~q\,
	datab => \registers|ALT_INV_registers[15][19]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[12][19]~q\,
	datae => \registers|ALT_INV_registers[14][19]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux44~7_combout\);

-- Location: MLABCELL_X13_Y15_N57
\registers|Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[3][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][19]~q\,
	datab => \registers|ALT_INV_registers[3][19]~q\,
	datac => \registers|ALT_INV_registers[2][19]~q\,
	datad => \registers|ALT_INV_registers[0][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux44~9_combout\);

-- Location: MLABCELL_X13_Y14_N3
\registers|Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~8_combout\ = ( \registers|registers[6][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[7][19]~q\) ) ) ) # ( 
-- !\registers|registers[6][19]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[7][19]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[6][19]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][19]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[5][19]~q\)) ) ) ) # ( !\registers|registers[6][19]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][19]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][19]~q\,
	datab => \registers|ALT_INV_registers[5][19]~q\,
	datac => \registers|ALT_INV_registers[4][19]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[6][19]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux44~8_combout\);

-- Location: LABCELL_X17_Y16_N45
\registers|Mux44~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~10_combout\ = ( \registers|Mux44~9_combout\ & ( \registers|Mux44~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((\registers|Mux44~7_combout\ 
-- & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux44~9_combout\ & ( \registers|Mux44~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux44~7_combout\)))) ) ) ) # ( \registers|Mux44~9_combout\ & ( !\registers|Mux44~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|Mux44~7_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux44~9_combout\ & ( !\registers|Mux44~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux44~7_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100100010000000010000000000100011001000100010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux44~7_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux44~9_combout\,
	dataf => \registers|ALT_INV_Mux44~8_combout\,
	combout => \registers|Mux44~10_combout\);

-- Location: LABCELL_X12_Y14_N45
\registers|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][19]~q\,
	datab => \registers|ALT_INV_registers[17][19]~q\,
	datac => \registers|ALT_INV_registers[25][19]~q\,
	datad => \registers|ALT_INV_registers[29][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux44~1_combout\);

-- Location: LABCELL_X17_Y14_N45
\registers|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][19]~q\,
	datab => \registers|ALT_INV_registers[26][19]~q\,
	datac => \registers|ALT_INV_registers[22][19]~q\,
	datad => \registers|ALT_INV_registers[30][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux44~2_combout\);

-- Location: LABCELL_X14_Y21_N51
\registers|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[31][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[23][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[27][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[19][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][19]~q\,
	datab => \registers|ALT_INV_registers[27][19]~q\,
	datac => \registers|ALT_INV_registers[19][19]~q\,
	datad => \registers|ALT_INV_registers[23][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux44~3_combout\);

-- Location: LABCELL_X10_Y15_N36
\registers|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][19]~q\,
	datab => \registers|ALT_INV_registers[20][19]~q\,
	datac => \registers|ALT_INV_registers[28][19]~q\,
	datad => \registers|ALT_INV_registers[24][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux44~0_combout\);

-- Location: LABCELL_X16_Y14_N3
\registers|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~4_combout\ = ( \registers|Mux44~3_combout\ & ( \registers|Mux44~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # 
-- ((\registers|Mux44~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux44~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\registers|Mux44~3_combout\ & ( 
-- \registers|Mux44~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((\registers|Mux44~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux44~2_combout\)))) ) ) ) # ( \registers|Mux44~3_combout\ & ( !\registers|Mux44~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux44~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux44~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) 
-- ) ) ) # ( !\registers|Mux44~3_combout\ & ( !\registers|Mux44~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux44~1_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux44~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux44~1_combout\,
	datad => \registers|ALT_INV_Mux44~2_combout\,
	datae => \registers|ALT_INV_Mux44~3_combout\,
	dataf => \registers|ALT_INV_Mux44~0_combout\,
	combout => \registers|Mux44~4_combout\);

-- Location: LABCELL_X17_Y16_N9
\ALUbaseInput[19]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[19]~12_combout\ = ( \registers|Mux44~10_combout\ & ( \registers|Mux44~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux44~10_combout\ & ( \registers|Mux44~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux44~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux44~10_combout\ & ( !\registers|Mux44~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux44~10_combout\ & ( !\registers|Mux44~4_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux44~6_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111101010101111111100101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux44~6_combout\,
	datad => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datae => \registers|ALT_INV_Mux44~10_combout\,
	dataf => \registers|ALT_INV_Mux44~4_combout\,
	combout => \ALUbaseInput[19]~12_combout\);

-- Location: LABCELL_X24_Y19_N30
\registers|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~1_combout\ = ( \registers|registers[29][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[25][27]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\registers|registers[29][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[25][27]~q\) ) ) ) # ( \registers|registers[29][27]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][27]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[21][27]~q\))) ) ) ) # ( !\registers|registers[29][27]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[17][27]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[21][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][27]~q\,
	datab => \registers|ALT_INV_registers[21][27]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[25][27]~q\,
	datae => \registers|ALT_INV_registers[29][27]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux36~1_combout\);

-- Location: MLABCELL_X28_Y19_N33
\registers|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~3_combout\ = ( \registers|registers[27][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[31][27]~q\) ) ) ) # ( 
-- !\registers|registers[27][27]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[31][27]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[27][27]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[19][27]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[23][27]~q\)) ) ) ) # ( !\registers|registers[27][27]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[19][27]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[23][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][27]~q\,
	datab => \registers|ALT_INV_registers[23][27]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[19][27]~q\,
	datae => \registers|ALT_INV_registers[27][27]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux36~3_combout\);

-- Location: MLABCELL_X28_Y18_N30
\registers|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][27]~q\,
	datab => \registers|ALT_INV_registers[30][27]~q\,
	datac => \registers|ALT_INV_registers[18][27]~q\,
	datad => \registers|ALT_INV_registers[26][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux36~2_combout\);

-- Location: MLABCELL_X23_Y12_N39
\registers|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][27]~q\,
	datab => \registers|ALT_INV_registers[16][27]~q\,
	datac => \registers|ALT_INV_registers[28][27]~q\,
	datad => \registers|ALT_INV_registers[24][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux36~0_combout\);

-- Location: LABCELL_X24_Y19_N6
\registers|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~4_combout\ = ( \registers|Mux36~2_combout\ & ( \registers|Mux36~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux36~1_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux36~3_combout\)))) ) ) ) # ( !\registers|Mux36~2_combout\ & ( \registers|Mux36~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|Mux36~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux36~3_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|Mux36~2_combout\ & ( !\registers|Mux36~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux36~1_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|Mux36~3_combout\)))) ) ) ) # ( 
-- !\registers|Mux36~2_combout\ & ( !\registers|Mux36~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux36~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux36~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux36~1_combout\,
	datac => \registers|ALT_INV_Mux36~3_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_Mux36~2_combout\,
	dataf => \registers|ALT_INV_Mux36~0_combout\,
	combout => \registers|Mux36~4_combout\);

-- Location: LABCELL_X21_Y24_N45
\registers|Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][27]~q\,
	datab => \registers|ALT_INV_registers[11][27]~q\,
	datac => \registers|ALT_INV_registers[9][27]~q\,
	datad => \registers|ALT_INV_registers[8][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux36~5_combout\);

-- Location: LABCELL_X21_Y23_N27
\registers|Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~6_combout\ = ( \registers|Mux42~0_combout\ & ( \registers|Mux36~5_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux36~5_combout\,
	combout => \registers|Mux36~6_combout\);

-- Location: LABCELL_X21_Y19_N15
\ALUbaseInput[27]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[27]~13_combout\ = ( \registers|Mux36~10_combout\ & ( \registers|Mux36~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux36~10_combout\ & ( \registers|Mux36~6_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux36~10_combout\ & ( !\registers|Mux36~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux36~10_combout\ & ( 
-- !\registers|Mux36~6_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\controller|ALUsrc~0_combout\ & \registers|Mux36~4_combout\))) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110011111100111111001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datac => \controller|ALT_INV_ALUsrc~0_combout\,
	datad => \registers|ALT_INV_Mux36~4_combout\,
	datae => \registers|ALT_INV_Mux36~10_combout\,
	dataf => \registers|ALT_INV_Mux36~6_combout\,
	combout => \ALUbaseInput[27]~13_combout\);

-- Location: LABCELL_X17_Y16_N48
\mainALU|Mux64~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~27_combout\ = ( \registers|Mux28~8_combout\ & ( \ALUbaseInput[27]~13_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[19]~12_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[3]~10_combout\)) ) ) ) # ( 
-- !\registers|Mux28~8_combout\ & ( \ALUbaseInput[27]~13_combout\ & ( (!\registers|Mux27~8_combout\) # (\ALUbaseInput[11]~11_combout\) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\ALUbaseInput[27]~13_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- ((\ALUbaseInput[19]~12_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[3]~10_combout\)) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\ALUbaseInput[27]~13_combout\ & ( (\ALUbaseInput[11]~11_combout\ & \registers|Mux27~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datab => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_ALUbaseInput[19]~12_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[27]~13_combout\,
	combout => \mainALU|Mux64~27_combout\);

-- Location: LABCELL_X20_Y14_N45
\mainALU|Mux64~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~29_combout\ = ( \mainALU|Mux64~27_combout\ & ( (!\registers|Mux29~8_combout\) # (\mainALU|Mux64~28_combout\) ) ) # ( !\mainALU|Mux64~27_combout\ & ( (\registers|Mux29~8_combout\ & \mainALU|Mux64~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~28_combout\,
	dataf => \mainALU|ALT_INV_Mux64~27_combout\,
	combout => \mainALU|Mux64~29_combout\);

-- Location: MLABCELL_X13_Y19_N27
\registers|Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][22]~q\,
	datab => \registers|ALT_INV_registers[0][22]~q\,
	datac => \registers|ALT_INV_registers[1][22]~q\,
	datad => \registers|ALT_INV_registers[2][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux41~9_combout\);

-- Location: LABCELL_X10_Y18_N39
\registers|Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][22]~q\,
	datab => \registers|ALT_INV_registers[7][22]~q\,
	datac => \registers|ALT_INV_registers[5][22]~q\,
	datad => \registers|ALT_INV_registers[6][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux41~8_combout\);

-- Location: LABCELL_X12_Y19_N45
\registers|Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][22]~q\,
	datab => \registers|ALT_INV_registers[15][22]~q\,
	datac => \registers|ALT_INV_registers[13][22]~q\,
	datad => \registers|ALT_INV_registers[12][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux41~7_combout\);

-- Location: LABCELL_X16_Y16_N36
\registers|Mux41~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~10_combout\ = ( \registers|Mux41~8_combout\ & ( \registers|Mux41~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux41~9_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux41~8_combout\ & ( \registers|Mux41~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux41~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \registers|Mux41~8_combout\ & ( !\registers|Mux41~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|Mux41~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux41~8_combout\ & ( !\registers|Mux41~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux41~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100000000010100000100000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_Mux41~9_combout\,
	datae => \registers|ALT_INV_Mux41~8_combout\,
	dataf => \registers|ALT_INV_Mux41~7_combout\,
	combout => \registers|Mux41~10_combout\);

-- Location: MLABCELL_X13_Y16_N39
\registers|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~0_combout\ = ( \registers|registers[20][22]~q\ & ( \registers|registers[28][22]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[16][22]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[24][22]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\registers|registers[20][22]~q\ & ( \registers|registers[28][22]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[16][22]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|registers[24][22]~q\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|registers[20][22]~q\ & ( !\registers|registers[28][22]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[16][22]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|registers[24][22]~q\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\registers|registers[20][22]~q\ & ( !\registers|registers[28][22]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[16][22]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|registers[24][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_registers[16][22]~q\,
	datac => \registers|ALT_INV_registers[24][22]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_registers[20][22]~q\,
	dataf => \registers|ALT_INV_registers[28][22]~q\,
	combout => \registers|Mux41~0_combout\);

-- Location: MLABCELL_X13_Y18_N39
\registers|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][22]~q\,
	datab => \registers|ALT_INV_registers[27][22]~q\,
	datac => \registers|ALT_INV_registers[31][22]~q\,
	datad => \registers|ALT_INV_registers[23][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux41~3_combout\);

-- Location: MLABCELL_X9_Y16_N45
\registers|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][22]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][22]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][22]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[17][22]~q\,
	datab => \registers|ALT_INV_registers[29][22]~q\,
	datac => \registers|ALT_INV_registers[21][22]~q\,
	datad => \registers|ALT_INV_registers[25][22]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux41~1_combout\);

-- Location: LABCELL_X10_Y14_N6
\registers|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~2_combout\ = ( \registers|registers[22][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[26][22]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][22]~q\)) ) ) ) # ( !\registers|registers[22][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[26][22]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][22]~q\)) ) ) ) # ( \registers|registers[22][22]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[18][22]~q\) ) ) ) # ( !\registers|registers[22][22]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[18][22]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][22]~q\,
	datab => \registers|ALT_INV_registers[18][22]~q\,
	datac => \registers|ALT_INV_registers[26][22]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[22][22]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux41~2_combout\);

-- Location: LABCELL_X16_Y16_N18
\registers|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~4_combout\ = ( \registers|Mux41~1_combout\ & ( \registers|Mux41~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|Mux41~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux41~3_combout\)))) ) ) ) # ( !\registers|Mux41~1_combout\ & ( 
-- \registers|Mux41~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|Mux41~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|Mux41~3_combout\)))) ) ) ) # ( \registers|Mux41~1_combout\ & ( !\registers|Mux41~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|Mux41~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # 
-- (\registers|Mux41~3_combout\)))) ) ) ) # ( !\registers|Mux41~1_combout\ & ( !\registers|Mux41~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux41~0_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|Mux41~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux41~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_Mux41~3_combout\,
	datae => \registers|ALT_INV_Mux41~1_combout\,
	dataf => \registers|ALT_INV_Mux41~2_combout\,
	combout => \registers|Mux41~4_combout\);

-- Location: LABCELL_X16_Y16_N30
\ALUbaseInput[22]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[22]~31_combout\ = ( \registers|Mux41~6_combout\ & ( \registers|Mux41~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux41~6_combout\ & ( \registers|Mux41~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux41~10_combout\)))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux41~6_combout\ & ( !\registers|Mux41~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux41~6_combout\ & ( !\registers|Mux41~4_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux41~10_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101110111011101110101011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux41~10_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux41~6_combout\,
	dataf => \registers|ALT_INV_Mux41~4_combout\,
	combout => \ALUbaseInput[22]~31_combout\);

-- Location: LABCELL_X20_Y14_N15
\mainALU|Mux127~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~69_combout\ = ( \ALUbaseInput[22]~31_combout\ & ( (!\registers|Mux27~8_combout\) # (\ALUbaseInput[6]~29_combout\) ) ) # ( !\ALUbaseInput[22]~31_combout\ & ( (\registers|Mux27~8_combout\ & \ALUbaseInput[6]~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_ALUbaseInput[6]~29_combout\,
	dataf => \ALT_INV_ALUbaseInput[22]~31_combout\,
	combout => \mainALU|Mux127~69_combout\);

-- Location: LABCELL_X24_Y21_N21
\registers|Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~7_combout\ = ( \registers|registers[14][26]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[13][26]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[15][26]~q\))) ) ) ) # ( !\registers|registers[14][26]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[13][26]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[15][26]~q\))) ) ) ) # ( \registers|registers[14][26]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[12][26]~q\) ) ) ) # ( !\registers|registers[14][26]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[12][26]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][26]~q\,
	datab => \registers|ALT_INV_registers[12][26]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[15][26]~q\,
	datae => \registers|ALT_INV_registers[14][26]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux37~7_combout\);

-- Location: LABCELL_X26_Y19_N0
\registers|Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][26]~q\,
	datab => \registers|ALT_INV_registers[1][26]~q\,
	datac => \registers|ALT_INV_registers[2][26]~q\,
	datad => \registers|ALT_INV_registers[0][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux37~9_combout\);

-- Location: MLABCELL_X23_Y24_N57
\registers|Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][26]~q\,
	datab => \registers|ALT_INV_registers[5][26]~q\,
	datac => \registers|ALT_INV_registers[7][26]~q\,
	datad => \registers|ALT_INV_registers[6][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux37~8_combout\);

-- Location: LABCELL_X19_Y19_N0
\registers|Mux37~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~10_combout\ = ( \registers|Mux37~9_combout\ & ( \registers|Mux37~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux37~7_combout\)))) ) ) ) # ( !\registers|Mux37~9_combout\ & ( \registers|Mux37~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux37~7_combout\)))) ) ) ) # ( \registers|Mux37~9_combout\ & ( !\registers|Mux37~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux37~7_combout\)))) ) ) ) # ( !\registers|Mux37~9_combout\ & ( !\registers|Mux37~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux37~7_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000100010010000000001000101000000001100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \registers|ALT_INV_Mux37~7_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux37~9_combout\,
	dataf => \registers|ALT_INV_Mux37~8_combout\,
	combout => \registers|Mux37~10_combout\);

-- Location: LABCELL_X29_Y19_N39
\registers|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][26]~q\,
	datab => \registers|ALT_INV_registers[20][26]~q\,
	datac => \registers|ALT_INV_registers[28][26]~q\,
	datad => \registers|ALT_INV_registers[16][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux37~0_combout\);

-- Location: LABCELL_X31_Y19_N0
\registers|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[19][26]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[23][26]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[31][26]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[19][26]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[27][26]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[19][26]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[23][26]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[31][26]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[19][26]~q\ & ( (\registers|registers[27][26]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][26]~q\,
	datab => \registers|ALT_INV_registers[31][26]~q\,
	datac => \registers|ALT_INV_registers[23][26]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[19][26]~q\,
	combout => \registers|Mux37~3_combout\);

-- Location: MLABCELL_X28_Y21_N15
\registers|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][26]~q\,
	datab => \registers|ALT_INV_registers[17][26]~q\,
	datac => \registers|ALT_INV_registers[25][26]~q\,
	datad => \registers|ALT_INV_registers[29][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux37~1_combout\);

-- Location: LABCELL_X26_Y20_N3
\registers|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][26]~q\,
	datab => \registers|ALT_INV_registers[30][26]~q\,
	datac => \registers|ALT_INV_registers[26][26]~q\,
	datad => \registers|ALT_INV_registers[18][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux37~2_combout\);

-- Location: LABCELL_X29_Y19_N9
\registers|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~4_combout\ = ( \registers|Mux37~1_combout\ & ( \registers|Mux37~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|Mux37~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux37~3_combout\)))) ) ) ) # ( !\registers|Mux37~1_combout\ & ( 
-- \registers|Mux37~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|Mux37~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\registers|Mux37~3_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \registers|Mux37~1_combout\ & ( !\registers|Mux37~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|Mux37~0_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # 
-- (\registers|Mux37~3_combout\)))) ) ) ) # ( !\registers|Mux37~1_combout\ & ( !\registers|Mux37~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux37~0_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux37~3_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux37~0_combout\,
	datac => \registers|ALT_INV_Mux37~3_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_Mux37~1_combout\,
	dataf => \registers|ALT_INV_Mux37~2_combout\,
	combout => \registers|Mux37~4_combout\);

-- Location: LABCELL_X19_Y19_N27
\ALUbaseInput[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[26]~28_combout\ = ( \registers|Mux37~10_combout\ & ( \registers|Mux37~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux37~10_combout\ & ( \registers|Mux37~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux37~6_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux37~10_combout\ & ( !\registers|Mux37~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux37~10_combout\ & ( !\registers|Mux37~4_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux37~6_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101111101011111010101110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \controller|ALT_INV_ALUsrc~0_combout\,
	datad => \registers|ALT_INV_Mux37~6_combout\,
	datae => \registers|ALT_INV_Mux37~10_combout\,
	dataf => \registers|ALT_INV_Mux37~4_combout\,
	combout => \ALUbaseInput[26]~28_combout\);

-- Location: LABCELL_X20_Y14_N24
\mainALU|Mux64~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~25_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( \ALUbaseInput[10]~34_combout\ & ( (!\registers|Mux28~8_combout\) # ((!\registers|Mux27~8_combout\ & ((\ALUbaseInput[18]~27_combout\))) # (\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[2]~25_combout\))) ) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( \ALUbaseInput[10]~34_combout\ & ( (!\registers|Mux27~8_combout\ & (\registers|Mux28~8_combout\ & ((\ALUbaseInput[18]~27_combout\)))) # (\registers|Mux27~8_combout\ & 
-- ((!\registers|Mux28~8_combout\) # ((\ALUbaseInput[2]~25_combout\)))) ) ) ) # ( \ALUbaseInput[26]~28_combout\ & ( !\ALUbaseInput[10]~34_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\) # ((\ALUbaseInput[18]~27_combout\)))) # 
-- (\registers|Mux27~8_combout\ & (\registers|Mux28~8_combout\ & (\ALUbaseInput[2]~25_combout\))) ) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( !\ALUbaseInput[10]~34_combout\ & ( (\registers|Mux28~8_combout\ & ((!\registers|Mux27~8_combout\ & 
-- ((\ALUbaseInput[18]~27_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[2]~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datae => \ALT_INV_ALUbaseInput[26]~28_combout\,
	dataf => \ALT_INV_ALUbaseInput[10]~34_combout\,
	combout => \mainALU|Mux64~25_combout\);

-- Location: LABCELL_X14_Y14_N27
\registers|Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~5_combout\ = ( \registers|registers[10][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[11][14]~q\) ) ) ) # ( 
-- !\registers|registers[10][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[11][14]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[10][14]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[8][14]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[9][14]~q\)) ) ) ) # ( !\registers|registers[10][14]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[8][14]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[9][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][14]~q\,
	datab => \registers|ALT_INV_registers[8][14]~q\,
	datac => \registers|ALT_INV_registers[11][14]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[10][14]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux49~5_combout\);

-- Location: LABCELL_X14_Y14_N18
\registers|Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~6_combout\ = ( \registers|Mux49~5_combout\ & ( \registers|Mux42~0_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux49~5_combout\,
	dataf => \registers|ALT_INV_Mux42~0_combout\,
	combout => \registers|Mux49~6_combout\);

-- Location: MLABCELL_X13_Y17_N15
\registers|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[30][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[26][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[22][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][14]~q\,
	datab => \registers|ALT_INV_registers[22][14]~q\,
	datac => \registers|ALT_INV_registers[30][14]~q\,
	datad => \registers|ALT_INV_registers[18][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux49~2_combout\);

-- Location: LABCELL_X14_Y20_N15
\registers|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][14]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[20][14]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[28][14]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][14]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[16][14]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[24][14]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[20][14]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[28][14]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[24][14]~q\ & ( (\registers|registers[16][14]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][14]~q\,
	datab => \registers|ALT_INV_registers[20][14]~q\,
	datac => \registers|ALT_INV_registers[28][14]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[24][14]~q\,
	combout => \registers|Mux49~0_combout\);

-- Location: MLABCELL_X13_Y18_N54
\registers|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~3_combout\ = ( \registers|registers[31][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\registers|registers[23][14]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\registers|registers[31][14]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|registers[23][14]~q\) ) ) ) # ( \registers|registers[31][14]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[19][14]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|registers[27][14]~q\))) ) ) ) # ( !\registers|registers[31][14]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[19][14]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[27][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][14]~q\,
	datab => \registers|ALT_INV_registers[27][14]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_registers[23][14]~q\,
	datae => \registers|ALT_INV_registers[31][14]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux49~3_combout\);

-- Location: MLABCELL_X9_Y20_N15
\registers|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][14]~q\,
	datab => \registers|ALT_INV_registers[25][14]~q\,
	datac => \registers|ALT_INV_registers[17][14]~q\,
	datad => \registers|ALT_INV_registers[29][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux49~1_combout\);

-- Location: MLABCELL_X13_Y20_N3
\registers|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~4_combout\ = ( \registers|Mux49~3_combout\ & ( \registers|Mux49~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux49~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) 
-- & (\registers|Mux49~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux49~3_combout\ & ( \registers|Mux49~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\registers|Mux49~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux49~2_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \registers|Mux49~3_combout\ & ( !\registers|Mux49~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|Mux49~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # 
-- (\registers|Mux49~2_combout\))) ) ) ) # ( !\registers|Mux49~3_combout\ & ( !\registers|Mux49~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|Mux49~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux49~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux49~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_Mux49~0_combout\,
	datae => \registers|ALT_INV_Mux49~3_combout\,
	dataf => \registers|ALT_INV_Mux49~1_combout\,
	combout => \registers|Mux49~4_combout\);

-- Location: MLABCELL_X13_Y16_N12
\ALUbaseInput[14]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[14]~30_combout\ = ( \registers|Mux49~10_combout\ & ( \registers|Mux49~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(14)) ) ) ) # ( !\registers|Mux49~10_combout\ & ( 
-- \registers|Mux49~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\registers|Mux49~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)))) # (\controller|ALUsrc~0_combout\ & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(14))))) ) ) ) # ( \registers|Mux49~10_combout\ & ( !\registers|Mux49~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(14)) ) ) ) # ( 
-- !\registers|Mux49~10_combout\ & ( !\registers|Mux49~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux49~6_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111101011111010111100100111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \registers|ALT_INV_Mux49~6_combout\,
	datae => \registers|ALT_INV_Mux49~10_combout\,
	dataf => \registers|ALT_INV_Mux49~4_combout\,
	combout => \ALUbaseInput[14]~30_combout\);

-- Location: LABCELL_X24_Y14_N9
\mainALU|Mux127~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~41_combout\ = ( \ALUbaseInput[14]~30_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[14]~30_combout\,
	combout => \mainALU|Mux127~41_combout\);

-- Location: LABCELL_X20_Y14_N42
\mainALU|Mux64~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~26_combout\ = ( \mainALU|Mux127~41_combout\ & ( (!\registers|Mux29~8_combout\ & (((\mainALU|Mux64~25_combout\)))) # (\registers|Mux29~8_combout\ & (((\registers|Mux28~8_combout\)) # (\mainALU|Mux127~69_combout\))) ) ) # ( 
-- !\mainALU|Mux127~41_combout\ & ( (!\registers|Mux29~8_combout\ & (((\mainALU|Mux64~25_combout\)))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~69_combout\ & ((!\registers|Mux28~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100001010000110110000101000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~69_combout\,
	datac => \mainALU|ALT_INV_Mux64~25_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~41_combout\,
	combout => \mainALU|Mux64~26_combout\);

-- Location: LABCELL_X20_Y14_N30
\mainALU|Mux66~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux66~0_combout\ = ( \mainALU|Mux64~29_combout\ & ( \mainALU|Mux64~26_combout\ & ( ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~33_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~31_combout\)))) # (\registers|Mux30~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~29_combout\ & ( \mainALU|Mux64~26_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~33_combout\ & ((!\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\) # 
-- (\mainALU|Mux64~31_combout\)))) ) ) ) # ( \mainALU|Mux64~29_combout\ & ( !\mainALU|Mux64~26_combout\ & ( (!\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~33_combout\))) # (\registers|Mux31~8_combout\ & 
-- (((\mainALU|Mux64~31_combout\ & !\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~29_combout\ & ( !\mainALU|Mux64~26_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~33_combout\)) # 
-- (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~33_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~31_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~29_combout\,
	dataf => \mainALU|ALT_INV_Mux64~26_combout\,
	combout => \mainALU|Mux66~0_combout\);

-- Location: LABCELL_X19_Y13_N15
\mainALU|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux31~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & !\instructions|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \mainALU|Mux31~0_combout\);

-- Location: LABCELL_X21_Y13_N24
\mainALU|Mux63~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~74_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( (\mainALU|Mux31~0_combout\ & \ALUbaseInput[31]~17_combout\) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( (\mainALU|Mux31~0_combout\ & 
-- \ALUbaseInput[29]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux31~0_combout\,
	datac => \ALT_INV_ALUbaseInput[29]~9_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \mainALU|Mux63~74_combout\);

-- Location: LABCELL_X25_Y17_N6
\mainALU|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux31~2_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( !\instructions|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \mainALU|Mux31~2_combout\);

-- Location: LABCELL_X16_Y16_N27
\ALUbaseInput[30]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[30]~32_combout\ = ( \registers|Mux33~10_combout\ & ( \registers|Mux33~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux33~10_combout\ & ( \registers|Mux33~6_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux33~10_combout\ & ( !\registers|Mux33~6_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux33~10_combout\ & ( 
-- !\registers|Mux33~6_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\controller|ALUsrc~0_combout\ & \registers|Mux33~4_combout\))) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux33~4_combout\,
	datad => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datae => \registers|ALT_INV_Mux33~10_combout\,
	dataf => \registers|ALT_INV_Mux33~6_combout\,
	combout => \ALUbaseInput[30]~32_combout\);

-- Location: LABCELL_X20_Y13_N39
\mainALU|Mux63~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~69_combout\ = ( \ALUbaseInput[30]~32_combout\ & ( \mainALU|Mux31~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mainALU|ALT_INV_Mux31~2_combout\,
	dataf => \ALT_INV_ALUbaseInput[30]~32_combout\,
	combout => \mainALU|Mux63~69_combout\);

-- Location: LABCELL_X21_Y13_N21
\mainALU|Mux130~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux130~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux63~69_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux63~74_combout\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux63~69_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux63~74_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( !\mainALU|Mux63~69_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux63~74_combout\) 
-- ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( !\mainALU|Mux63~69_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux63~74_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001000100111011100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux63~74_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \mainALU|ALT_INV_Mux63~69_combout\,
	combout => \mainALU|Mux130~1_combout\);

-- Location: LABCELL_X24_Y13_N24
\mainALU|Mux130~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux130~10_combout\ = ( !\registers|Mux30~8_combout\ & ( (!\registers|Mux27~8_combout\ & (!\registers|Mux28~8_combout\ & ((!\registers|Mux31~8_combout\ & (\ALUbaseInput[29]~9_combout\)) # (\registers|Mux31~8_combout\ & 
-- ((\ALUbaseInput[30]~32_combout\)))))) ) ) # ( \registers|Mux30~8_combout\ & ( (!\registers|Mux27~8_combout\ & (!\registers|Mux31~8_combout\ & (\ALUbaseInput[31]~17_combout\ & ((!\registers|Mux28~8_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000101010000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datad => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	datag => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux130~10_combout\);

-- Location: LABCELL_X19_Y15_N54
\mainALU|Mux0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~26_combout\ = ( \ALUbaseInput[11]~11_combout\ & ( \ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[27]~13_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((\ALUbaseInput[3]~10_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[11]~11_combout\ & ( \ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[27]~13_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((\ALUbaseInput[3]~10_combout\)))) ) ) ) # ( \ALUbaseInput[11]~11_combout\ & ( !\ALUbaseInput[19]~12_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[27]~13_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[3]~10_combout\))) ) ) ) # ( !\ALUbaseInput[11]~11_combout\ & ( !\ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[27]~13_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ALUbaseInput[3]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datad => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datae => \ALT_INV_ALUbaseInput[11]~11_combout\,
	dataf => \ALT_INV_ALUbaseInput[19]~12_combout\,
	combout => \mainALU|Mux0~26_combout\);

-- Location: MLABCELL_X23_Y15_N33
\mainALU|Mux0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~27_combout\ = ( \ALUbaseInput[15]~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[23]~16_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[7]~14_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((!\instructions|altsyncram_component|auto_generated|q_a\(10))))) ) ) # ( 
-- !\ALUbaseInput[15]~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[23]~16_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) 
-- & ((\ALUbaseInput[7]~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001110000011111000111000001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[7]~14_combout\,
	dataf => \ALT_INV_ALUbaseInput[15]~15_combout\,
	combout => \mainALU|Mux0~27_combout\);

-- Location: LABCELL_X19_Y15_N27
\mainALU|Mux0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~28_combout\ = ( \mainALU|Mux0~27_combout\ & ( (\mainALU|Mux0~26_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\mainALU|Mux0~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- \mainALU|Mux0~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux0~26_combout\,
	dataf => \mainALU|ALT_INV_Mux0~27_combout\,
	combout => \mainALU|Mux0~28_combout\);

-- Location: LABCELL_X19_Y15_N0
\mainALU|Mux0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~31_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # 
-- ((\ALUbaseInput[13]~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[21]~8_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( 
-- \ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[13]~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\ALUbaseInput[21]~8_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( \ALUbaseInput[29]~9_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((\ALUbaseInput[13]~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ALUbaseInput[21]~8_combout\)))) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ALUbaseInput[13]~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[21]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datad => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datae => \ALT_INV_ALUbaseInput[29]~9_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux0~31_combout\);

-- Location: LABCELL_X20_Y13_N18
\ALUbaseInput[9]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[9]~35_combout\ = ( \registers|Mux54~9_combout\ & ( \registers|Mux54~4_combout\ & ( !\controller|ALUsrc~0_combout\ ) ) ) # ( !\registers|Mux54~9_combout\ & ( \registers|Mux54~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux54~5_combout\))) ) ) ) # ( \registers|Mux54~9_combout\ & ( !\registers|Mux54~4_combout\ & ( !\controller|ALUsrc~0_combout\ ) ) ) # ( !\registers|Mux54~9_combout\ & ( 
-- !\registers|Mux54~4_combout\ & ( (\registers|Mux54~5_combout\ & !\controller|ALUsrc~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000111111110000000000111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux54~5_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \controller|ALT_INV_ALUsrc~0_combout\,
	datae => \registers|ALT_INV_Mux54~9_combout\,
	dataf => \registers|ALT_INV_Mux54~4_combout\,
	combout => \ALUbaseInput[9]~35_combout\);

-- Location: LABCELL_X19_Y15_N48
\mainALU|Mux0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~22_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # 
-- ((\ALUbaseInput[9]~35_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[17]~4_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( 
-- \ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((\ALUbaseInput[9]~35_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) 
-- & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[17]~4_combout\)))) ) ) ) # ( \ALUbaseInput[1]~1_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[9]~35_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[17]~4_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[9]~35_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[17]~4_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[9]~35_combout\,
	datad => \ALT_INV_ALUbaseInput[17]~4_combout\,
	datae => \ALT_INV_ALUbaseInput[1]~1_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux0~22_combout\);

-- Location: LABCELL_X19_Y15_N24
\mainALU|Mux0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~32_combout\ = ( \mainALU|Mux0~22_combout\ & ( (\mainALU|Mux0~31_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\mainALU|Mux0~22_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- \mainALU|Mux0~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux0~31_combout\,
	dataf => \mainALU|ALT_INV_Mux0~22_combout\,
	combout => \mainALU|Mux0~32_combout\);

-- Location: LABCELL_X19_Y15_N18
\mainALU|Mux63~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~67_combout\ = ( \ALUbaseInput[22]~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10)) # (\ALUbaseInput[6]~29_combout\) ) ) # ( !\ALUbaseInput[22]~31_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[6]~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[6]~29_combout\,
	dataf => \ALT_INV_ALUbaseInput[22]~31_combout\,
	combout => \mainALU|Mux63~67_combout\);

-- Location: LABCELL_X19_Y15_N42
\ALUbaseInput[10]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[10]~36_combout\ = ( \registers|Mux53~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\controller|ALUsrc~0_combout\ & (!\registers|Mux53~5_combout\ & !\registers|Mux53~9_combout\))) ) ) # ( 
-- !\registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (!\registers|Mux53~5_combout\ & !\registers|Mux53~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux53~5_combout\,
	datad => \registers|ALT_INV_Mux53~9_combout\,
	dataf => \registers|ALT_INV_Mux53~4_combout\,
	combout => \ALUbaseInput[10]~36_combout\);

-- Location: LABCELL_X19_Y15_N12
\mainALU|Mux0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~24_combout\ = ( \ALUbaseInput[2]~25_combout\ & ( \ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # 
-- (!\ALUbaseInput[10]~36_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\instructions|altsyncram_component|auto_generated|q_a\(10))) # (\ALUbaseInput[18]~27_combout\))) ) ) ) # ( !\ALUbaseInput[2]~25_combout\ & ( 
-- \ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # (!\ALUbaseInput[10]~36_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[18]~27_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( \ALUbaseInput[2]~25_combout\ & ( !\ALUbaseInput[26]~28_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\instructions|altsyncram_component|auto_generated|q_a\(10) & !\ALUbaseInput[10]~36_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(10))) # (\ALUbaseInput[18]~27_combout\))) ) ) ) # ( !\ALUbaseInput[2]~25_combout\ & ( !\ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(10) & !\ALUbaseInput[10]~36_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[18]~27_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000010000000111110001010110111010101100001011111110110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[10]~36_combout\,
	datae => \ALT_INV_ALUbaseInput[2]~25_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux0~24_combout\);

-- Location: MLABCELL_X28_Y15_N24
\mainALU|Mux63~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~43_combout\ = ( \ALUbaseInput[14]~30_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[14]~30_combout\,
	combout => \mainALU|Mux63~43_combout\);

-- Location: LABCELL_X19_Y15_N21
\mainALU|Mux0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~25_combout\ = ( \mainALU|Mux63~43_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux0~24_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\mainALU|Mux63~67_combout\))) ) ) # ( !\mainALU|Mux63~43_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux0~24_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~67_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100001100000111010000110000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~67_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux0~24_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \mainALU|ALT_INV_Mux63~43_combout\,
	combout => \mainALU|Mux0~25_combout\);

-- Location: LABCELL_X19_Y15_N30
\mainALU|Mux0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~29_combout\ = ( \ALUbaseInput[20]~23_combout\ & ( \ALUbaseInput[12]~22_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[28]~24_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((\ALUbaseInput[4]~21_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[20]~23_combout\ & ( \ALUbaseInput[12]~22_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[28]~24_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[4]~21_combout\))) ) ) ) # ( \ALUbaseInput[20]~23_combout\ & ( !\ALUbaseInput[12]~22_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[28]~24_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((\ALUbaseInput[4]~21_combout\)))) ) ) ) # ( !\ALUbaseInput[20]~23_combout\ & ( !\ALUbaseInput[12]~22_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[28]~24_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ALUbaseInput[4]~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datad => \ALT_INV_ALUbaseInput[28]~24_combout\,
	datae => \ALT_INV_ALUbaseInput[20]~23_combout\,
	dataf => \ALT_INV_ALUbaseInput[12]~22_combout\,
	combout => \mainALU|Mux0~29_combout\);

-- Location: MLABCELL_X23_Y18_N24
\mainALU|Mux0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~20_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[24]~20_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9))))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\ALUbaseInput[0]~0_combout\))) ) ) ) # ( 
-- !\ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[24]~20_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\ALUbaseInput[0]~0_combout\))) ) ) ) # ( \ALUbaseInput[16]~19_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[24]~20_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9))))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[0]~0_combout\ 
-- & (\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[24]~20_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[0]~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(9)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datae => \ALT_INV_ALUbaseInput[16]~19_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux0~20_combout\);

-- Location: LABCELL_X19_Y15_N45
\mainALU|Mux0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~30_combout\ = ( \mainALU|Mux0~20_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux0~29_combout\) ) ) # ( !\mainALU|Mux0~20_combout\ & ( (\mainALU|Mux0~29_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mainALU|ALT_INV_Mux0~29_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \mainALU|ALT_INV_Mux0~20_combout\,
	combout => \mainALU|Mux0~30_combout\);

-- Location: LABCELL_X20_Y15_N48
\mainALU|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux2~0_combout\ = ( \mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~30_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~32_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux0~28_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~30_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~32_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(6)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~28_combout\))) ) ) ) # ( \mainALU|Mux0~25_combout\ 
-- & ( !\mainALU|Mux0~30_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~32_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\mainALU|Mux0~28_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~30_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~32_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~28_combout\,
	datad => \mainALU|ALT_INV_Mux0~32_combout\,
	datae => \mainALU|ALT_INV_Mux0~25_combout\,
	dataf => \mainALU|ALT_INV_Mux0~30_combout\,
	combout => \mainALU|Mux2~0_combout\);

-- Location: LABCELL_X21_Y15_N54
\mainALU|Mux130~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux130~6_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux2~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((((\mainALU|Mux130~1_combout\))))) ) ) # ( 
-- \controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux66~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux29~8_combout\ & (((\mainALU|Mux130~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000010100000101000001010010111110100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux66~0_combout\,
	datad => \mainALU|ALT_INV_Mux130~1_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \mainALU|ALT_INV_Mux130~10_combout\,
	datag => \mainALU|ALT_INV_Mux2~0_combout\,
	combout => \mainALU|Mux130~6_combout\);

-- Location: LABCELL_X21_Y15_N42
\mainALU|Mux130~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux130~0_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( \controller|ALUControl[2]~7_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (\ALUbaseInput[13]~7_combout\ & \controller|ALUControl[3]~3_combout\)) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ 
-- & ( \controller|ALUControl[2]~7_combout\ & ( (\controller|ALUControl[3]~3_combout\ & ((!\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux2~10_combout\))) # (\controller|ALUControl[0]~1_combout\ & (\ALUbaseInput[13]~7_combout\)))) ) ) ) # ( 
-- \ALUbaseInput[29]~9_combout\ & ( !\controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & ((\registers|Mux2~10_combout\) # (\controller|ALUControl[0]~1_combout\))) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( 
-- !\controller|ALUControl[2]~7_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (\registers|Mux2~10_combout\ & !\controller|ALUControl[3]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000010111110000000000000000101100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datac => \registers|ALT_INV_Mux2~10_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datae => \ALT_INV_ALUbaseInput[29]~9_combout\,
	dataf => \controller|ALT_INV_ALUControl[2]~7_combout\,
	combout => \mainALU|Mux130~0_combout\);

-- Location: LABCELL_X21_Y16_N45
\mainALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~57_sumout\ = SUM(( \registers|Mux17~8_combout\ ) + ( !\ALUbaseInput[14]~30_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~54\ ))
-- \mainALU|Add0~58\ = CARRY(( \registers|Mux17~8_combout\ ) + ( !\ALUbaseInput[14]~30_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datad => \registers|ALT_INV_Mux17~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~54\,
	sumout => \mainALU|Add0~57_sumout\,
	cout => \mainALU|Add0~58\);

-- Location: LABCELL_X21_Y16_N48
\mainALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~61_sumout\ = SUM(( \registers|Mux16~10_combout\ ) + ( !\ALUbaseInput[15]~15_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~58\ ))
-- \mainALU|Add0~62\ = CARRY(( \registers|Mux16~10_combout\ ) + ( !\ALUbaseInput[15]~15_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110000100011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux1~1_combout\,
	datad => \registers|ALT_INV_Mux16~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[15]~15_combout\,
	cin => \mainALU|Add0~58\,
	sumout => \mainALU|Add0~61_sumout\,
	cout => \mainALU|Add0~62\);

-- Location: LABCELL_X21_Y16_N51
\mainALU|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~65_sumout\ = SUM(( \registers|Mux15~10_combout\ ) + ( !\ALUbaseInput[16]~19_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~62\ ))
-- \mainALU|Add0~66\ = CARRY(( \registers|Mux15~10_combout\ ) + ( !\ALUbaseInput[16]~19_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110000100011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux1~1_combout\,
	datad => \registers|ALT_INV_Mux15~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[16]~19_combout\,
	cin => \mainALU|Add0~62\,
	sumout => \mainALU|Add0~65_sumout\,
	cout => \mainALU|Add0~66\);

-- Location: LABCELL_X21_Y16_N54
\mainALU|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~69_sumout\ = SUM(( !\ALUbaseInput[17]~4_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \registers|Mux14~10_combout\ ) + ( 
-- \mainALU|Add0~66\ ))
-- \mainALU|Add0~70\ = CARRY(( !\ALUbaseInput[17]~4_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \registers|Mux14~10_combout\ ) + ( 
-- \mainALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011110111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux1~1_combout\,
	datad => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \registers|ALT_INV_Mux14~10_combout\,
	cin => \mainALU|Add0~66\,
	sumout => \mainALU|Add0~69_sumout\,
	cout => \mainALU|Add0~70\);

-- Location: LABCELL_X21_Y16_N57
\mainALU|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~73_sumout\ = SUM(( !\ALUbaseInput[18]~27_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \registers|Mux13~10_combout\ ) + ( 
-- \mainALU|Add0~70\ ))
-- \mainALU|Add0~74\ = CARRY(( !\ALUbaseInput[18]~27_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \registers|Mux13~10_combout\ ) + ( 
-- \mainALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011110111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux1~1_combout\,
	datad => \ALT_INV_ALUbaseInput[18]~27_combout\,
	dataf => \registers|ALT_INV_Mux13~10_combout\,
	cin => \mainALU|Add0~70\,
	sumout => \mainALU|Add0~73_sumout\,
	cout => \mainALU|Add0~74\);

-- Location: LABCELL_X21_Y15_N0
\mainALU|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~77_sumout\ = SUM(( !\ALUbaseInput[19]~12_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux12~10_combout\ ) + ( 
-- \mainALU|Add0~74\ ))
-- \mainALU|Add0~78\ = CARRY(( !\ALUbaseInput[19]~12_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux12~10_combout\ ) + ( 
-- \mainALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \ALT_INV_ALUbaseInput[19]~12_combout\,
	dataf => \registers|ALT_INV_Mux12~10_combout\,
	cin => \mainALU|Add0~74\,
	sumout => \mainALU|Add0~77_sumout\,
	cout => \mainALU|Add0~78\);

-- Location: LABCELL_X21_Y15_N3
\mainALU|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~81_sumout\ = SUM(( \registers|Mux11~10_combout\ ) + ( !\ALUbaseInput[20]~23_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( 
-- \mainALU|Add0~78\ ))
-- \mainALU|Add0~82\ = CARRY(( \registers|Mux11~10_combout\ ) + ( !\ALUbaseInput[20]~23_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( 
-- \mainALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001000001101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \registers|ALT_INV_Mux11~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[20]~23_combout\,
	cin => \mainALU|Add0~78\,
	sumout => \mainALU|Add0~81_sumout\,
	cout => \mainALU|Add0~82\);

-- Location: LABCELL_X21_Y15_N6
\mainALU|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~85_sumout\ = SUM(( !\ALUbaseInput[21]~8_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux10~10_combout\ ) + ( 
-- \mainALU|Add0~82\ ))
-- \mainALU|Add0~86\ = CARRY(( !\ALUbaseInput[21]~8_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux10~10_combout\ ) + ( 
-- \mainALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \ALT_INV_ALUbaseInput[21]~8_combout\,
	dataf => \registers|ALT_INV_Mux10~10_combout\,
	cin => \mainALU|Add0~82\,
	sumout => \mainALU|Add0~85_sumout\,
	cout => \mainALU|Add0~86\);

-- Location: LABCELL_X21_Y15_N9
\mainALU|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~89_sumout\ = SUM(( \registers|Mux9~10_combout\ ) + ( !\ALUbaseInput[22]~31_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( 
-- \mainALU|Add0~86\ ))
-- \mainALU|Add0~90\ = CARRY(( \registers|Mux9~10_combout\ ) + ( !\ALUbaseInput[22]~31_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( 
-- \mainALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001000001101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \registers|ALT_INV_Mux9~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[22]~31_combout\,
	cin => \mainALU|Add0~86\,
	sumout => \mainALU|Add0~89_sumout\,
	cout => \mainALU|Add0~90\);

-- Location: LABCELL_X21_Y15_N12
\mainALU|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~93_sumout\ = SUM(( \registers|Mux8~10_combout\ ) + ( !\ALUbaseInput[23]~16_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( 
-- \mainALU|Add0~90\ ))
-- \mainALU|Add0~94\ = CARRY(( \registers|Mux8~10_combout\ ) + ( !\ALUbaseInput[23]~16_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( 
-- \mainALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001000001101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \registers|ALT_INV_Mux8~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[23]~16_combout\,
	cin => \mainALU|Add0~90\,
	sumout => \mainALU|Add0~93_sumout\,
	cout => \mainALU|Add0~94\);

-- Location: LABCELL_X21_Y15_N15
\mainALU|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~97_sumout\ = SUM(( !\ALUbaseInput[24]~20_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux7~10_combout\ ) + ( 
-- \mainALU|Add0~94\ ))
-- \mainALU|Add0~98\ = CARRY(( !\ALUbaseInput[24]~20_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux7~10_combout\ ) + ( 
-- \mainALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \ALT_INV_ALUbaseInput[24]~20_combout\,
	dataf => \registers|ALT_INV_Mux7~10_combout\,
	cin => \mainALU|Add0~94\,
	sumout => \mainALU|Add0~97_sumout\,
	cout => \mainALU|Add0~98\);

-- Location: LABCELL_X21_Y15_N18
\mainALU|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~101_sumout\ = SUM(( \registers|Mux6~10_combout\ ) + ( !\ALUbaseInput[25]~5_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~98\ ))
-- \mainALU|Add0~102\ = CARRY(( \registers|Mux6~10_combout\ ) + ( !\ALUbaseInput[25]~5_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011000101001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \registers|ALT_INV_Mux6~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	cin => \mainALU|Add0~98\,
	sumout => \mainALU|Add0~101_sumout\,
	cout => \mainALU|Add0~102\);

-- Location: LABCELL_X21_Y15_N21
\mainALU|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~105_sumout\ = SUM(( \registers|Mux5~10_combout\ ) + ( !\ALUbaseInput[26]~28_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~102\ ))
-- \mainALU|Add0~106\ = CARRY(( \registers|Mux5~10_combout\ ) + ( !\ALUbaseInput[26]~28_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011000101001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \registers|ALT_INV_Mux5~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	cin => \mainALU|Add0~102\,
	sumout => \mainALU|Add0~105_sumout\,
	cout => \mainALU|Add0~106\);

-- Location: LABCELL_X21_Y15_N24
\mainALU|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~109_sumout\ = SUM(( \registers|Mux4~10_combout\ ) + ( !\ALUbaseInput[27]~13_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~106\ ))
-- \mainALU|Add0~110\ = CARRY(( \registers|Mux4~10_combout\ ) + ( !\ALUbaseInput[27]~13_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011000101001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \registers|ALT_INV_Mux4~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[27]~13_combout\,
	cin => \mainALU|Add0~106\,
	sumout => \mainALU|Add0~109_sumout\,
	cout => \mainALU|Add0~110\);

-- Location: LABCELL_X21_Y15_N27
\mainALU|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~113_sumout\ = SUM(( !\ALUbaseInput[28]~24_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \registers|Mux3~10_combout\ ) + ( 
-- \mainALU|Add0~110\ ))
-- \mainALU|Add0~114\ = CARRY(( !\ALUbaseInput[28]~24_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \registers|Mux3~10_combout\ ) + ( 
-- \mainALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101001110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_ALUbaseInput[28]~24_combout\,
	dataf => \registers|ALT_INV_Mux3~10_combout\,
	cin => \mainALU|Add0~110\,
	sumout => \mainALU|Add0~113_sumout\,
	cout => \mainALU|Add0~114\);

-- Location: LABCELL_X21_Y15_N30
\mainALU|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~117_sumout\ = SUM(( !\ALUbaseInput[29]~9_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux2~10_combout\ ) + ( 
-- \mainALU|Add0~114\ ))
-- \mainALU|Add0~118\ = CARRY(( !\ALUbaseInput[29]~9_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux2~10_combout\ ) + ( 
-- \mainALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \ALT_INV_ALUbaseInput[29]~9_combout\,
	dataf => \registers|ALT_INV_Mux2~10_combout\,
	cin => \mainALU|Add0~114\,
	sumout => \mainALU|Add0~117_sumout\,
	cout => \mainALU|Add0~118\);

-- Location: LABCELL_X21_Y15_N48
\mainALU|Mux130~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux130~2_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( ((!\controller|ALUControl[1]~6_combout\ & (((\mainALU|Mux130~0_combout\)))) # (\controller|ALUControl[1]~6_combout\ & (!\controller|ALUControl[0]~1_combout\ & 
-- ((\mainALU|Add0~117_sumout\))))) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (((!\controller|ALUControl[1]~6_combout\ & (\mainALU|Mux130~0_combout\))) # (\mainALU|Mux130~6_combout\))) # 
-- (\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[1]~6_combout\ & (((\mainALU|Mux130~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011001100000010101100111000110000111111000000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \mainALU|ALT_INV_Mux130~6_combout\,
	datad => \mainALU|ALT_INV_Mux130~0_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \mainALU|ALT_INV_Add0~117_sumout\,
	datag => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux130~2_combout\);

-- Location: LABCELL_X16_Y13_N51
\writeData[29]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[29]~22_combout\ = ( \mainALU|Mux130~2_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\) # ((\memory|altsyncram_component|auto_generated|q_a\(29))))) # (\controller|Jal~0_combout\ & (((\Add1~109_sumout\)))) ) ) # ( 
-- !\mainALU|Mux130~2_combout\ & ( (!\controller|Jal~0_combout\ & (\controller|Equal10~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(29)))) # (\controller|Jal~0_combout\ & (((\Add1~109_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \ALT_INV_Add1~109_sumout\,
	dataf => \mainALU|ALT_INV_Mux130~2_combout\,
	combout => \writeData[29]~22_combout\);

-- Location: FF_X16_Y14_N2
\registers|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[29]~22_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][29]~q\);

-- Location: LABCELL_X16_Y14_N45
\registers|Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[3][29]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[0][29]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[1][29]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[2][29]~q\ & ( (\registers|registers[3][29]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[2][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[0][29]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[1][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][29]~q\,
	datab => \registers|ALT_INV_registers[3][29]~q\,
	datac => \registers|ALT_INV_registers[1][29]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[2][29]~q\,
	combout => \registers|Mux34~9_combout\);

-- Location: MLABCELL_X13_Y14_N36
\registers|Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~8_combout\ = ( \registers|registers[6][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[7][29]~q\) ) ) ) # ( 
-- !\registers|registers[6][29]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[7][29]~q\) ) ) ) # ( \registers|registers[6][29]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[4][29]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[5][29]~q\))) ) ) ) # ( !\registers|registers[6][29]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[4][29]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[5][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][29]~q\,
	datab => \registers|ALT_INV_registers[5][29]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[7][29]~q\,
	datae => \registers|ALT_INV_registers[6][29]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux34~8_combout\);

-- Location: MLABCELL_X18_Y15_N57
\registers|Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~7_combout\ = ( \registers|registers[15][29]~q\ & ( \registers|registers[13][29]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[12][29]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[14][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|registers[15][29]~q\ & ( \registers|registers[13][29]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|registers[12][29]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[14][29]~q\))) ) ) ) # ( \registers|registers[15][29]~q\ & ( !\registers|registers[13][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[12][29]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|registers[14][29]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\registers|registers[15][29]~q\ & ( !\registers|registers[13][29]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[12][29]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[14][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_registers[14][29]~q\,
	datad => \registers|ALT_INV_registers[12][29]~q\,
	datae => \registers|ALT_INV_registers[15][29]~q\,
	dataf => \registers|ALT_INV_registers[13][29]~q\,
	combout => \registers|Mux34~7_combout\);

-- Location: MLABCELL_X18_Y15_N42
\registers|Mux34~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~10_combout\ = ( \registers|Mux34~8_combout\ & ( \registers|Mux34~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux34~9_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux34~8_combout\ & ( \registers|Mux34~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux34~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \registers|Mux34~8_combout\ & ( !\registers|Mux34~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux34~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux34~8_combout\ & ( !\registers|Mux34~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux34~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000001000001010000000010000100100000011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux34~9_combout\,
	datae => \registers|ALT_INV_Mux34~8_combout\,
	dataf => \registers|ALT_INV_Mux34~7_combout\,
	combout => \registers|Mux34~10_combout\);

-- Location: LABCELL_X12_Y15_N51
\registers|Mux34~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux34~11_combout\ = ( \registers|Mux34~6_combout\ ) # ( !\registers|Mux34~6_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux34~4_combout\)) # (\registers|Mux34~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux34~10_combout\,
	datad => \registers|ALT_INV_Mux34~4_combout\,
	dataf => \registers|ALT_INV_Mux34~6_combout\,
	combout => \registers|Mux34~11_combout\);

-- Location: LABCELL_X21_Y15_N33
\mainALU|Add0~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~122_sumout\ = SUM(( !\ALUbaseInput[30]~32_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux1~10_combout\ ) + ( 
-- \mainALU|Add0~118\ ))
-- \mainALU|Add0~123\ = CARRY(( !\ALUbaseInput[30]~32_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux1~10_combout\ ) + ( 
-- \mainALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \ALT_INV_ALUbaseInput[30]~32_combout\,
	dataf => \registers|ALT_INV_Mux1~10_combout\,
	cin => \mainALU|Add0~118\,
	sumout => \mainALU|Add0~122_sumout\,
	cout => \mainALU|Add0~123\);

-- Location: LABCELL_X20_Y15_N54
\mainALU|Mux129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux129~0_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[3]~3_combout\) # ((!\controller|ALUControl[0]~1_combout\ & (((!\registers|Mux1~10_combout\ & !\ALUbaseInput[30]~32_combout\)))) # 
-- (\controller|ALUControl[0]~1_combout\ & (\ALUbaseInput[14]~30_combout\))) ) ) # ( \controller|ALUControl[1]~6_combout\ & ( ((((!\controller|ALUControl[0]~1_combout\ & \mainALU|Add0~122_sumout\)) # (\controller|ALUControl[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111111000010100000101010110001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datac => \mainALU|ALT_INV_Add0~122_sumout\,
	datad => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datag => \registers|ALT_INV_Mux1~10_combout\,
	combout => \mainALU|Mux129~0_combout\);

-- Location: LABCELL_X29_Y17_N24
\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( \Add1~113_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( \Add1~113_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add1~113_sumout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

-- Location: LABCELL_X24_Y17_N6
\pcAddr[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[30]~33_combout\ = ( \branch~1_combout\ & ( \Add0~113_sumout\ & ( (!\controller|Jr~1_combout\ & (\Add1~113_sumout\)) # (\controller|Jr~1_combout\ & ((\registers|Mux1~10_combout\))) ) ) ) # ( !\branch~1_combout\ & ( \Add0~113_sumout\ & ( 
-- (!\controller|Jr~1_combout\ & (((!\isJump~0_combout\)) # (\Add1~113_sumout\))) # (\controller|Jr~1_combout\ & (((\registers|Mux1~10_combout\)))) ) ) ) # ( \branch~1_combout\ & ( !\Add0~113_sumout\ & ( (!\controller|Jr~1_combout\ & (\Add1~113_sumout\)) # 
-- (\controller|Jr~1_combout\ & ((\registers|Mux1~10_combout\))) ) ) ) # ( !\branch~1_combout\ & ( !\Add0~113_sumout\ & ( (!\controller|Jr~1_combout\ & (\Add1~113_sumout\ & (\isJump~0_combout\))) # (\controller|Jr~1_combout\ & 
-- (((\registers|Mux1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111010100000101111111010000110111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~113_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \controller|ALT_INV_Jr~1_combout\,
	datad => \registers|ALT_INV_Mux1~10_combout\,
	datae => \ALT_INV_branch~1_combout\,
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \pcAddr[30]~33_combout\);

-- Location: FF_X24_Y17_N8
\program_counter|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[30]~33_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(30));

-- Location: LABCELL_X31_Y17_N24
\Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~113_sumout\ = SUM(( \program_counter|q\(30) ) + ( GND ) + ( \Add1~110\ ))
-- \Add1~114\ = CARRY(( \program_counter|q\(30) ) + ( GND ) + ( \Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(30),
	cin => \Add1~110\,
	sumout => \Add1~113_sumout\,
	cout => \Add1~114\);

-- Location: LABCELL_X16_Y17_N42
\writeData[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[30]~24_combout\ = ( !\controller|ALUControl[2]~7_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\ & (((\mainALU|Mux129~4_combout\)))) # (\controller|Equal10~0_combout\ & 
-- (\memory|altsyncram_component|auto_generated|q_a\(30))))) # (\controller|Jal~0_combout\ & ((((\Add1~113_sumout\))))) ) ) # ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\ & 
-- (((\mainALU|Mux129~0_combout\)))) # (\controller|Equal10~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(30))))) # (\controller|Jal~0_combout\ & ((((\Add1~113_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \mainALU|ALT_INV_Mux129~0_combout\,
	datad => \ALT_INV_Add1~113_sumout\,
	datae => \controller|ALT_INV_ALUControl[2]~7_combout\,
	dataf => \controller|ALT_INV_Jal~0_combout\,
	datag => \mainALU|ALT_INV_Mux129~4_combout\,
	combout => \writeData[30]~24_combout\);

-- Location: FF_X16_Y17_N2
\registers|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[30]~24_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][30]~q\);

-- Location: LABCELL_X16_Y17_N3
\registers|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[4][30]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[6][30]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[7][30]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[4][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[5][30]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[4][30]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[6][30]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[7][30]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[4][30]~q\ & ( (\registers|registers[5][30]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][30]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[6][30]~q\,
	datad => \registers|ALT_INV_registers[7][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_registers[4][30]~q\,
	combout => \registers|Mux1~8_combout\);

-- Location: LABCELL_X7_Y17_N12
\registers|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][30]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][30]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][30]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][30]~q\,
	datab => \registers|ALT_INV_registers[8][30]~q\,
	datac => \registers|ALT_INV_registers[11][30]~q\,
	datad => \registers|ALT_INV_registers[9][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux1~5_combout\);

-- Location: LABCELL_X21_Y20_N51
\registers|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~6_combout\ = ( \registers|registers[2][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[3][30]~q\) ) ) ) # ( 
-- !\registers|registers[2][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[3][30]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \registers|registers[2][30]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[0][30]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|registers[1][30]~q\)) ) ) ) # ( !\registers|registers[2][30]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[0][30]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[1][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][30]~q\,
	datab => \registers|ALT_INV_registers[0][30]~q\,
	datac => \registers|ALT_INV_registers[3][30]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \registers|ALT_INV_registers[2][30]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux1~6_combout\);

-- Location: LABCELL_X12_Y19_N51
\registers|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][30]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][30]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][30]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][30]~q\,
	datab => \registers|ALT_INV_registers[15][30]~q\,
	datac => \registers|ALT_INV_registers[12][30]~q\,
	datad => \registers|ALT_INV_registers[13][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux1~7_combout\);

-- Location: LABCELL_X16_Y17_N54
\registers|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~9_combout\ = ( \registers|Mux1~6_combout\ & ( \registers|Mux1~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux1~8_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux1~5_combout\)))) ) ) ) # ( !\registers|Mux1~6_combout\ & ( \registers|Mux1~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux1~8_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(23))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|Mux1~5_combout\)))) ) ) ) # ( \registers|Mux1~6_combout\ & ( !\registers|Mux1~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(23))) # (\registers|Mux1~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux1~5_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( !\registers|Mux1~6_combout\ & ( !\registers|Mux1~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux1~8_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(23))))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux1~5_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux1~8_combout\,
	datab => \registers|ALT_INV_Mux1~5_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \registers|ALT_INV_Mux1~6_combout\,
	dataf => \registers|ALT_INV_Mux1~7_combout\,
	combout => \registers|Mux1~9_combout\);

-- Location: MLABCELL_X13_Y17_N6
\registers|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~3_combout\ = ( \registers|registers[27][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[31][30]~q\) ) ) ) # ( 
-- !\registers|registers[27][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[31][30]~q\) ) ) ) # ( \registers|registers[27][30]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[19][30]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[23][30]~q\)) ) ) ) # ( !\registers|registers[27][30]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[19][30]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[23][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][30]~q\,
	datab => \registers|ALT_INV_registers[19][30]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[31][30]~q\,
	datae => \registers|ALT_INV_registers[27][30]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux1~3_combout\);

-- Location: LABCELL_X14_Y19_N57
\registers|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][30]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][30]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][30]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][30]~q\,
	datab => \registers|ALT_INV_registers[17][30]~q\,
	datac => \registers|ALT_INV_registers[29][30]~q\,
	datad => \registers|ALT_INV_registers[21][30]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux1~1_combout\);

-- Location: LABCELL_X12_Y17_N15
\registers|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~0_combout\ = ( \registers|registers[24][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[28][30]~q\) ) ) ) # ( 
-- !\registers|registers[24][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[28][30]~q\) ) ) ) # ( \registers|registers[24][30]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[16][30]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[20][30]~q\)) ) ) ) # ( !\registers|registers[24][30]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[16][30]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[20][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_registers[20][30]~q\,
	datac => \registers|ALT_INV_registers[28][30]~q\,
	datad => \registers|ALT_INV_registers[16][30]~q\,
	datae => \registers|ALT_INV_registers[24][30]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux1~0_combout\);

-- Location: LABCELL_X6_Y17_N18
\registers|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~2_combout\ = ( \registers|registers[26][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[30][30]~q\) ) ) ) # ( 
-- !\registers|registers[26][30]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[30][30]~q\) ) ) ) # ( \registers|registers[26][30]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[18][30]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|registers[22][30]~q\))) ) ) ) # ( !\registers|registers[26][30]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[18][30]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[22][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_registers[30][30]~q\,
	datac => \registers|ALT_INV_registers[18][30]~q\,
	datad => \registers|ALT_INV_registers[22][30]~q\,
	datae => \registers|ALT_INV_registers[26][30]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux1~2_combout\);

-- Location: LABCELL_X16_Y17_N48
\registers|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|Mux1~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|Mux1~3_combout\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|Mux1~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux1~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|Mux1~1_combout\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|Mux1~2_combout\ & ( (\registers|Mux1~3_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|Mux1~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux1~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|Mux1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux1~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_Mux1~1_combout\,
	datad => \registers|ALT_INV_Mux1~0_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_Mux1~2_combout\,
	combout => \registers|Mux1~4_combout\);

-- Location: LABCELL_X16_Y17_N36
\registers|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux1~10_combout\ = ( \registers|Mux1~9_combout\ & ( \registers|Mux1~4_combout\ ) ) # ( !\registers|Mux1~9_combout\ & ( \registers|Mux1~4_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( 
-- \registers|Mux1~9_combout\ & ( !\registers|Mux1~4_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux1~9_combout\,
	dataf => \registers|ALT_INV_Mux1~4_combout\,
	combout => \registers|Mux1~10_combout\);

-- Location: LABCELL_X19_Y12_N33
\mainALU|Add0~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~120_combout\ = ( \registers|Mux1~10_combout\ & ( \ALUbaseInput[30]~32_combout\ ) ) # ( !\registers|Mux1~10_combout\ & ( \ALUbaseInput[30]~32_combout\ & ( \controller|ALUControl[0]~1_combout\ ) ) ) # ( \registers|Mux1~10_combout\ & ( 
-- !\ALUbaseInput[30]~32_combout\ & ( \controller|ALUControl[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datae => \registers|ALT_INV_Mux1~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[30]~32_combout\,
	combout => \mainALU|Add0~120_combout\);

-- Location: LABCELL_X21_Y13_N54
\mainALU|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux31~1_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \mainALU|ALT_INV_Mux31~0_combout\,
	combout => \mainALU|Mux31~1_combout\);

-- Location: LABCELL_X19_Y15_N6
\mainALU|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~125_combout\ = ( \mainALU|Mux0~31_combout\ & ( \mainALU|Mux0~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux0~22_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux0~26_combout\)))) ) ) ) # ( !\mainALU|Mux0~31_combout\ & ( \mainALU|Mux0~27_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~22_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux0~26_combout\)))) ) ) ) # ( \mainALU|Mux0~31_combout\ & ( !\mainALU|Mux0~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux0~22_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~26_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) 
-- ) ) # ( !\mainALU|Mux0~31_combout\ & ( !\mainALU|Mux0~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~22_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(8))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~26_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~22_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~26_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \mainALU|ALT_INV_Mux0~31_combout\,
	dataf => \mainALU|ALT_INV_Mux0~27_combout\,
	combout => \mainALU|Add0~125_combout\);

-- Location: LABCELL_X19_Y13_N9
\mainALU|Mux0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~33_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[6]~29_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[14]~30_combout\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \ALUbaseInput[22]~31_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[30]~32_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datab => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datac => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datad => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \mainALU|Mux0~33_combout\);

-- Location: LABCELL_X19_Y13_N33
\mainALU|Mux0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~34_combout\ = ( \mainALU|Mux0~24_combout\ & ( \mainALU|Mux0~20_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~33_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux0~29_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux0~24_combout\ & ( \mainALU|Mux0~20_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~33_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux0~29_combout\))) ) ) ) # ( 
-- \mainALU|Mux0~24_combout\ & ( !\mainALU|Mux0~20_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux0~33_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~29_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\mainALU|Mux0~24_combout\ & ( !\mainALU|Mux0~20_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~33_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~29_combout\,
	datac => \mainALU|ALT_INV_Mux0~33_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \mainALU|ALT_INV_Mux0~24_combout\,
	dataf => \mainALU|ALT_INV_Mux0~20_combout\,
	combout => \mainALU|Mux0~34_combout\);

-- Location: LABCELL_X19_Y15_N36
\mainALU|Add0~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~143_combout\ = ( !\controller|ALUControl[0]~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~34_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((((\mainALU|Add0~125_combout\))))) ) ) # ( \controller|ALUControl[0]~1_combout\ & ( (\mainALU|Mux31~1_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\ALUbaseInput[30]~32_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\ALUbaseInput[31]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000000010000000100001010010111110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datac => \mainALU|ALT_INV_Mux31~1_combout\,
	datad => \mainALU|ALT_INV_Add0~125_combout\,
	datae => \controller|ALT_INV_ALUControl[0]~1_combout\,
	dataf => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datag => \mainALU|ALT_INV_Mux0~34_combout\,
	combout => \mainALU|Add0~143_combout\);

-- Location: LABCELL_X17_Y15_N51
\mainALU|Add0~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~127_combout\ = ( \ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux30~8_combout\ & ((\registers|Mux31~8_combout\) # (\ALUbaseInput[30]~32_combout\))) ) ) # ( !\ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- (\ALUbaseInput[30]~32_combout\ & !\registers|Mux31~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datac => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Add0~127_combout\);

-- Location: LABCELL_X17_Y15_N39
\mainALU|Mux64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~0_combout\ = ( !\registers|Mux27~8_combout\ & ( (!\registers|Mux29~8_combout\ & !\registers|Mux28~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux64~0_combout\);

-- Location: LABCELL_X19_Y13_N6
\mainALU|Mux64~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~34_combout\ = ( \registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[6]~29_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[14]~30_combout\ ) ) ) # ( 
-- \registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[22]~31_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[30]~32_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datab => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datad => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux64~34_combout\);

-- Location: LABCELL_X20_Y15_N0
\mainALU|Mux64~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~35_combout\ = ( \mainALU|Mux64~34_combout\ & ( \mainALU|Mux64~21_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux64~25_combout\)))) # (\registers|Mux30~8_combout\ & 
-- (((\mainALU|Mux64~30_combout\)) # (\registers|Mux29~8_combout\))) ) ) ) # ( !\mainALU|Mux64~34_combout\ & ( \mainALU|Mux64~21_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & ((\mainALU|Mux64~25_combout\)))) # 
-- (\registers|Mux30~8_combout\ & (((\mainALU|Mux64~30_combout\)) # (\registers|Mux29~8_combout\))) ) ) ) # ( \mainALU|Mux64~34_combout\ & ( !\mainALU|Mux64~21_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # 
-- ((\mainALU|Mux64~25_combout\)))) # (\registers|Mux30~8_combout\ & (!\registers|Mux29~8_combout\ & (\mainALU|Mux64~30_combout\))) ) ) ) # ( !\mainALU|Mux64~34_combout\ & ( !\mainALU|Mux64~21_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- (\registers|Mux29~8_combout\ & ((\mainALU|Mux64~25_combout\)))) # (\registers|Mux30~8_combout\ & (!\registers|Mux29~8_combout\ & (\mainALU|Mux64~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~30_combout\,
	datad => \mainALU|ALT_INV_Mux64~25_combout\,
	datae => \mainALU|ALT_INV_Mux64~34_combout\,
	dataf => \mainALU|ALT_INV_Mux64~21_combout\,
	combout => \mainALU|Mux64~35_combout\);

-- Location: LABCELL_X20_Y15_N30
\mainALU|Add0~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~126_combout\ = ( \mainALU|Mux64~27_combout\ & ( \mainALU|Mux64~32_combout\ & ( (!\registers|Mux29~8_combout\) # ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~23_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~28_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux64~27_combout\ & ( \mainALU|Mux64~32_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux64~23_combout\)))) # (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux64~28_combout\)))) ) ) ) # ( \mainALU|Mux64~27_combout\ & ( !\mainALU|Mux64~32_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & (\mainALU|Mux64~23_combout\))) # (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux64~28_combout\)))) ) ) ) # ( !\mainALU|Mux64~27_combout\ & ( !\mainALU|Mux64~32_combout\ & ( (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~23_combout\)) # 
-- (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~23_combout\,
	datad => \mainALU|ALT_INV_Mux64~28_combout\,
	datae => \mainALU|ALT_INV_Mux64~27_combout\,
	dataf => \mainALU|ALT_INV_Mux64~32_combout\,
	combout => \mainALU|Add0~126_combout\);

-- Location: LABCELL_X20_Y15_N12
\mainALU|Add0~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~128_combout\ = ( \mainALU|Mux64~35_combout\ & ( \mainALU|Add0~126_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((\mainALU|Add0~127_combout\ & \mainALU|Mux64~0_combout\)) ) ) ) # ( !\mainALU|Mux64~35_combout\ & ( 
-- \mainALU|Add0~126_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\registers|Mux31~8_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\mainALU|Add0~127_combout\ & (\mainALU|Mux64~0_combout\))) ) ) ) # ( \mainALU|Mux64~35_combout\ & ( 
-- !\mainALU|Add0~126_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((!\registers|Mux31~8_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\mainALU|Add0~127_combout\ & (\mainALU|Mux64~0_combout\))) ) ) ) # ( !\mainALU|Mux64~35_combout\ & ( 
-- !\mainALU|Add0~126_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (\mainALU|Add0~127_combout\ & \mainALU|Mux64~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001101010110000000100000001101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \mainALU|ALT_INV_Add0~127_combout\,
	datac => \mainALU|ALT_INV_Mux64~0_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~35_combout\,
	dataf => \mainALU|ALT_INV_Add0~126_combout\,
	combout => \mainALU|Add0~128_combout\);

-- Location: LABCELL_X20_Y15_N24
\mainALU|Mux129~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux129~4_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & (\mainALU|Add0~120_combout\)) # (\controller|ALUControl[1]~6_combout\ & ((((\mainALU|Add0~122_sumout\)) # 
-- (\controller|ALUControl[0]~1_combout\)))) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( ((!\controller|ALUControl[1]~6_combout\ & (\mainALU|Add0~143_combout\)) # (\controller|ALUControl[1]~6_combout\ & (((\mainALU|Add0~128_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Add0~120_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \mainALU|ALT_INV_Add0~143_combout\,
	datad => \mainALU|ALT_INV_Add0~128_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \mainALU|ALT_INV_Add0~122_sumout\,
	datag => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux129~4_combout\);

-- Location: LABCELL_X21_Y16_N9
\mainALU|Mux144~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux144~5_combout\ = ( \registers|Mux16~10_combout\ & ( \mainALU|Add0~61_sumout\ & ( \mainALU|Mux155~5_combout\ ) ) ) # ( !\registers|Mux16~10_combout\ & ( \mainALU|Add0~61_sumout\ & ( ((!\ALUbaseInput[15]~15_combout\ & 
-- \mainALU|Mux156~7_combout\)) # (\mainALU|Mux155~5_combout\) ) ) ) # ( !\registers|Mux16~10_combout\ & ( !\mainALU|Add0~61_sumout\ & ( (!\ALUbaseInput[15]~15_combout\ & \mainALU|Mux156~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000001010101111101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datac => \ALT_INV_ALUbaseInput[15]~15_combout\,
	datad => \mainALU|ALT_INV_Mux156~7_combout\,
	datae => \registers|ALT_INV_Mux16~10_combout\,
	dataf => \mainALU|ALT_INV_Add0~61_sumout\,
	combout => \mainALU|Mux144~5_combout\);

-- Location: LABCELL_X26_Y13_N3
\mainALU|Mux63~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~46_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( \ALUbaseInput[29]~9_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) 
-- & ( \ALUbaseInput[29]~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[21]~8_combout\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\ALUbaseInput[29]~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[21]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux63~46_combout\);

-- Location: LABCELL_X26_Y13_N54
\mainALU|Mux63~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~36_combout\ = ( \ALUbaseInput[27]~13_combout\ & ( \ALUbaseInput[19]~12_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\ALUbaseInput[27]~13_combout\ & ( \ALUbaseInput[19]~12_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & !\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \ALUbaseInput[27]~13_combout\ & ( !\ALUbaseInput[19]~12_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110011000000110000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_ALUbaseInput[27]~13_combout\,
	dataf => \ALT_INV_ALUbaseInput[19]~12_combout\,
	combout => \mainALU|Mux63~36_combout\);

-- Location: MLABCELL_X23_Y16_N9
\mainALU|Mux63~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~25_combout\ = ( \ALUbaseInput[31]~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[15]~15_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[23]~16_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9))) ) ) # ( 
-- !\ALUbaseInput[31]~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[15]~15_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[23]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datad => \ALT_INV_ALUbaseInput[15]~15_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Mux63~25_combout\);

-- Location: LABCELL_X26_Y13_N18
\mainALU|Mux63~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~47_combout\ = ( \mainALU|Mux63~36_combout\ & ( \mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~29_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~46_combout\))) ) ) ) # ( !\mainALU|Mux63~36_combout\ & ( \mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux63~29_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~46_combout\))) ) ) 
-- ) # ( \mainALU|Mux63~36_combout\ & ( !\mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~29_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux63~46_combout\)))) ) ) ) # ( !\mainALU|Mux63~36_combout\ & ( !\mainALU|Mux63~25_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~29_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~46_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux63~46_combout\,
	datad => \mainALU|ALT_INV_Mux63~29_combout\,
	datae => \mainALU|ALT_INV_Mux63~36_combout\,
	dataf => \mainALU|ALT_INV_Mux63~25_combout\,
	combout => \mainALU|Mux63~47_combout\);

-- Location: MLABCELL_X28_Y14_N48
\mainALU|Mux0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~45_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[13]~7_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[5]~6_combout\)))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[9]~33_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[1]~1_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000000100000001000010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datad => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datag => \ALT_INV_ALUbaseInput[13]~7_combout\,
	combout => \mainALU|Mux0~45_combout\);

-- Location: MLABCELL_X28_Y14_N24
\mainALU|Mux0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~37_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[15]~15_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[7]~14_combout\)))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[11]~11_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[3]~10_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000000100000001000010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datad => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datag => \ALT_INV_ALUbaseInput[15]~15_combout\,
	combout => \mainALU|Mux0~37_combout\);

-- Location: MLABCELL_X28_Y14_N54
\mainALU|Mux0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~49_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[12]~22_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[4]~21_combout\)))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[8]~18_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[0]~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000000010000100110001001100010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[8]~18_combout\,
	datad => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datag => \ALT_INV_ALUbaseInput[12]~22_combout\,
	combout => \mainALU|Mux0~49_combout\);

-- Location: MLABCELL_X18_Y21_N42
\mainALU|Mux63~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~45_combout\ = ( \registers|Mux53~5_combout\ & ( \registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\registers|Mux53~5_combout\ & ( 
-- \registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux53~9_combout\)))) ) ) ) # ( 
-- \registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ & ( 
-- (\registers|Mux53~9_combout\ & (!\controller|ALUsrc~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000110000001100000001000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux53~9_combout\,
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux53~5_combout\,
	dataf => \registers|ALT_INV_Mux53~4_combout\,
	combout => \mainALU|Mux63~45_combout\);

-- Location: MLABCELL_X28_Y14_N18
\mainALU|Mux0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~41_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[14]~30_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[6]~29_combout\)))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((((\mainALU|Mux63~45_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[2]~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000000001001010111001001100010011000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \mainALU|ALT_INV_Mux63~45_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datag => \ALT_INV_ALUbaseInput[14]~30_combout\,
	combout => \mainALU|Mux0~41_combout\);

-- Location: MLABCELL_X28_Y14_N6
\mainALU|Mux144~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux144~2_combout\ = ( \mainALU|Mux0~49_combout\ & ( \mainALU|Mux0~41_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~37_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux0~45_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\mainALU|Mux0~49_combout\ & ( \mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~37_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \mainALU|Mux0~49_combout\ & ( !\mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~37_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\mainALU|Mux0~49_combout\ & ( !\mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~37_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~45_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~37_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \mainALU|ALT_INV_Mux0~49_combout\,
	dataf => \mainALU|ALT_INV_Mux0~41_combout\,
	combout => \mainALU|Mux144~2_combout\);

-- Location: LABCELL_X29_Y16_N24
\mainALU|Mux127~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~49_combout\ = ( \ALUbaseInput[30]~32_combout\ & ( \registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ ) ) ) # ( \ALUbaseInput[30]~32_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- \ALUbaseInput[22]~31_combout\) ) ) ) # ( !\ALUbaseInput[30]~32_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & \ALUbaseInput[22]~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datae => \ALT_INV_ALUbaseInput[30]~32_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux127~49_combout\);

-- Location: MLABCELL_X28_Y16_N48
\mainALU|Mux127~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~39_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[20]~23_combout\) # (\registers|Mux28~8_combout\))) ) ) # ( !\ALUbaseInput[28]~24_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (!\registers|Mux28~8_combout\ & \ALUbaseInput[20]~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \ALT_INV_ALUbaseInput[20]~23_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux127~39_combout\);

-- Location: MLABCELL_X28_Y16_N57
\mainALU|Mux127~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~30_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( (!\registers|Mux27~8_combout\ & ((\registers|Mux28~8_combout\) # (\ALUbaseInput[18]~27_combout\))) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[18]~27_combout\ & !\registers|Mux28~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux127~30_combout\);

-- Location: LABCELL_X24_Y16_N45
\mainALU|Mux127~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~26_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\) # (\ALUbaseInput[24]~20_combout\))) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\registers|Mux28~8_combout\ & \ALUbaseInput[24]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \ALT_INV_ALUbaseInput[24]~20_combout\,
	dataf => \ALT_INV_ALUbaseInput[16]~19_combout\,
	combout => \mainALU|Mux127~26_combout\);

-- Location: LABCELL_X29_Y16_N42
\mainALU|Mux127~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~50_combout\ = ( \mainALU|Mux127~30_combout\ & ( \mainALU|Mux127~26_combout\ & ( (!\registers|Mux29~8_combout\) # ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~39_combout\))) # (\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux127~49_combout\))) ) ) ) # ( !\mainALU|Mux127~30_combout\ & ( \mainALU|Mux127~26_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~39_combout\)))) # (\registers|Mux30~8_combout\ & 
-- (\registers|Mux29~8_combout\ & (\mainALU|Mux127~49_combout\))) ) ) ) # ( \mainALU|Mux127~30_combout\ & ( !\mainALU|Mux127~26_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~39_combout\)))) # 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~49_combout\)))) ) ) ) # ( !\mainALU|Mux127~30_combout\ & ( !\mainALU|Mux127~26_combout\ & ( (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & 
-- ((\mainALU|Mux127~39_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~49_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~49_combout\,
	datad => \mainALU|ALT_INV_Mux127~39_combout\,
	datae => \mainALU|ALT_INV_Mux127~30_combout\,
	dataf => \mainALU|ALT_INV_Mux127~26_combout\,
	combout => \mainALU|Mux127~50_combout\);

-- Location: LABCELL_X24_Y16_N51
\mainALU|Mux127~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~34_combout\ = ( !\registers|Mux27~8_combout\ & ( (!\registers|Mux28~8_combout\ & (\ALUbaseInput[19]~12_combout\)) # (\registers|Mux28~8_combout\ & ((\ALUbaseInput[27]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[19]~12_combout\,
	datad => \ALT_INV_ALUbaseInput[27]~13_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~34_combout\);

-- Location: LABCELL_X26_Y17_N0
\mainALU|Mux127~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~28_combout\ = ( \ALUbaseInput[17]~4_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & \ALUbaseInput[25]~5_combout\) ) ) ) # ( !\ALUbaseInput[17]~4_combout\ & ( \registers|Mux28~8_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & \ALUbaseInput[25]~5_combout\) ) ) ) # ( \ALUbaseInput[17]~4_combout\ & ( !\registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datae => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux127~28_combout\);

-- Location: LABCELL_X25_Y16_N24
\mainALU|Mux127~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~44_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( (!\registers|Mux27~8_combout\ & ((\registers|Mux28~8_combout\) # (\ALUbaseInput[21]~8_combout\))) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[21]~8_combout\ & !\registers|Mux28~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux127~44_combout\);

-- Location: LABCELL_X24_Y16_N48
\mainALU|Mux127~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~24_combout\ = ( \ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[15]~15_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[23]~16_combout\)))) # 
-- (\registers|Mux27~8_combout\ & (!\registers|Mux28~8_combout\)) ) ) # ( !\ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[15]~15_combout\))) # (\registers|Mux28~8_combout\ & 
-- (\ALUbaseInput[23]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datad => \ALT_INV_ALUbaseInput[15]~15_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Mux127~24_combout\);

-- Location: LABCELL_X26_Y16_N0
\mainALU|Mux127~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~45_combout\ = ( \registers|Mux30~8_combout\ & ( \mainALU|Mux127~24_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~28_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~44_combout\))) ) ) ) # ( 
-- !\registers|Mux30~8_combout\ & ( \mainALU|Mux127~24_combout\ & ( (!\registers|Mux29~8_combout\) # (\mainALU|Mux127~34_combout\) ) ) ) # ( \registers|Mux30~8_combout\ & ( !\mainALU|Mux127~24_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~28_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~44_combout\))) ) ) ) # ( !\registers|Mux30~8_combout\ & ( !\mainALU|Mux127~24_combout\ & ( (\mainALU|Mux127~34_combout\ & \registers|Mux29~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~34_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~28_combout\,
	datad => \mainALU|ALT_INV_Mux127~44_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~24_combout\,
	combout => \mainALU|Mux127~45_combout\);

-- Location: LABCELL_X26_Y16_N18
\mainALU|Mux64~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~46_combout\ = ( !\registers|Mux29~8_combout\ & ( (!\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[13]~7_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[5]~6_combout\))))) ) ) # ( 
-- \registers|Mux29~8_combout\ & ( (!\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\ & (\ALUbaseInput[9]~33_combout\)) # (\registers|Mux28~8_combout\ & ((\ALUbaseInput[1]~1_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101000100010001000100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datac => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datad => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	datag => \ALT_INV_ALUbaseInput[13]~7_combout\,
	combout => \mainALU|Mux64~46_combout\);

-- Location: LABCELL_X26_Y16_N24
\mainALU|Mux64~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~42_combout\ = ( !\registers|Mux29~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & (((\ALUbaseInput[14]~30_combout\)))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[6]~29_combout\)))) ) ) # ( 
-- \registers|Mux29~8_combout\ & ( (!\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\ & (\ALUbaseInput[10]~34_combout\)) # (\registers|Mux28~8_combout\ & ((\ALUbaseInput[2]~25_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000100010000010100000000000001010001000100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datac => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datag => \ALT_INV_ALUbaseInput[14]~30_combout\,
	combout => \mainALU|Mux64~42_combout\);

-- Location: LABCELL_X26_Y16_N39
\mainALU|Mux64~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~50_combout\ = ( !\registers|Mux29~8_combout\ & ( (!\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\ & (\ALUbaseInput[12]~22_combout\)) # (\registers|Mux28~8_combout\ & ((\ALUbaseInput[4]~21_combout\)))))) ) ) # ( 
-- \registers|Mux29~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & (((\ALUbaseInput[8]~18_combout\)))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000000000000010100010001000001010101010100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \ALT_INV_ALUbaseInput[8]~18_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datag => \ALT_INV_ALUbaseInput[12]~22_combout\,
	combout => \mainALU|Mux64~50_combout\);

-- Location: MLABCELL_X28_Y15_N48
\mainALU|Mux64~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~38_combout\ = ( !\registers|Mux29~8_combout\ & ( ((!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[15]~15_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[7]~14_combout\))))) ) ) # ( 
-- \registers|Mux29~8_combout\ & ( ((!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[11]~11_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[3]~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datab => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datac => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	datag => \ALT_INV_ALUbaseInput[15]~15_combout\,
	combout => \mainALU|Mux64~38_combout\);

-- Location: LABCELL_X26_Y16_N30
\mainALU|Mux144~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux144~0_combout\ = ( \registers|Mux30~8_combout\ & ( \mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~46_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~50_combout\))) ) ) ) # ( 
-- !\registers|Mux30~8_combout\ & ( \mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\) # (\mainALU|Mux64~42_combout\) ) ) ) # ( \registers|Mux30~8_combout\ & ( !\mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\ & 
-- (\mainALU|Mux64~46_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~50_combout\))) ) ) ) # ( !\registers|Mux30~8_combout\ & ( !\mainALU|Mux64~38_combout\ & ( (\registers|Mux31~8_combout\ & \mainALU|Mux64~42_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~46_combout\,
	datac => \mainALU|ALT_INV_Mux64~42_combout\,
	datad => \mainALU|ALT_INV_Mux64~50_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \mainALU|ALT_INV_Mux64~38_combout\,
	combout => \mainALU|Mux144~0_combout\);

-- Location: LABCELL_X26_Y16_N54
\mainALU|Mux144~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux144~1_combout\ = ( \mainALU|Mux144~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~45_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~50_combout\))) ) ) # ( 
-- !\mainALU|Mux144~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~45_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~50_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~50_combout\,
	datad => \mainALU|ALT_INV_Mux127~45_combout\,
	dataf => \mainALU|ALT_INV_Mux144~0_combout\,
	combout => \mainALU|Mux144~1_combout\);

-- Location: LABCELL_X19_Y13_N24
\mainALU|Mux63~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~51_combout\ = ( \ALUbaseInput[22]~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # (\ALUbaseInput[30]~32_combout\))) ) ) # ( 
-- !\ALUbaseInput[22]~31_combout\ & ( (\ALUbaseInput[30]~32_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \instructions|altsyncram_component|auto_generated|q_a\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_ALUbaseInput[22]~31_combout\,
	combout => \mainALU|Mux63~51_combout\);

-- Location: LABCELL_X20_Y18_N15
\mainALU|Mux63~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~41_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[20]~23_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) # ( 
-- !\ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[20]~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_ALUbaseInput[20]~23_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux63~41_combout\);

-- Location: LABCELL_X20_Y18_N24
\mainALU|Mux63~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~31_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[18]~27_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) # ( 
-- !\ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[18]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[18]~27_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux63~31_combout\);

-- Location: LABCELL_X26_Y13_N15
\mainALU|Mux63~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~52_combout\ = ( \mainALU|Mux63~41_combout\ & ( \mainALU|Mux63~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux63~51_combout\)))) ) ) ) # ( !\mainALU|Mux63~41_combout\ & ( \mainALU|Mux63~31_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~51_combout\))) ) ) ) # ( \mainALU|Mux63~41_combout\ & ( !\mainALU|Mux63~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~27_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux63~51_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux63~41_combout\ & ( !\mainALU|Mux63~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~27_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~51_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux63~51_combout\,
	datad => \mainALU|ALT_INV_Mux63~27_combout\,
	datae => \mainALU|ALT_INV_Mux63~41_combout\,
	dataf => \mainALU|ALT_INV_Mux63~31_combout\,
	combout => \mainALU|Mux63~52_combout\);

-- Location: LABCELL_X26_Y16_N48
\mainALU|Mux144~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux144~3_combout\ = ( \mainALU|Mux144~1_combout\ & ( \mainALU|Mux63~52_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~47_combout\)))) # (\mainALU|Mux155~3_combout\ & (((\mainALU|Mux144~2_combout\)) # 
-- (\mainALU|Mux155~4_combout\))) ) ) ) # ( !\mainALU|Mux144~1_combout\ & ( \mainALU|Mux63~52_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~47_combout\))) # (\mainALU|Mux155~3_combout\ & 
-- (((\mainALU|Mux144~2_combout\)) # (\mainALU|Mux155~4_combout\))) ) ) ) # ( \mainALU|Mux144~1_combout\ & ( !\mainALU|Mux63~52_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~47_combout\)))) # 
-- (\mainALU|Mux155~3_combout\ & (!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux144~2_combout\)))) ) ) ) # ( !\mainALU|Mux144~1_combout\ & ( !\mainALU|Mux63~52_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & 
-- (\mainALU|Mux63~47_combout\))) # (\mainALU|Mux155~3_combout\ & (!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux144~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~47_combout\,
	datad => \mainALU|ALT_INV_Mux144~2_combout\,
	datae => \mainALU|ALT_INV_Mux144~1_combout\,
	dataf => \mainALU|ALT_INV_Mux63~52_combout\,
	combout => \mainALU|Mux144~3_combout\);

-- Location: LABCELL_X26_Y16_N6
\mainALU|Mux144~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux144~4_combout\ = ( \ALUbaseInput[15]~15_combout\ & ( \mainALU|Mux144~3_combout\ & ( ((!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~1_combout\ & (\registers|Mux16~10_combout\))) # 
-- (\mainALU|Mux155~2_combout\) ) ) ) # ( !\ALUbaseInput[15]~15_combout\ & ( \mainALU|Mux144~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (((!\mainALU|Mux155~1_combout\ & !\mainALU|Mux156~0_combout\)))) # (\mainALU|Mux155~2_combout\ & 
-- (((\mainALU|Mux155~1_combout\)) # (\registers|Mux16~10_combout\))) ) ) ) # ( \ALUbaseInput[15]~15_combout\ & ( !\mainALU|Mux144~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux156~0_combout\))) # 
-- (\mainALU|Mux155~1_combout\ & (\registers|Mux16~10_combout\)))) # (\mainALU|Mux155~2_combout\ & (((!\mainALU|Mux155~1_combout\)))) ) ) ) # ( !\ALUbaseInput[15]~15_combout\ & ( !\mainALU|Mux144~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & 
-- ((!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~2_combout\ & (\registers|Mux16~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000010000111100100101001010110101000101011111011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~2_combout\,
	datab => \registers|ALT_INV_Mux16~10_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \mainALU|ALT_INV_Mux156~0_combout\,
	datae => \ALT_INV_ALUbaseInput[15]~15_combout\,
	dataf => \mainALU|ALT_INV_Mux144~3_combout\,
	combout => \mainALU|Mux144~4_combout\);

-- Location: LABCELL_X20_Y15_N18
\mainALU|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~9_combout\ = ( \mainALU|Mux129~0_combout\ & ( \mainALU|Mux144~4_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux129~4_combout\ & !\mainALU|Mux144~5_combout\))) ) ) ) # ( 
-- !\mainALU|Mux129~0_combout\ & ( \mainALU|Mux144~4_combout\ & ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux144~5_combout\ & ((!\mainALU|Mux129~4_combout\) # (\controller|ALUControl[2]~7_combout\)))) ) ) ) # ( \mainALU|Mux129~0_combout\ & ( 
-- !\mainALU|Mux144~4_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (!\mainALU|Mux129~4_combout\ & !\mainALU|Mux144~5_combout\)) ) ) ) # ( !\mainALU|Mux129~0_combout\ & ( !\mainALU|Mux144~4_combout\ & ( (!\mainALU|Mux144~5_combout\ & 
-- ((!\mainALU|Mux129~4_combout\) # (\controller|ALUControl[2]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000101000000000000011000100000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \mainALU|ALT_INV_Mux156~6_combout\,
	datac => \mainALU|ALT_INV_Mux129~4_combout\,
	datad => \mainALU|ALT_INV_Mux144~5_combout\,
	datae => \mainALU|ALT_INV_Mux129~0_combout\,
	dataf => \mainALU|ALT_INV_Mux144~4_combout\,
	combout => \mainALU|Equal0~9_combout\);

-- Location: LABCELL_X24_Y14_N6
\mainALU|Mux142~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~7_combout\ = ( \controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & \controller|ALUControl[3]~3_combout\) ) ) # ( !\controller|ALUControl[1]~6_combout\ & ( (\controller|ALUControl[3]~3_combout\ & 
-- ((!\controller|ALUControl[2]~7_combout\) # (\controller|ALUControl[0]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux142~7_combout\);

-- Location: LABCELL_X24_Y13_N21
\mainALU|Mux142~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~8_combout\ = ( \controller|ALUControl[2]~7_combout\ & ( !\controller|ALUControl[1]~6_combout\ & ( \controller|ALUControl[3]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datae => \controller|ALT_INV_ALUControl[2]~7_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux142~8_combout\);

-- Location: LABCELL_X19_Y14_N27
\mainALU|Mux63~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~65_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( \mainALU|Mux31~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mainALU|ALT_INV_Mux31~2_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux63~65_combout\);

-- Location: LABCELL_X19_Y13_N27
\mainALU|Mux63~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~57_combout\ = ( \ALUbaseInput[24]~20_combout\ & ( \mainALU|Mux31~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mainALU|ALT_INV_Mux31~2_combout\,
	dataf => \ALT_INV_ALUbaseInput[24]~20_combout\,
	combout => \mainALU|Mux63~57_combout\);

-- Location: LABCELL_X19_Y13_N12
\mainALU|Mux63~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~61_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( \mainALU|Mux31~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mainALU|ALT_INV_Mux31~2_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux63~61_combout\);

-- Location: LABCELL_X19_Y13_N36
\mainALU|Mux63~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~66_combout\ = ( \mainALU|Mux63~57_combout\ & ( \mainALU|Mux63~61_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~51_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~65_combout\)))) ) ) ) # ( !\mainALU|Mux63~57_combout\ & ( \mainALU|Mux63~61_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~51_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~65_combout\)))) ) ) ) # ( \mainALU|Mux63~57_combout\ & ( !\mainALU|Mux63~61_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~51_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~65_combout\)))) ) 
-- ) ) # ( !\mainALU|Mux63~57_combout\ & ( !\mainALU|Mux63~61_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~51_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~65_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~51_combout\,
	datad => \mainALU|ALT_INV_Mux63~65_combout\,
	datae => \mainALU|ALT_INV_Mux63~57_combout\,
	dataf => \mainALU|ALT_INV_Mux63~61_combout\,
	combout => \mainALU|Mux63~66_combout\);

-- Location: LABCELL_X26_Y13_N30
\mainALU|Mux63~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~54_combout\ = ( \ALUbaseInput[23]~16_combout\ & ( \ALUbaseInput[31]~17_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\ALUbaseInput[23]~16_combout\ & ( \ALUbaseInput[31]~17_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \ALUbaseInput[23]~16_combout\ & ( !\ALUbaseInput[31]~17_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & !\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_ALUbaseInput[23]~16_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Mux63~54_combout\);

-- Location: LABCELL_X25_Y13_N0
\mainALU|Mux63~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~79_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((((\mainALU|Mux63~54_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\mainALU|Mux31~2_combout\ & (\ALUbaseInput[27]~13_combout\))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALUbaseInput[25]~5_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\ALUbaseInput[29]~9_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000001000001010111001101110011010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux31~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datad => \ALT_INV_ALUbaseInput[29]~9_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \mainALU|ALT_INV_Mux63~54_combout\,
	datag => \ALT_INV_ALUbaseInput[27]~13_combout\,
	combout => \mainALU|Mux63~79_combout\);

-- Location: LABCELL_X26_Y15_N24
\mainALU|Mux63~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~38_combout\ = ( \ALUbaseInput[13]~7_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[13]~7_combout\,
	combout => \mainALU|Mux63~38_combout\);

-- Location: LABCELL_X26_Y15_N57
\mainALU|Mux63~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~64_combout\ = ( \ALUbaseInput[5]~6_combout\ & ( (\ALUbaseInput[21]~8_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\ALUbaseInput[5]~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[21]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[21]~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux63~64_combout\);

-- Location: LABCELL_X21_Y13_N15
\mainALU|Mux63~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~40_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[9]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[9]~33_combout\,
	combout => \mainALU|Mux63~40_combout\);

-- Location: LABCELL_X26_Y15_N6
\mainALU|Mux63~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~56_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( (\ALUbaseInput[17]~4_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[17]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \ALT_INV_ALUbaseInput[1]~1_combout\,
	combout => \mainALU|Mux63~56_combout\);

-- Location: LABCELL_X26_Y15_N36
\mainALU|Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~17_combout\ = ( \mainALU|Mux63~40_combout\ & ( \mainALU|Mux63~56_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~64_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\mainALU|Mux63~38_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux63~40_combout\ & ( \mainALU|Mux63~56_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\mainALU|Mux63~64_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~38_combout\))) ) ) 
-- ) # ( \mainALU|Mux63~40_combout\ & ( !\mainALU|Mux63~56_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~64_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\mainALU|Mux63~38_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\mainALU|Mux63~40_combout\ & ( !\mainALU|Mux63~56_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~64_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~38_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~38_combout\,
	datad => \mainALU|ALT_INV_Mux63~64_combout\,
	datae => \mainALU|ALT_INV_Mux63~40_combout\,
	dataf => \mainALU|ALT_INV_Mux63~56_combout\,
	combout => \mainALU|Mux0~17_combout\);

-- Location: MLABCELL_X23_Y16_N39
\mainALU|Mux63~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~50_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[11]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUbaseInput[11]~11_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \mainALU|Mux63~50_combout\);

-- Location: LABCELL_X29_Y15_N30
\mainALU|Mux63~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~48_combout\ = ( \ALUbaseInput[15]~15_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[15]~15_combout\,
	combout => \mainALU|Mux63~48_combout\);

-- Location: MLABCELL_X28_Y15_N33
\mainALU|Mux63~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~60_combout\ = ( \ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10)) # (\ALUbaseInput[3]~10_combout\) ) ) # ( !\ALUbaseInput[19]~12_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[3]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[3]~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[19]~12_combout\,
	combout => \mainALU|Mux63~60_combout\);

-- Location: LABCELL_X29_Y15_N51
\mainALU|Mux63~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~49_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux63~49_combout\);

-- Location: LABCELL_X29_Y15_N42
\mainALU|Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~15_combout\ = ( \mainALU|Mux63~60_combout\ & ( \mainALU|Mux63~49_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~48_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\mainALU|Mux63~50_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\mainALU|Mux63~60_combout\ & ( \mainALU|Mux63~49_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~48_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\mainALU|Mux63~50_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \mainALU|Mux63~60_combout\ & ( !\mainALU|Mux63~49_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~48_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~50_combout\))) ) 
-- ) ) # ( !\mainALU|Mux63~60_combout\ & ( !\mainALU|Mux63~49_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~48_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~50_combout\,
	datad => \mainALU|ALT_INV_Mux63~48_combout\,
	datae => \mainALU|ALT_INV_Mux63~60_combout\,
	dataf => \mainALU|ALT_INV_Mux63~49_combout\,
	combout => \mainALU|Mux0~15_combout\);

-- Location: LABCELL_X26_Y15_N27
\mainALU|Mux63~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~59_combout\ = ( \ALUbaseInput[2]~25_combout\ & ( (\ALUbaseInput[18]~27_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\ALUbaseInput[2]~25_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[18]~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[18]~27_combout\,
	dataf => \ALT_INV_ALUbaseInput[2]~25_combout\,
	combout => \mainALU|Mux63~59_combout\);

-- Location: MLABCELL_X28_Y15_N42
\mainALU|Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~18_combout\ = ( \mainALU|Mux63~67_combout\ & ( \mainALU|Mux63~59_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~43_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~45_combout\)))) ) ) ) # ( !\mainALU|Mux63~67_combout\ & ( \mainALU|Mux63~59_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~43_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~45_combout\))))) ) ) ) # ( \mainALU|Mux63~67_combout\ & ( !\mainALU|Mux63~59_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~43_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~45_combout\))))) ) ) ) # ( !\mainALU|Mux63~67_combout\ & ( !\mainALU|Mux63~59_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~43_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~45_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~43_combout\,
	datad => \mainALU|ALT_INV_Mux63~45_combout\,
	datae => \mainALU|ALT_INV_Mux63~67_combout\,
	dataf => \mainALU|ALT_INV_Mux63~59_combout\,
	combout => \mainALU|Mux0~18_combout\);

-- Location: MLABCELL_X28_Y15_N21
\mainALU|Mux63~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~33_combout\ = ( \ALUbaseInput[12]~22_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[12]~22_combout\,
	combout => \mainALU|Mux63~33_combout\);

-- Location: MLABCELL_X28_Y15_N30
\mainALU|Mux63~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~63_combout\ = ( \ALUbaseInput[20]~23_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10)) # (\ALUbaseInput[4]~21_combout\) ) ) # ( !\ALUbaseInput[20]~23_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & \ALUbaseInput[4]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_ALUbaseInput[4]~21_combout\,
	dataf => \ALT_INV_ALUbaseInput[20]~23_combout\,
	combout => \mainALU|Mux63~63_combout\);

-- Location: MLABCELL_X28_Y15_N57
\mainALU|Mux63~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~53_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10)) # (\ALUbaseInput[0]~0_combout\) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( (\ALUbaseInput[0]~0_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[16]~19_combout\,
	combout => \mainALU|Mux63~53_combout\);

-- Location: MLABCELL_X28_Y15_N18
\mainALU|Mux63~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~35_combout\ = ( \ALUbaseInput[8]~18_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux63~35_combout\);

-- Location: MLABCELL_X28_Y15_N36
\mainALU|Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~16_combout\ = ( \mainALU|Mux63~53_combout\ & ( \mainALU|Mux63~35_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~63_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\mainALU|Mux63~33_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux63~53_combout\ & ( \mainALU|Mux63~35_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~63_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\mainALU|Mux63~33_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) 
-- ) ) # ( \mainALU|Mux63~53_combout\ & ( !\mainALU|Mux63~35_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\mainALU|Mux63~63_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~33_combout\))) ) ) ) # ( !\mainALU|Mux63~53_combout\ & ( !\mainALU|Mux63~35_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~63_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~33_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~33_combout\,
	datad => \mainALU|ALT_INV_Mux63~63_combout\,
	datae => \mainALU|ALT_INV_Mux63~53_combout\,
	dataf => \mainALU|ALT_INV_Mux63~35_combout\,
	combout => \mainALU|Mux0~16_combout\);

-- Location: LABCELL_X25_Y14_N6
\mainALU|Mux137~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux137~3_combout\ = ( \mainALU|Mux0~18_combout\ & ( \mainALU|Mux0~16_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~15_combout\)))) ) ) ) # ( !\mainALU|Mux0~18_combout\ & ( \mainALU|Mux0~16_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux0~15_combout\)))) ) ) ) # ( 
-- \mainALU|Mux0~18_combout\ & ( !\mainALU|Mux0~16_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~17_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux0~15_combout\)))) ) ) ) # ( !\mainALU|Mux0~18_combout\ & ( !\mainALU|Mux0~16_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~17_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \mainALU|ALT_INV_Mux0~15_combout\,
	datae => \mainALU|ALT_INV_Mux0~18_combout\,
	dataf => \mainALU|ALT_INV_Mux0~16_combout\,
	combout => \mainALU|Mux137~3_combout\);

-- Location: LABCELL_X29_Y16_N30
\mainALU|Mux127~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~70_combout\ = ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[29]~9_combout\ & ( !\registers|Mux28~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux28~8_combout\,
	datae => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux127~70_combout\);

-- Location: LABCELL_X24_Y14_N54
\mainALU|Mux127~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~64_combout\ = ( \ALUbaseInput[27]~13_combout\ & ( (!\registers|Mux27~8_combout\ & !\registers|Mux28~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[27]~13_combout\,
	combout => \mainALU|Mux127~64_combout\);

-- Location: LABCELL_X24_Y16_N42
\mainALU|Mux127~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~52_combout\ = ( \ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[23]~16_combout\) # (\registers|Mux28~8_combout\))) ) ) # ( !\ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (!\registers|Mux28~8_combout\ & \ALUbaseInput[23]~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[23]~16_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Mux127~52_combout\);

-- Location: LABCELL_X25_Y16_N27
\mainALU|Mux127~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~58_combout\ = ( \ALUbaseInput[25]~5_combout\ & ( (!\registers|Mux27~8_combout\ & !\registers|Mux28~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux127~58_combout\);

-- Location: MLABCELL_X28_Y14_N30
\mainALU|Mux127~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~71_combout\ = ( \mainALU|Mux127~52_combout\ & ( \mainALU|Mux127~58_combout\ & ( (!\registers|Mux29~8_combout\) # ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~64_combout\))) # (\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux127~70_combout\))) ) ) ) # ( !\mainALU|Mux127~52_combout\ & ( \mainALU|Mux127~58_combout\ & ( (!\registers|Mux29~8_combout\ & (\registers|Mux30~8_combout\)) # (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & 
-- ((\mainALU|Mux127~64_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~70_combout\)))) ) ) ) # ( \mainALU|Mux127~52_combout\ & ( !\mainALU|Mux127~58_combout\ & ( (!\registers|Mux29~8_combout\ & (!\registers|Mux30~8_combout\)) # 
-- (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~64_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~70_combout\)))) ) ) ) # ( !\mainALU|Mux127~52_combout\ & ( !\mainALU|Mux127~58_combout\ & ( 
-- (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~64_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~70_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~70_combout\,
	datad => \mainALU|ALT_INV_Mux127~64_combout\,
	datae => \mainALU|ALT_INV_Mux127~52_combout\,
	dataf => \mainALU|ALT_INV_Mux127~58_combout\,
	combout => \mainALU|Mux127~71_combout\);

-- Location: MLABCELL_X28_Y16_N33
\mainALU|Mux127~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~55_combout\ = ( !\registers|Mux27~8_combout\ & ( (\ALUbaseInput[24]~20_combout\ & !\registers|Mux28~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~55_combout\);

-- Location: MLABCELL_X28_Y16_N27
\mainALU|Mux127~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~67_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( (!\registers|Mux28~8_combout\ & !\registers|Mux27~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux127~67_combout\);

-- Location: MLABCELL_X28_Y16_N54
\mainALU|Mux127~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~61_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( (!\registers|Mux27~8_combout\ & !\registers|Mux28~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux127~61_combout\);

-- Location: MLABCELL_X28_Y16_N6
\mainALU|Mux127~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~68_combout\ = ( \mainALU|Mux127~61_combout\ & ( \mainALU|Mux127~49_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux29~8_combout\ & (\mainALU|Mux127~55_combout\)) # (\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~67_combout\)))) ) ) ) # ( !\mainALU|Mux127~61_combout\ & ( \mainALU|Mux127~49_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\)) # (\mainALU|Mux127~55_combout\))) # (\registers|Mux29~8_combout\ & 
-- (((\mainALU|Mux127~67_combout\ & \registers|Mux30~8_combout\)))) ) ) ) # ( \mainALU|Mux127~61_combout\ & ( !\mainALU|Mux127~49_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~55_combout\ & ((\registers|Mux30~8_combout\)))) # 
-- (\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~67_combout\)))) ) ) ) # ( !\mainALU|Mux127~61_combout\ & ( !\mainALU|Mux127~49_combout\ & ( (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~55_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~67_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~55_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~67_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~61_combout\,
	dataf => \mainALU|ALT_INV_Mux127~49_combout\,
	combout => \mainALU|Mux127~68_combout\);

-- Location: LABCELL_X21_Y14_N57
\mainALU|Mux127~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~66_combout\ = ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[5]~6_combout\ ) ) # ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[21]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datac => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datae => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~66_combout\);

-- Location: LABCELL_X21_Y14_N9
\mainALU|Mux127~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~36_combout\ = ( \ALUbaseInput[13]~7_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[13]~7_combout\,
	combout => \mainALU|Mux127~36_combout\);

-- Location: LABCELL_X21_Y14_N42
\mainALU|Mux127~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~54_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( (\ALUbaseInput[17]~4_combout\) # (\registers|Mux27~8_combout\) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( (!\registers|Mux27~8_combout\ & \ALUbaseInput[17]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \ALT_INV_ALUbaseInput[1]~1_combout\,
	combout => \mainALU|Mux127~54_combout\);

-- Location: LABCELL_X21_Y14_N45
\mainALU|Mux127~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~38_combout\ = (\ALUbaseInput[9]~33_combout\ & !\registers|Mux27~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~38_combout\);

-- Location: LABCELL_X21_Y14_N30
\mainALU|Mux64~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~18_combout\ = ( \mainALU|Mux127~38_combout\ & ( \registers|Mux28~8_combout\ & ( (\registers|Mux29~8_combout\) # (\mainALU|Mux127~36_combout\) ) ) ) # ( !\mainALU|Mux127~38_combout\ & ( \registers|Mux28~8_combout\ & ( 
-- (\mainALU|Mux127~36_combout\ & !\registers|Mux29~8_combout\) ) ) ) # ( \mainALU|Mux127~38_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~66_combout\)) # (\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~54_combout\))) ) ) ) # ( !\mainALU|Mux127~38_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~66_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~54_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~66_combout\,
	datab => \mainALU|ALT_INV_Mux127~36_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~54_combout\,
	datae => \mainALU|ALT_INV_Mux127~38_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~18_combout\);

-- Location: LABCELL_X21_Y14_N36
\mainALU|Mux127~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~47_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux127~47_combout\);

-- Location: LABCELL_X26_Y14_N18
\mainALU|Mux127~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~48_combout\ = ( \ALUbaseInput[11]~11_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[11]~11_combout\,
	combout => \mainALU|Mux127~48_combout\);

-- Location: LABCELL_X17_Y16_N27
\mainALU|Mux127~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~60_combout\ = ( \ALUbaseInput[3]~10_combout\ & ( (\registers|Mux27~8_combout\) # (\ALUbaseInput[19]~12_combout\) ) ) # ( !\ALUbaseInput[3]~10_combout\ & ( (\ALUbaseInput[19]~12_combout\ & !\registers|Mux27~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[19]~12_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[3]~10_combout\,
	combout => \mainALU|Mux127~60_combout\);

-- Location: MLABCELL_X23_Y15_N39
\mainALU|Mux127~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~46_combout\ = ( \ALUbaseInput[15]~15_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[15]~15_combout\,
	combout => \mainALU|Mux127~46_combout\);

-- Location: LABCELL_X25_Y14_N24
\mainALU|Mux64~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~16_combout\ = ( \mainALU|Mux127~60_combout\ & ( \mainALU|Mux127~46_combout\ & ( (!\registers|Mux28~8_combout\) # ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~48_combout\))) # (\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~47_combout\))) ) ) ) # ( !\mainALU|Mux127~60_combout\ & ( \mainALU|Mux127~46_combout\ & ( (!\registers|Mux28~8_combout\ & (((\registers|Mux29~8_combout\)))) # (\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~48_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~47_combout\)))) ) ) ) # ( \mainALU|Mux127~60_combout\ & ( !\mainALU|Mux127~46_combout\ & ( (!\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\)))) # 
-- (\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~48_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~47_combout\)))) ) ) ) # ( !\mainALU|Mux127~60_combout\ & ( !\mainALU|Mux127~46_combout\ & ( 
-- (\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~48_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~47_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~47_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~48_combout\,
	datae => \mainALU|ALT_INV_Mux127~60_combout\,
	dataf => \mainALU|ALT_INV_Mux127~46_combout\,
	combout => \mainALU|Mux64~16_combout\);

-- Location: LABCELL_X24_Y14_N21
\mainALU|Mux127~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~43_combout\ = ( \ALUbaseInput[10]~34_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[10]~34_combout\,
	combout => \mainALU|Mux127~43_combout\);

-- Location: LABCELL_X24_Y14_N48
\mainALU|Mux127~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~57_combout\ = ( \ALUbaseInput[18]~27_combout\ & ( (!\registers|Mux27~8_combout\) # (\ALUbaseInput[2]~25_combout\) ) ) # ( !\ALUbaseInput[18]~27_combout\ & ( (\ALUbaseInput[2]~25_combout\ & \registers|Mux27~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[18]~27_combout\,
	combout => \mainALU|Mux127~57_combout\);

-- Location: LABCELL_X24_Y14_N36
\mainALU|Mux64~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~19_combout\ = ( \mainALU|Mux127~43_combout\ & ( \mainALU|Mux127~57_combout\ & ( ((!\registers|Mux28~8_combout\ & (\mainALU|Mux127~69_combout\)) # (\registers|Mux28~8_combout\ & ((\mainALU|Mux127~41_combout\)))) # 
-- (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~43_combout\ & ( \mainALU|Mux127~57_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux28~8_combout\ & (\mainALU|Mux127~69_combout\)) # (\registers|Mux28~8_combout\ & 
-- ((\mainALU|Mux127~41_combout\))))) # (\registers|Mux29~8_combout\ & (!\registers|Mux28~8_combout\)) ) ) ) # ( \mainALU|Mux127~43_combout\ & ( !\mainALU|Mux127~57_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux28~8_combout\ & 
-- (\mainALU|Mux127~69_combout\)) # (\registers|Mux28~8_combout\ & ((\mainALU|Mux127~41_combout\))))) # (\registers|Mux29~8_combout\ & (\registers|Mux28~8_combout\)) ) ) ) # ( !\mainALU|Mux127~43_combout\ & ( !\mainALU|Mux127~57_combout\ & ( 
-- (!\registers|Mux29~8_combout\ & ((!\registers|Mux28~8_combout\ & (\mainALU|Mux127~69_combout\)) # (\registers|Mux28~8_combout\ & ((\mainALU|Mux127~41_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~69_combout\,
	datad => \mainALU|ALT_INV_Mux127~41_combout\,
	datae => \mainALU|ALT_INV_Mux127~43_combout\,
	dataf => \mainALU|ALT_INV_Mux127~57_combout\,
	combout => \mainALU|Mux64~19_combout\);

-- Location: LABCELL_X25_Y16_N30
\mainALU|Mux127~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~51_combout\ = ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[0]~0_combout\ ) ) ) # ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[16]~19_combout\ ) ) # ( \registers|Mux27~8_combout\ & ( 
-- !\ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datae => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[16]~19_combout\,
	combout => \mainALU|Mux127~51_combout\);

-- Location: LABCELL_X24_Y17_N57
\mainALU|Mux127~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~32_combout\ = ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[12]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[12]~22_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~32_combout\);

-- Location: LABCELL_X21_Y16_N18
\mainALU|Mux127~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~33_combout\ = ( \ALUbaseInput[8]~18_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux127~33_combout\);

-- Location: LABCELL_X17_Y19_N12
\mainALU|Mux127~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~63_combout\ = ( \ALUbaseInput[20]~23_combout\ & ( (!\registers|Mux27~8_combout\) # (\ALUbaseInput[4]~21_combout\) ) ) # ( !\ALUbaseInput[20]~23_combout\ & ( (\ALUbaseInput[4]~21_combout\ & \registers|Mux27~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[20]~23_combout\,
	combout => \mainALU|Mux127~63_combout\);

-- Location: LABCELL_X25_Y16_N54
\mainALU|Mux64~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~17_combout\ = ( \mainALU|Mux127~33_combout\ & ( \mainALU|Mux127~63_combout\ & ( (!\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\)) # (\mainALU|Mux127~51_combout\))) # (\registers|Mux28~8_combout\ & 
-- (((\mainALU|Mux127~32_combout\) # (\registers|Mux29~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~33_combout\ & ( \mainALU|Mux127~63_combout\ & ( (!\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\)) # (\mainALU|Mux127~51_combout\))) # 
-- (\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\ & \mainALU|Mux127~32_combout\)))) ) ) ) # ( \mainALU|Mux127~33_combout\ & ( !\mainALU|Mux127~63_combout\ & ( (!\registers|Mux28~8_combout\ & (\mainALU|Mux127~51_combout\ & 
-- (\registers|Mux29~8_combout\))) # (\registers|Mux28~8_combout\ & (((\mainALU|Mux127~32_combout\) # (\registers|Mux29~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~33_combout\ & ( !\mainALU|Mux127~63_combout\ & ( (!\registers|Mux28~8_combout\ & 
-- (\mainALU|Mux127~51_combout\ & (\registers|Mux29~8_combout\))) # (\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\ & \mainALU|Mux127~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux28~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~51_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~32_combout\,
	datae => \mainALU|ALT_INV_Mux127~33_combout\,
	dataf => \mainALU|ALT_INV_Mux127~63_combout\,
	combout => \mainALU|Mux64~17_combout\);

-- Location: LABCELL_X24_Y14_N12
\mainALU|Mux137~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux137~1_combout\ = ( \mainALU|Mux64~19_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\) # ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~18_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux64~19_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~18_combout\)) # 
-- (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))))) ) ) ) # ( \mainALU|Mux64~19_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~18_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))))) ) ) ) # ( !\mainALU|Mux64~19_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~18_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~18_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~16_combout\,
	datae => \mainALU|ALT_INV_Mux64~19_combout\,
	dataf => \mainALU|ALT_INV_Mux64~17_combout\,
	combout => \mainALU|Mux137~1_combout\);

-- Location: LABCELL_X24_Y14_N51
\mainALU|Mux137~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux137~2_combout\ = ( \mainALU|Mux137~1_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~68_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~71_combout\))) ) ) # ( 
-- !\mainALU|Mux137~1_combout\ & ( (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~68_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~71_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~71_combout\,
	datad => \mainALU|ALT_INV_Mux127~68_combout\,
	dataf => \mainALU|ALT_INV_Mux137~1_combout\,
	combout => \mainALU|Mux137~2_combout\);

-- Location: LABCELL_X24_Y14_N24
\mainALU|Mux137~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux137~4_combout\ = ( \mainALU|Mux137~3_combout\ & ( \mainALU|Mux137~2_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~66_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux137~3_combout\ & ( \mainALU|Mux137~2_combout\ & ( (!\mainALU|Mux155~4_combout\ & (!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~66_combout\)) # (\mainALU|Mux155~3_combout\ 
-- & ((\mainALU|Mux63~79_combout\))))) ) ) ) # ( \mainALU|Mux137~3_combout\ & ( !\mainALU|Mux137~2_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux155~3_combout\)) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & 
-- (\mainALU|Mux63~66_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\))))) ) ) ) # ( !\mainALU|Mux137~3_combout\ & ( !\mainALU|Mux137~2_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & 
-- (\mainALU|Mux63~66_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~4_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux63~66_combout\,
	datad => \mainALU|ALT_INV_Mux63~79_combout\,
	datae => \mainALU|ALT_INV_Mux137~3_combout\,
	dataf => \mainALU|ALT_INV_Mux137~2_combout\,
	combout => \mainALU|Mux137~4_combout\);

-- Location: LABCELL_X21_Y13_N51
\mainALU|Mux142~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~1_combout\ = ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (!\controller|ALUControl[1]~6_combout\ $ (!\controller|ALUControl[3]~3_combout\))) ) ) # ( !\controller|ALUControl[2]~7_combout\ & ( 
-- (!\controller|ALUControl[0]~1_combout\) # ((\controller|ALUControl[1]~6_combout\ & \controller|ALUControl[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010101010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[2]~7_combout\,
	combout => \mainALU|Mux142~1_combout\);

-- Location: LABCELL_X26_Y17_N9
\mainALU|Mux142~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~0_combout\ = ( \controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & ((\controller|ALUControl[0]~1_combout\))) # (\controller|ALUControl[1]~6_combout\ & (!\controller|ALUControl[2]~7_combout\)) ) ) # ( 
-- !\controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & ((\controller|ALUControl[1]~6_combout\))) # (\controller|ALUControl[0]~1_combout\ & (!\controller|ALUControl[2]~7_combout\ & !\controller|ALUControl[1]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011001100001000101100110000110011101010100011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[3]~3_combout\,
	combout => \mainALU|Mux142~0_combout\);

-- Location: LABCELL_X21_Y14_N48
\mainALU|Mux137~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux137~0_combout\ = ( \ALUbaseInput[22]~31_combout\ & ( \mainALU|Add0~89_sumout\ & ( ((\mainALU|Mux142~1_combout\ & \registers|Mux9~10_combout\)) # (\mainALU|Mux142~0_combout\) ) ) ) # ( !\ALUbaseInput[22]~31_combout\ & ( \mainALU|Add0~89_sumout\ 
-- & ( (\mainALU|Mux142~0_combout\ & ((\registers|Mux9~10_combout\) # (\mainALU|Mux142~1_combout\))) ) ) ) # ( \ALUbaseInput[22]~31_combout\ & ( !\mainALU|Add0~89_sumout\ & ( (!\mainALU|Mux142~1_combout\ & ((\mainALU|Mux142~0_combout\))) # 
-- (\mainALU|Mux142~1_combout\ & (\registers|Mux9~10_combout\ & !\mainALU|Mux142~0_combout\)) ) ) ) # ( !\ALUbaseInput[22]~31_combout\ & ( !\mainALU|Add0~89_sumout\ & ( (!\mainALU|Mux142~1_combout\ & (\registers|Mux9~10_combout\ & 
-- \mainALU|Mux142~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000100011010101000000000011101110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux142~1_combout\,
	datab => \registers|ALT_INV_Mux9~10_combout\,
	datad => \mainALU|ALT_INV_Mux142~0_combout\,
	datae => \ALT_INV_ALUbaseInput[22]~31_combout\,
	dataf => \mainALU|ALT_INV_Add0~89_sumout\,
	combout => \mainALU|Mux137~0_combout\);

-- Location: LABCELL_X24_Y14_N42
\mainALU|Mux137~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux137~5_combout\ = ( !\mainALU|Mux142~8_combout\ & ( ((!\mainALU|Mux142~7_combout\ & (\mainALU|Mux137~0_combout\)) # (\mainALU|Mux142~7_combout\ & (((\mainALU|Mux137~4_combout\))))) ) ) # ( \mainALU|Mux142~8_combout\ & ( 
-- (!\mainALU|Mux142~7_combout\ & (((!\registers|Mux9~10_combout\ & (!\ALUbaseInput[22]~31_combout\))))) # (\mainALU|Mux142~7_combout\ & (\ALUbaseInput[6]~29_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100110100010001000100111111001111111101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datab => \mainALU|ALT_INV_Mux142~7_combout\,
	datac => \registers|ALT_INV_Mux9~10_combout\,
	datad => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datae => \mainALU|ALT_INV_Mux142~8_combout\,
	dataf => \mainALU|ALT_INV_Mux137~4_combout\,
	datag => \mainALU|ALT_INV_Mux137~0_combout\,
	combout => \mainALU|Mux137~5_combout\);

-- Location: LABCELL_X21_Y16_N0
\mainALU|Mux145~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux145~4_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[3]~3_combout\ & ((!\registers|Mux17~8_combout\ & (\controller|ALUControl[0]~1_combout\ & 
-- \ALUbaseInput[14]~30_combout\)) # (\registers|Mux17~8_combout\ & ((\ALUbaseInput[14]~30_combout\) # (\controller|ALUControl[0]~1_combout\)))))) # (\controller|ALUControl[2]~7_combout\ & (!\registers|Mux17~8_combout\ & 
-- (!\controller|ALUControl[0]~1_combout\ & (!\ALUbaseInput[14]~30_combout\ & \controller|ALUControl[3]~3_combout\)))) ) ) # ( \controller|ALUControl[1]~6_combout\ & ( ((!\controller|ALUControl[0]~1_combout\ & (\mainALU|Add0~57_sumout\ & 
-- ((!\controller|ALUControl[3]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001011100000000000011000000110000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux17~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Add0~57_sumout\,
	datad => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datag => \ALT_INV_ALUbaseInput[14]~30_combout\,
	combout => \mainALU|Mux145~4_combout\);

-- Location: LABCELL_X21_Y16_N36
\mainALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~45_sumout\ = SUM(( \registers|Mux20~8_combout\ ) + ( !\ALUbaseInput[11]~11_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~42\ ))
-- \mainALU|Add0~46\ = CARRY(( \registers|Mux20~8_combout\ ) + ( !\ALUbaseInput[11]~11_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datad => \registers|ALT_INV_Mux20~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~42\,
	sumout => \mainALU|Add0~45_sumout\,
	cout => \mainALU|Add0~46\);

-- Location: LABCELL_X21_Y16_N24
\mainALU|Mux148~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux148~5_combout\ = ( \ALUbaseInput[11]~11_combout\ & ( (\mainALU|Mux155~5_combout\ & \mainALU|Add0~45_sumout\) ) ) # ( !\ALUbaseInput[11]~11_combout\ & ( (!\mainALU|Mux155~5_combout\ & (\mainALU|Mux156~7_combout\ & 
-- ((!\registers|Mux20~8_combout\)))) # (\mainALU|Mux155~5_combout\ & (((\mainALU|Mux156~7_combout\ & !\registers|Mux20~8_combout\)) # (\mainALU|Add0~45_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000101001101110000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \mainALU|ALT_INV_Add0~45_sumout\,
	datad => \registers|ALT_INV_Mux20~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[11]~11_combout\,
	combout => \mainALU|Mux148~5_combout\);

-- Location: LABCELL_X20_Y18_N12
\mainALU|Mux63~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~23_combout\ = ( \ALUbaseInput[22]~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[14]~30_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[30]~32_combout\))) ) ) # ( !\ALUbaseInput[22]~31_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[14]~30_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ALUbaseInput[30]~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datad => \ALT_INV_ALUbaseInput[14]~30_combout\,
	dataf => \ALT_INV_ALUbaseInput[22]~31_combout\,
	combout => \mainALU|Mux63~23_combout\);

-- Location: LABCELL_X20_Y18_N48
\mainALU|Mux63~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~42_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux63~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~27_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~41_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux63~31_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux63~23_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( !\mainALU|Mux63~31_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) 
-- & (\mainALU|Mux63~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~41_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( !\mainALU|Mux63~31_combout\ & ( 
-- (\mainALU|Mux63~23_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~27_combout\,
	datab => \mainALU|ALT_INV_Mux63~23_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux63~41_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \mainALU|ALT_INV_Mux63~31_combout\,
	combout => \mainALU|Mux63~42_combout\);

-- Location: LABCELL_X24_Y16_N54
\mainALU|Mux64~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~12_combout\ = ( \registers|Mux29~8_combout\ & ( \ALUbaseInput[7]~14_combout\ & ( (!\registers|Mux27~8_combout\ & !\registers|Mux28~8_combout\) ) ) ) # ( !\registers|Mux29~8_combout\ & ( \ALUbaseInput[7]~14_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[11]~11_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[3]~10_combout\)))) ) ) ) # ( !\registers|Mux29~8_combout\ & ( !\ALUbaseInput[7]~14_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[11]~11_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[3]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000000000000000000010100010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datad => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux64~12_combout\);

-- Location: LABCELL_X26_Y16_N42
\mainALU|Mux145~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux145~0_combout\ = ( \mainALU|Mux64~12_combout\ & ( \mainALU|Mux64~50_combout\ & ( ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~42_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~46_combout\)))) # (\registers|Mux30~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~12_combout\ & ( \mainALU|Mux64~50_combout\ & ( (!\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~42_combout\))) # (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~46_combout\ & 
-- !\registers|Mux30~8_combout\)))) ) ) ) # ( \mainALU|Mux64~12_combout\ & ( !\mainALU|Mux64~50_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~42_combout\ & ((!\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (((\registers|Mux30~8_combout\) # (\mainALU|Mux64~46_combout\)))) ) ) ) # ( !\mainALU|Mux64~12_combout\ & ( !\mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~42_combout\)) # 
-- (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~46_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~42_combout\,
	datab => \mainALU|ALT_INV_Mux64~46_combout\,
	datac => \registers|ALT_INV_Mux31~8_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~12_combout\,
	dataf => \mainALU|ALT_INV_Mux64~50_combout\,
	combout => \mainALU|Mux145~0_combout\);

-- Location: LABCELL_X16_Y16_N42
\mainALU|Mux127~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~22_combout\ = ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & \ALUbaseInput[22]~31_combout\) ) ) # ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[14]~30_combout\)) # 
-- (\registers|Mux27~8_combout\ & ((\ALUbaseInput[30]~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datac => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datad => \ALT_INV_ALUbaseInput[30]~32_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux127~22_combout\);

-- Location: LABCELL_X25_Y16_N18
\mainALU|Mux127~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~40_combout\ = ( \mainALU|Mux127~39_combout\ & ( \mainALU|Mux127~30_combout\ & ( ((!\registers|Mux30~8_combout\ & (\mainALU|Mux127~22_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux127~26_combout\)))) # 
-- (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~39_combout\ & ( \mainALU|Mux127~30_combout\ & ( (!\registers|Mux30~8_combout\ & (((\registers|Mux29~8_combout\)) # (\mainALU|Mux127~22_combout\))) # (\registers|Mux30~8_combout\ & 
-- (((\mainALU|Mux127~26_combout\ & !\registers|Mux29~8_combout\)))) ) ) ) # ( \mainALU|Mux127~39_combout\ & ( !\mainALU|Mux127~30_combout\ & ( (!\registers|Mux30~8_combout\ & (\mainALU|Mux127~22_combout\ & ((!\registers|Mux29~8_combout\)))) # 
-- (\registers|Mux30~8_combout\ & (((\registers|Mux29~8_combout\) # (\mainALU|Mux127~26_combout\)))) ) ) ) # ( !\mainALU|Mux127~39_combout\ & ( !\mainALU|Mux127~30_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux127~22_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux127~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~22_combout\,
	datac => \mainALU|ALT_INV_Mux127~26_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~39_combout\,
	dataf => \mainALU|ALT_INV_Mux127~30_combout\,
	combout => \mainALU|Mux127~40_combout\);

-- Location: LABCELL_X26_Y16_N57
\mainALU|Mux145~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux145~1_combout\ = ( \mainALU|Mux127~40_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux145~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux127~45_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~40_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux145~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\registers|Mux31~8_combout\ & ((\mainALU|Mux127~45_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux145~0_combout\,
	datad => \mainALU|ALT_INV_Mux127~45_combout\,
	dataf => \mainALU|ALT_INV_Mux127~40_combout\,
	combout => \mainALU|Mux145~1_combout\);

-- Location: MLABCELL_X28_Y14_N0
\mainALU|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~11_combout\ = ( \ALUbaseInput[3]~10_combout\ & ( \ALUbaseInput[11]~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[7]~14_combout\)))) ) ) ) # ( !\ALUbaseInput[3]~10_combout\ & ( \ALUbaseInput[11]~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[7]~14_combout\)))) ) ) ) # ( \ALUbaseInput[3]~10_combout\ & ( !\ALUbaseInput[11]~11_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & \ALUbaseInput[7]~14_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALUbaseInput[3]~10_combout\ & ( !\ALUbaseInput[11]~11_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\ALUbaseInput[7]~14_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000010001100000000010001010000000001100111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_ALUbaseInput[3]~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[11]~11_combout\,
	combout => \mainALU|Mux0~11_combout\);

-- Location: MLABCELL_X28_Y14_N36
\mainALU|Mux145~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux145~2_combout\ = ( \mainALU|Mux0~49_combout\ & ( \mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~11_combout\)))) ) ) ) # ( !\mainALU|Mux0~49_combout\ & ( \mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(7))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~11_combout\))))) ) ) ) # ( \mainALU|Mux0~49_combout\ & ( !\mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(7))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~11_combout\))))) ) ) ) # ( !\mainALU|Mux0~49_combout\ & ( !\mainALU|Mux0~41_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~45_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~45_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~11_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \mainALU|ALT_INV_Mux0~49_combout\,
	dataf => \mainALU|ALT_INV_Mux0~41_combout\,
	combout => \mainALU|Mux145~2_combout\);

-- Location: LABCELL_X26_Y16_N12
\mainALU|Mux145~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux145~3_combout\ = ( \mainALU|Mux145~1_combout\ & ( \mainALU|Mux145~2_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~42_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~47_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux145~1_combout\ & ( \mainALU|Mux145~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~42_combout\ & ((\mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\) # 
-- (\mainALU|Mux63~47_combout\)))) ) ) ) # ( \mainALU|Mux145~1_combout\ & ( !\mainALU|Mux145~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)) # (\mainALU|Mux63~42_combout\))) # (\mainALU|Mux155~3_combout\ & 
-- (((\mainALU|Mux63~47_combout\ & \mainALU|Mux155~4_combout\)))) ) ) ) # ( !\mainALU|Mux145~1_combout\ & ( !\mainALU|Mux145~2_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~42_combout\)) # 
-- (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~47_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux63~42_combout\,
	datac => \mainALU|ALT_INV_Mux63~47_combout\,
	datad => \mainALU|ALT_INV_Mux155~4_combout\,
	datae => \mainALU|ALT_INV_Mux145~1_combout\,
	dataf => \mainALU|ALT_INV_Mux145~2_combout\,
	combout => \mainALU|Mux145~3_combout\);

-- Location: LABCELL_X20_Y18_N30
\mainALU|Mux63~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~19_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[12]~22_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[20]~23_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9))) ) ) # ( 
-- !\ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[12]~22_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) 
-- & ((\ALUbaseInput[20]~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datad => \ALT_INV_ALUbaseInput[20]~23_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux63~19_combout\);

-- Location: MLABCELL_X23_Y16_N0
\mainALU|Mux63~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~32_combout\ = ( \mainALU|Mux63~23_combout\ & ( \mainALU|Mux63~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux63~19_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux63~31_combout\))) ) ) ) # ( !\mainALU|Mux63~23_combout\ & ( \mainALU|Mux63~27_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux63~19_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~31_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \mainALU|Mux63~23_combout\ & ( !\mainALU|Mux63~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~19_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux63~31_combout\))) ) ) ) # ( 
-- !\mainALU|Mux63~23_combout\ & ( !\mainALU|Mux63~27_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~19_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(8))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~31_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~31_combout\,
	datac => \mainALU|ALT_INV_Mux63~19_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \mainALU|ALT_INV_Mux63~23_combout\,
	dataf => \mainALU|ALT_INV_Mux63~27_combout\,
	combout => \mainALU|Mux63~32_combout\);

-- Location: MLABCELL_X18_Y16_N3
\mainALU|Mux63~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~21_combout\ = ( \ALUbaseInput[21]~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\ALUbaseInput[13]~7_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[29]~9_combout\)))) ) ) # ( !\ALUbaseInput[21]~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[13]~7_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ALUbaseInput[29]~9_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_ALUbaseInput[29]~9_combout\,
	dataf => \ALT_INV_ALUbaseInput[21]~8_combout\,
	combout => \mainALU|Mux63~21_combout\);

-- Location: MLABCELL_X23_Y16_N6
\mainALU|Mux63~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~17_combout\ = ( \ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[11]~11_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[27]~13_combout\))) ) ) # ( !\ALUbaseInput[19]~12_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[11]~11_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ALUbaseInput[27]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datad => \ALT_INV_ALUbaseInput[11]~11_combout\,
	dataf => \ALT_INV_ALUbaseInput[19]~12_combout\,
	combout => \mainALU|Mux63~17_combout\);

-- Location: MLABCELL_X23_Y16_N24
\mainALU|Mux63~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~30_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( \mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # (\mainALU|Mux63~29_combout\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( \mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~17_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux63~21_combout\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( !\mainALU|Mux63~25_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(7) & \mainALU|Mux63~29_combout\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( !\mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~17_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux63~21_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~29_combout\,
	datac => \mainALU|ALT_INV_Mux63~21_combout\,
	datad => \mainALU|ALT_INV_Mux63~17_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \mainALU|ALT_INV_Mux63~25_combout\,
	combout => \mainALU|Mux63~30_combout\);

-- Location: LABCELL_X17_Y16_N33
\mainALU|Mux127~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~20_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( (!\registers|Mux28~8_combout\ & (((\ALUbaseInput[13]~7_combout\)) # (\registers|Mux27~8_combout\))) # (\registers|Mux28~8_combout\ & (!\registers|Mux27~8_combout\ & 
-- ((\ALUbaseInput[21]~8_combout\)))) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & (\ALUbaseInput[13]~7_combout\)) # (\registers|Mux28~8_combout\ & ((\ALUbaseInput[21]~8_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux28~8_combout\,
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datad => \ALT_INV_ALUbaseInput[21]~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux127~20_combout\);

-- Location: LABCELL_X17_Y16_N30
\mainALU|Mux127~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~16_combout\ = ( \ALUbaseInput[27]~13_combout\ & ( (!\registers|Mux28~8_combout\ & (((\ALUbaseInput[11]~11_combout\)) # (\registers|Mux27~8_combout\))) # (\registers|Mux28~8_combout\ & (!\registers|Mux27~8_combout\ & 
-- ((\ALUbaseInput[19]~12_combout\)))) ) ) # ( !\ALUbaseInput[27]~13_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & (\ALUbaseInput[11]~11_combout\)) # (\registers|Mux28~8_combout\ & ((\ALUbaseInput[19]~12_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux28~8_combout\,
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datad => \ALT_INV_ALUbaseInput[19]~12_combout\,
	dataf => \ALT_INV_ALUbaseInput[27]~13_combout\,
	combout => \mainALU|Mux127~16_combout\);

-- Location: LABCELL_X24_Y16_N27
\mainALU|Mux127~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~29_combout\ = ( \mainALU|Mux127~28_combout\ & ( \registers|Mux30~8_combout\ & ( (\mainALU|Mux127~20_combout\) # (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~28_combout\ & ( \registers|Mux30~8_combout\ & ( 
-- (!\registers|Mux29~8_combout\ & \mainALU|Mux127~20_combout\) ) ) ) # ( \mainALU|Mux127~28_combout\ & ( !\registers|Mux30~8_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~16_combout\)) # (\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~24_combout\))) ) ) ) # ( !\mainALU|Mux127~28_combout\ & ( !\registers|Mux30~8_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~16_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~20_combout\,
	datac => \mainALU|ALT_INV_Mux127~16_combout\,
	datad => \mainALU|ALT_INV_Mux127~24_combout\,
	datae => \mainALU|ALT_INV_Mux127~28_combout\,
	dataf => \registers|ALT_INV_Mux30~8_combout\,
	combout => \mainALU|Mux127~29_combout\);

-- Location: LABCELL_X21_Y17_N24
\mainALU|Mux64~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~9_combout\ = ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux28~8_combout\) # (\ALUbaseInput[0]~0_combout\)))) # (\registers|Mux29~8_combout\ & 
-- (\ALUbaseInput[4]~21_combout\ & ((!\registers|Mux28~8_combout\)))) ) ) ) # ( !\registers|Mux27~8_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( (!\registers|Mux29~8_combout\ & (((\ALUbaseInput[0]~0_combout\ & \registers|Mux28~8_combout\)))) # 
-- (\registers|Mux29~8_combout\ & (\ALUbaseInput[4]~21_combout\ & ((!\registers|Mux28~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000000000000000011110101001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datab => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	datae => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux64~9_combout\);

-- Location: LABCELL_X25_Y16_N42
\mainALU|Mux64~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~11_combout\ = ( \registers|Mux28~8_combout\ & ( \ALUbaseInput[10]~34_combout\ & ( (!\registers|Mux29~8_combout\ & (\ALUbaseInput[2]~25_combout\ & !\registers|Mux27~8_combout\)) ) ) ) # ( !\registers|Mux28~8_combout\ & ( 
-- \ALUbaseInput[10]~34_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux29~8_combout\) # (\ALUbaseInput[6]~29_combout\))) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\ALUbaseInput[10]~34_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (\ALUbaseInput[2]~25_combout\ & !\registers|Mux27~8_combout\)) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\ALUbaseInput[10]~34_combout\ & ( (\ALUbaseInput[6]~29_combout\ & (\registers|Mux29~8_combout\ & !\registers|Mux27~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000011000000000011011101000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[10]~34_combout\,
	combout => \mainALU|Mux64~11_combout\);

-- Location: LABCELL_X24_Y13_N42
\mainALU|Mux64~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~10_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux29~8_combout\ & !\registers|Mux27~8_combout\) ) ) ) # ( \ALUbaseInput[1]~1_combout\ & ( !\registers|Mux28~8_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & ((!\registers|Mux29~8_combout\ & (\ALUbaseInput[9]~33_combout\)) # (\registers|Mux29~8_combout\ & ((\ALUbaseInput[5]~6_combout\))))) ) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( !\registers|Mux28~8_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & ((!\registers|Mux29~8_combout\ & (\ALUbaseInput[9]~33_combout\)) # (\registers|Mux29~8_combout\ & ((\ALUbaseInput[5]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datae => \ALT_INV_ALUbaseInput[1]~1_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~10_combout\);

-- Location: MLABCELL_X23_Y16_N54
\mainALU|Mux148~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux148~0_combout\ = ( \mainALU|Mux64~12_combout\ & ( \mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\) # ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~11_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~9_combout\))) ) 
-- ) ) # ( !\mainALU|Mux64~12_combout\ & ( \mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~11_combout\))) # 
-- (\registers|Mux30~8_combout\ & (\mainALU|Mux64~9_combout\)))) ) ) ) # ( \mainALU|Mux64~12_combout\ & ( !\mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~11_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~9_combout\)))) ) ) ) # ( !\mainALU|Mux64~12_combout\ & ( !\mainALU|Mux64~10_combout\ & ( (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~11_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~9_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~11_combout\,
	datae => \mainALU|ALT_INV_Mux64~12_combout\,
	dataf => \mainALU|ALT_INV_Mux64~10_combout\,
	combout => \mainALU|Mux148~0_combout\);

-- Location: MLABCELL_X18_Y18_N48
\mainALU|Mux127~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~18_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[12]~22_combout\))) # (\registers|Mux28~8_combout\ & (\ALUbaseInput[20]~23_combout\)))) # 
-- (\registers|Mux27~8_combout\ & (!\registers|Mux28~8_combout\)) ) ) # ( !\ALUbaseInput[28]~24_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux28~8_combout\ & ((\ALUbaseInput[12]~22_combout\))) # (\registers|Mux28~8_combout\ & 
-- (\ALUbaseInput[20]~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datad => \ALT_INV_ALUbaseInput[12]~22_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux127~18_combout\);

-- Location: LABCELL_X24_Y16_N30
\mainALU|Mux127~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~31_combout\ = ( \mainALU|Mux127~30_combout\ & ( \mainALU|Mux127~18_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~22_combout\)))) # (\registers|Mux29~8_combout\ & 
-- (((\registers|Mux30~8_combout\)) # (\mainALU|Mux127~26_combout\))) ) ) ) # ( !\mainALU|Mux127~30_combout\ & ( \mainALU|Mux127~18_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~22_combout\)))) # 
-- (\registers|Mux29~8_combout\ & (\mainALU|Mux127~26_combout\ & (!\registers|Mux30~8_combout\))) ) ) ) # ( \mainALU|Mux127~30_combout\ & ( !\mainALU|Mux127~18_combout\ & ( (!\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\ & 
-- \mainALU|Mux127~22_combout\)))) # (\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux127~26_combout\))) ) ) ) # ( !\mainALU|Mux127~30_combout\ & ( !\mainALU|Mux127~18_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (((\registers|Mux30~8_combout\ & \mainALU|Mux127~22_combout\)))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~26_combout\ & (!\registers|Mux30~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~26_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~22_combout\,
	datae => \mainALU|ALT_INV_Mux127~30_combout\,
	dataf => \mainALU|ALT_INV_Mux127~18_combout\,
	combout => \mainALU|Mux127~31_combout\);

-- Location: MLABCELL_X23_Y16_N36
\mainALU|Mux148~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux148~1_combout\ = ( \mainALU|Mux127~31_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux148~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~29_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~31_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux148~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux127~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~29_combout\,
	datad => \mainALU|ALT_INV_Mux148~0_combout\,
	dataf => \mainALU|ALT_INV_Mux127~31_combout\,
	combout => \mainALU|Mux148~1_combout\);

-- Location: MLABCELL_X28_Y18_N45
\mainALU|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~8_combout\ = ( \ALUbaseInput[4]~21_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[0]~0_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALUbaseInput[4]~21_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # (\ALUbaseInput[0]~0_combout\)))) ) ) ) # ( \ALUbaseInput[4]~21_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\instructions|altsyncram_component|auto_generated|q_a\(8)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALUbaseInput[0]~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALUbaseInput[4]~21_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[0]~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000101000100010001010000000001000101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_ALUbaseInput[4]~21_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux0~8_combout\);

-- Location: MLABCELL_X28_Y18_N39
\mainALU|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~9_combout\ = ( \ALUbaseInput[9]~33_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[1]~1_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALUbaseInput[9]~33_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\instructions|altsyncram_component|auto_generated|q_a\(8)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[1]~1_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \ALUbaseInput[9]~33_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # (\ALUbaseInput[1]~1_combout\)))) ) ) ) # ( !\ALUbaseInput[9]~33_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( 
-- (\ALUbaseInput[1]~1_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & !\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000110001000000000000000100110000001100010011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_ALUbaseInput[9]~33_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux0~9_combout\);

-- Location: MLABCELL_X28_Y16_N0
\mainALU|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~10_combout\ = ( \ALUbaseInput[2]~25_combout\ & ( \ALUbaseInput[10]~34_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\ALUbaseInput[6]~29_combout\ 
-- & !\instructions|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\ALUbaseInput[2]~25_combout\ & ( \ALUbaseInput[10]~34_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[6]~29_combout\)))) ) ) ) # ( \ALUbaseInput[2]~25_combout\ & ( !\ALUbaseInput[10]~34_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[6]~29_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(8))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)))))) ) ) ) # ( !\ALUbaseInput[2]~25_combout\ & ( !\ALUbaseInput[10]~34_combout\ & ( (\ALUbaseInput[6]~29_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000001100000100000011000000010000001111000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_ALUbaseInput[2]~25_combout\,
	dataf => \ALT_INV_ALUbaseInput[10]~34_combout\,
	combout => \mainALU|Mux0~10_combout\);

-- Location: MLABCELL_X23_Y16_N12
\mainALU|Mux148~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux148~2_combout\ = ( \mainALU|Mux0~10_combout\ & ( \mainALU|Mux0~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~9_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~8_combout\))) ) ) ) # ( !\mainALU|Mux0~10_combout\ & ( \mainALU|Mux0~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(6))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~9_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~8_combout\)))) ) ) ) # ( \mainALU|Mux0~10_combout\ & ( !\mainALU|Mux0~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(6))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~9_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~8_combout\)))) ) ) ) # ( !\mainALU|Mux0~10_combout\ & ( !\mainALU|Mux0~11_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~9_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~8_combout\,
	datac => \mainALU|ALT_INV_Mux0~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \mainALU|ALT_INV_Mux0~10_combout\,
	dataf => \mainALU|ALT_INV_Mux0~11_combout\,
	combout => \mainALU|Mux148~2_combout\);

-- Location: MLABCELL_X23_Y16_N48
\mainALU|Mux148~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux148~3_combout\ = ( \mainALU|Mux148~1_combout\ & ( \mainALU|Mux148~2_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~30_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~32_combout\))) ) ) 
-- ) # ( !\mainALU|Mux148~1_combout\ & ( \mainALU|Mux148~2_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~30_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~32_combout\)))) ) ) ) # ( \mainALU|Mux148~1_combout\ & ( !\mainALU|Mux148~2_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~30_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~32_combout\)))) ) ) ) # ( !\mainALU|Mux148~1_combout\ & ( !\mainALU|Mux148~2_combout\ & ( (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~30_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~32_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~30_combout\,
	datad => \mainALU|ALT_INV_Mux155~3_combout\,
	datae => \mainALU|ALT_INV_Mux148~1_combout\,
	dataf => \mainALU|ALT_INV_Mux148~2_combout\,
	combout => \mainALU|Mux148~3_combout\);

-- Location: MLABCELL_X23_Y16_N30
\mainALU|Mux148~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux148~4_combout\ = ( \registers|Mux20~8_combout\ & ( \mainALU|Mux148~3_combout\ & ( ((!\mainALU|Mux155~1_combout\ & (!\mainALU|Mux156~0_combout\)) # (\mainALU|Mux155~1_combout\ & ((\ALUbaseInput[11]~11_combout\)))) # (\mainALU|Mux155~2_combout\) 
-- ) ) ) # ( !\registers|Mux20~8_combout\ & ( \mainALU|Mux148~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (!\mainALU|Mux156~0_combout\ & (!\mainALU|Mux155~1_combout\))) # (\mainALU|Mux155~2_combout\ & (((\ALUbaseInput[11]~11_combout\) # 
-- (\mainALU|Mux155~1_combout\)))) ) ) ) # ( \registers|Mux20~8_combout\ & ( !\mainALU|Mux148~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\ & (!\mainALU|Mux156~0_combout\)) # (\mainALU|Mux155~1_combout\ & 
-- ((\ALUbaseInput[11]~11_combout\))))) # (\mainALU|Mux155~2_combout\ & (((!\mainALU|Mux155~1_combout\)))) ) ) ) # ( !\registers|Mux20~8_combout\ & ( !\mainALU|Mux148~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & 
-- (!\mainALU|Mux156~0_combout\)) # (\mainALU|Mux155~2_combout\ & ((\ALUbaseInput[11]~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010110000101100001011110010000011101100111011001110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~0_combout\,
	datab => \mainALU|ALT_INV_Mux155~2_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datae => \registers|ALT_INV_Mux20~8_combout\,
	dataf => \mainALU|ALT_INV_Mux148~3_combout\,
	combout => \mainALU|Mux148~4_combout\);

-- Location: MLABCELL_X23_Y17_N48
\mainALU|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~1_combout\ = ( \mainALU|Mux145~3_combout\ & ( \mainALU|Mux148~4_combout\ & ( (!\mainALU|Mux155~10_combout\ & (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux145~4_combout\ & !\mainALU|Mux148~5_combout\))) ) ) ) # ( !\mainALU|Mux145~3_combout\ 
-- & ( \mainALU|Mux148~4_combout\ & ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux145~4_combout\ & !\mainALU|Mux148~5_combout\)) ) ) ) # ( \mainALU|Mux145~3_combout\ & ( !\mainALU|Mux148~4_combout\ & ( (!\mainALU|Mux155~10_combout\ & 
-- (!\mainALU|Mux145~4_combout\ & !\mainALU|Mux148~5_combout\)) ) ) ) # ( !\mainALU|Mux145~3_combout\ & ( !\mainALU|Mux148~4_combout\ & ( (!\mainALU|Mux145~4_combout\ & !\mainALU|Mux148~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000101000000000000011000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~10_combout\,
	datab => \mainALU|ALT_INV_Mux156~6_combout\,
	datac => \mainALU|ALT_INV_Mux145~4_combout\,
	datad => \mainALU|ALT_INV_Mux148~5_combout\,
	datae => \mainALU|ALT_INV_Mux145~3_combout\,
	dataf => \mainALU|ALT_INV_Mux148~4_combout\,
	combout => \mainALU|Equal0~1_combout\);

-- Location: LABCELL_X19_Y13_N54
\mainALU|Mux63~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~70_combout\ = ( \mainALU|Mux63~69_combout\ & ( \mainALU|Mux63~61_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~57_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\mainALU|Mux63~65_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\mainALU|Mux63~69_combout\ & ( \mainALU|Mux63~61_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~57_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~65_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( \mainALU|Mux63~69_combout\ & ( !\mainALU|Mux63~61_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~57_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~65_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( !\mainALU|Mux63~69_combout\ & ( !\mainALU|Mux63~61_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~57_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~65_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~57_combout\,
	datad => \mainALU|ALT_INV_Mux63~65_combout\,
	datae => \mainALU|ALT_INV_Mux63~69_combout\,
	dataf => \mainALU|ALT_INV_Mux63~61_combout\,
	combout => \mainALU|Mux63~70_combout\);

-- Location: MLABCELL_X18_Y13_N54
\mainALU|Mux63~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~68_combout\ = ( \ALUbaseInput[23]~16_combout\ & ( \ALUbaseInput[7]~14_combout\ ) ) # ( !\ALUbaseInput[23]~16_combout\ & ( \ALUbaseInput[7]~14_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( 
-- \ALUbaseInput[23]~16_combout\ & ( !\ALUbaseInput[7]~14_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_ALUbaseInput[23]~16_combout\,
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux63~68_combout\);

-- Location: LABCELL_X24_Y15_N48
\mainALU|Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~19_combout\ = ( \mainALU|Mux63~60_combout\ & ( \mainALU|Mux63~48_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~68_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\mainALU|Mux63~50_combout\)))) ) ) ) # ( !\mainALU|Mux63~60_combout\ & ( \mainALU|Mux63~48_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~68_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~50_combout\))) ) ) ) # ( \mainALU|Mux63~60_combout\ & ( !\mainALU|Mux63~48_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~68_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\mainALU|Mux63~50_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux63~60_combout\ & ( !\mainALU|Mux63~48_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~68_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \mainALU|ALT_INV_Mux63~50_combout\,
	datad => \mainALU|ALT_INV_Mux63~68_combout\,
	datae => \mainALU|ALT_INV_Mux63~60_combout\,
	dataf => \mainALU|ALT_INV_Mux63~48_combout\,
	combout => \mainALU|Mux0~19_combout\);

-- Location: LABCELL_X24_Y15_N21
\mainALU|Mux0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~21_combout\ = ( \mainALU|Mux63~33_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux0~20_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~63_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) # ( !\mainALU|Mux63~33_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux0~20_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~63_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \mainALU|ALT_INV_Mux0~20_combout\,
	datad => \mainALU|ALT_INV_Mux63~63_combout\,
	dataf => \mainALU|ALT_INV_Mux63~33_combout\,
	combout => \mainALU|Mux0~21_combout\);

-- Location: LABCELL_X24_Y15_N24
\mainALU|Mux135~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux135~3_combout\ = ( \mainALU|Mux0~21_combout\ & ( \mainALU|Mux0~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~19_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~17_combout\)))) ) ) ) # ( !\mainALU|Mux0~21_combout\ & ( \mainALU|Mux0~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~19_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~17_combout\))))) ) ) ) # ( \mainALU|Mux0~21_combout\ & ( !\mainALU|Mux0~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~19_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~17_combout\))))) ) ) ) # ( !\mainALU|Mux0~21_combout\ & ( !\mainALU|Mux0~18_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~19_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~19_combout\,
	datad => \mainALU|ALT_INV_Mux0~17_combout\,
	datae => \mainALU|ALT_INV_Mux0~21_combout\,
	dataf => \mainALU|ALT_INV_Mux0~18_combout\,
	combout => \mainALU|Mux135~3_combout\);

-- Location: LABCELL_X26_Y13_N36
\mainALU|Mux63~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~75_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\ALUbaseInput[25]~5_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\ALUbaseInput[29]~9_combout\)))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( (\mainALU|Mux31~2_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\ALUbaseInput[27]~13_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\ALUbaseInput[31]~17_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000001010100010101000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux31~2_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	datag => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux63~75_combout\);

-- Location: MLABCELL_X23_Y18_N21
\mainALU|Mux64~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~22_combout\ = ( \mainALU|Mux127~63_combout\ & ( \mainALU|Mux127~32_combout\ & ( (\mainALU|Mux64~21_combout\) # (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~63_combout\ & ( \mainALU|Mux127~32_combout\ & ( 
-- (!\registers|Mux29~8_combout\ & ((\mainALU|Mux64~21_combout\))) # (\registers|Mux29~8_combout\ & (\registers|Mux28~8_combout\)) ) ) ) # ( \mainALU|Mux127~63_combout\ & ( !\mainALU|Mux127~32_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux64~21_combout\))) # (\registers|Mux29~8_combout\ & (!\registers|Mux28~8_combout\)) ) ) ) # ( !\mainALU|Mux127~63_combout\ & ( !\mainALU|Mux127~32_combout\ & ( (!\registers|Mux29~8_combout\ & \mainALU|Mux64~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010100001111101000000101101011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~21_combout\,
	datae => \mainALU|ALT_INV_Mux127~63_combout\,
	dataf => \mainALU|ALT_INV_Mux127~32_combout\,
	combout => \mainALU|Mux64~22_combout\);

-- Location: MLABCELL_X23_Y15_N30
\mainALU|Mux127~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~72_combout\ = (!\registers|Mux27~8_combout\ & (\ALUbaseInput[23]~16_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datac => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~72_combout\);

-- Location: MLABCELL_X23_Y15_N18
\mainALU|Mux64~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~20_combout\ = ( \mainALU|Mux127~60_combout\ & ( \mainALU|Mux127~48_combout\ & ( ((!\registers|Mux28~8_combout\ & ((\mainALU|Mux127~72_combout\))) # (\registers|Mux28~8_combout\ & (\mainALU|Mux127~46_combout\))) # 
-- (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~60_combout\ & ( \mainALU|Mux127~48_combout\ & ( (!\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\ & \mainALU|Mux127~72_combout\)))) # (\registers|Mux28~8_combout\ & 
-- (((\registers|Mux29~8_combout\)) # (\mainALU|Mux127~46_combout\))) ) ) ) # ( \mainALU|Mux127~60_combout\ & ( !\mainALU|Mux127~48_combout\ & ( (!\registers|Mux28~8_combout\ & (((\mainALU|Mux127~72_combout\) # (\registers|Mux29~8_combout\)))) # 
-- (\registers|Mux28~8_combout\ & (\mainALU|Mux127~46_combout\ & (!\registers|Mux29~8_combout\))) ) ) ) # ( !\mainALU|Mux127~60_combout\ & ( !\mainALU|Mux127~48_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux28~8_combout\ & 
-- ((\mainALU|Mux127~72_combout\))) # (\registers|Mux28~8_combout\ & (\mainALU|Mux127~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux28~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~46_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~72_combout\,
	datae => \mainALU|ALT_INV_Mux127~60_combout\,
	dataf => \mainALU|ALT_INV_Mux127~48_combout\,
	combout => \mainALU|Mux64~20_combout\);

-- Location: LABCELL_X24_Y15_N42
\mainALU|Mux135~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux135~1_combout\ = ( \registers|Mux30~8_combout\ & ( \mainALU|Mux64~19_combout\ & ( (!\registers|Mux31~8_combout\) # (\mainALU|Mux64~18_combout\) ) ) ) # ( !\registers|Mux30~8_combout\ & ( \mainALU|Mux64~19_combout\ & ( 
-- (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~22_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~20_combout\))) ) ) ) # ( \registers|Mux30~8_combout\ & ( !\mainALU|Mux64~19_combout\ & ( (\registers|Mux31~8_combout\ & 
-- \mainALU|Mux64~18_combout\) ) ) ) # ( !\registers|Mux30~8_combout\ & ( !\mainALU|Mux64~19_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~22_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~18_combout\,
	datac => \mainALU|ALT_INV_Mux64~22_combout\,
	datad => \mainALU|ALT_INV_Mux64~20_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \mainALU|ALT_INV_Mux64~19_combout\,
	combout => \mainALU|Mux135~1_combout\);

-- Location: MLABCELL_X28_Y16_N51
\mainALU|Mux127~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~75_combout\ = ( \ALUbaseInput[31]~17_combout\ & ( (!\registers|Mux28~8_combout\ & !\registers|Mux27~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Mux127~75_combout\);

-- Location: MLABCELL_X28_Y15_N6
\mainALU|Mux127~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~76_combout\ = ( \mainALU|Mux127~58_combout\ & ( \mainALU|Mux127~75_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\)) # (\mainALU|Mux127~64_combout\))) # (\registers|Mux29~8_combout\ & 
-- (((\registers|Mux30~8_combout\) # (\mainALU|Mux127~70_combout\)))) ) ) ) # ( !\mainALU|Mux127~58_combout\ & ( \mainALU|Mux127~75_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~64_combout\ & ((\registers|Mux30~8_combout\)))) # 
-- (\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\) # (\mainALU|Mux127~70_combout\)))) ) ) ) # ( \mainALU|Mux127~58_combout\ & ( !\mainALU|Mux127~75_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\)) # 
-- (\mainALU|Mux127~64_combout\))) # (\registers|Mux29~8_combout\ & (((\mainALU|Mux127~70_combout\ & !\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~58_combout\ & ( !\mainALU|Mux127~75_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~64_combout\ & ((\registers|Mux30~8_combout\)))) # (\registers|Mux29~8_combout\ & (((\mainALU|Mux127~70_combout\ & !\registers|Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~64_combout\,
	datac => \mainALU|ALT_INV_Mux127~70_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~58_combout\,
	dataf => \mainALU|ALT_INV_Mux127~75_combout\,
	combout => \mainALU|Mux127~76_combout\);

-- Location: LABCELL_X29_Y16_N9
\mainALU|Mux127~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~73_combout\ = ( !\registers|Mux28~8_combout\ & ( (\ALUbaseInput[30]~32_combout\ & !\registers|Mux27~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux127~73_combout\);

-- Location: LABCELL_X29_Y16_N48
\mainALU|Mux127~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~74_combout\ = ( \mainALU|Mux127~67_combout\ & ( \mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux127~55_combout\))) # (\registers|Mux29~8_combout\ & 
-- (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~73_combout\)))) ) ) ) # ( !\mainALU|Mux127~67_combout\ & ( \mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux127~55_combout\))) # 
-- (\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\ & \mainALU|Mux127~73_combout\)))) ) ) ) # ( \mainALU|Mux127~67_combout\ & ( !\mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~55_combout\ & 
-- (!\registers|Mux30~8_combout\))) # (\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~73_combout\)))) ) ) ) # ( !\mainALU|Mux127~67_combout\ & ( !\mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~55_combout\ & (!\registers|Mux30~8_combout\))) # (\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\ & \mainALU|Mux127~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~55_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~73_combout\,
	datae => \mainALU|ALT_INV_Mux127~67_combout\,
	dataf => \mainALU|ALT_INV_Mux127~61_combout\,
	combout => \mainALU|Mux127~74_combout\);

-- Location: LABCELL_X24_Y15_N9
\mainALU|Mux135~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux135~2_combout\ = ( \mainALU|Mux127~74_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux135~1_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux127~76_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~74_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux135~1_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\registers|Mux31~8_combout\ & ((\mainALU|Mux127~76_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux135~1_combout\,
	datad => \mainALU|ALT_INV_Mux127~76_combout\,
	dataf => \mainALU|ALT_INV_Mux127~74_combout\,
	combout => \mainALU|Mux135~2_combout\);

-- Location: LABCELL_X24_Y15_N30
\mainALU|Mux135~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux135~4_combout\ = ( \mainALU|Mux63~75_combout\ & ( \mainALU|Mux135~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)) # (\mainALU|Mux63~70_combout\))) # (\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\) # 
-- (\mainALU|Mux135~3_combout\)))) ) ) ) # ( !\mainALU|Mux63~75_combout\ & ( \mainALU|Mux135~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)) # (\mainALU|Mux63~70_combout\))) # (\mainALU|Mux155~3_combout\ & 
-- (((\mainALU|Mux135~3_combout\ & !\mainALU|Mux155~4_combout\)))) ) ) ) # ( \mainALU|Mux63~75_combout\ & ( !\mainALU|Mux135~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~70_combout\ & ((\mainALU|Mux155~4_combout\)))) # 
-- (\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\) # (\mainALU|Mux135~3_combout\)))) ) ) ) # ( !\mainALU|Mux63~75_combout\ & ( !\mainALU|Mux135~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~70_combout\ & 
-- ((\mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & (((\mainALU|Mux135~3_combout\ & !\mainALU|Mux155~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~70_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux135~3_combout\,
	datad => \mainALU|ALT_INV_Mux155~4_combout\,
	datae => \mainALU|ALT_INV_Mux63~75_combout\,
	dataf => \mainALU|ALT_INV_Mux135~2_combout\,
	combout => \mainALU|Mux135~4_combout\);

-- Location: LABCELL_X21_Y14_N24
\mainALU|Mux135~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux135~0_combout\ = ( \registers|Mux7~10_combout\ & ( \mainALU|Add0~97_sumout\ & ( ((\mainALU|Mux142~1_combout\ & \ALUbaseInput[24]~20_combout\)) # (\mainALU|Mux142~0_combout\) ) ) ) # ( !\registers|Mux7~10_combout\ & ( \mainALU|Add0~97_sumout\ & 
-- ( (\mainALU|Mux142~0_combout\ & ((\ALUbaseInput[24]~20_combout\) # (\mainALU|Mux142~1_combout\))) ) ) ) # ( \registers|Mux7~10_combout\ & ( !\mainALU|Add0~97_sumout\ & ( (!\mainALU|Mux142~1_combout\ & ((\mainALU|Mux142~0_combout\))) # 
-- (\mainALU|Mux142~1_combout\ & (\ALUbaseInput[24]~20_combout\ & !\mainALU|Mux142~0_combout\)) ) ) ) # ( !\registers|Mux7~10_combout\ & ( !\mainALU|Add0~97_sumout\ & ( (!\mainALU|Mux142~1_combout\ & (\ALUbaseInput[24]~20_combout\ & 
-- \mainALU|Mux142~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000100011010101000000000011101110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux142~1_combout\,
	datab => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datad => \mainALU|ALT_INV_Mux142~0_combout\,
	datae => \registers|ALT_INV_Mux7~10_combout\,
	dataf => \mainALU|ALT_INV_Add0~97_sumout\,
	combout => \mainALU|Mux135~0_combout\);

-- Location: LABCELL_X24_Y15_N36
\mainALU|Mux135~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux135~5_combout\ = ( !\mainALU|Mux142~8_combout\ & ( (!\mainALU|Mux142~7_combout\ & (((\mainALU|Mux135~0_combout\)))) # (\mainALU|Mux142~7_combout\ & ((((\mainALU|Mux135~4_combout\))))) ) ) # ( \mainALU|Mux142~8_combout\ & ( 
-- (!\mainALU|Mux142~7_combout\ & (((!\registers|Mux7~10_combout\ & (!\ALUbaseInput[24]~20_combout\))))) # (\mainALU|Mux142~7_combout\ & (\ALUbaseInput[8]~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010101100010001000101011111010111111011000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux142~7_combout\,
	datab => \ALT_INV_ALUbaseInput[8]~18_combout\,
	datac => \registers|ALT_INV_Mux7~10_combout\,
	datad => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datae => \mainALU|ALT_INV_Mux142~8_combout\,
	dataf => \mainALU|ALT_INV_Mux135~4_combout\,
	datag => \mainALU|ALT_INV_Mux135~0_combout\,
	combout => \mainALU|Mux135~5_combout\);

-- Location: LABCELL_X19_Y12_N36
\mainALU|Mux131~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~5_combout\ = ( \controller|ALUControl[0]~1_combout\ & ( \registers|Mux3~10_combout\ & ( !\controller|ALUControl[3]~3_combout\ ) ) ) # ( !\controller|ALUControl[0]~1_combout\ & ( \registers|Mux3~10_combout\ & ( 
-- (!\controller|ALUControl[3]~3_combout\ & ((\ALUbaseInput[28]~24_combout\) # (\controller|ALUControl[1]~6_combout\))) ) ) ) # ( \controller|ALUControl[0]~1_combout\ & ( !\registers|Mux3~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & 
-- ((\ALUbaseInput[28]~24_combout\) # (\controller|ALUControl[1]~6_combout\))) ) ) ) # ( !\controller|ALUControl[0]~1_combout\ & ( !\registers|Mux3~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & \controller|ALUControl[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001010100010101000101010001010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \ALT_INV_ALUbaseInput[28]~24_combout\,
	datae => \controller|ALT_INV_ALUControl[0]~1_combout\,
	dataf => \registers|ALT_INV_Mux3~10_combout\,
	combout => \mainALU|Mux131~5_combout\);

-- Location: MLABCELL_X23_Y14_N45
\mainALU|Mux143~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~4_combout\ = ( \controller|ALUControl[0]~1_combout\ & ( !\controller|ALUControl[2]~7_combout\ ) ) # ( !\controller|ALUControl[0]~1_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & ((!\controller|ALUControl[1]~6_combout\) # 
-- (\controller|ALUControl[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000111100000101000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux143~4_combout\);

-- Location: LABCELL_X21_Y13_N33
\mainALU|Mux131~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~1_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( \registers|Mux31~8_combout\ & ( (!\registers|Mux30~8_combout\ & (\ALUbaseInput[29]~9_combout\)) # (\registers|Mux30~8_combout\ & ((\ALUbaseInput[31]~17_combout\))) ) ) ) # ( 
-- !\ALUbaseInput[28]~24_combout\ & ( \registers|Mux31~8_combout\ & ( (!\registers|Mux30~8_combout\ & (\ALUbaseInput[29]~9_combout\)) # (\registers|Mux30~8_combout\ & ((\ALUbaseInput[31]~17_combout\))) ) ) ) # ( \ALUbaseInput[28]~24_combout\ & ( 
-- !\registers|Mux31~8_combout\ & ( (!\registers|Mux30~8_combout\) # (\ALUbaseInput[30]~32_combout\) ) ) ) # ( !\ALUbaseInput[28]~24_combout\ & ( !\registers|Mux31~8_combout\ & ( (\registers|Mux30~8_combout\ & \ALUbaseInput[30]~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[29]~9_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datae => \ALT_INV_ALUbaseInput[28]~24_combout\,
	dataf => \registers|ALT_INV_Mux31~8_combout\,
	combout => \mainALU|Mux131~1_combout\);

-- Location: LABCELL_X21_Y14_N6
\mainALU|Mux64~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~24_combout\ = ( \mainALU|Mux127~36_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux64~23_combout\)) # (\registers|Mux29~8_combout\ & (((\mainALU|Mux127~66_combout\) # (\registers|Mux28~8_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~36_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux64~23_combout\)) # (\registers|Mux29~8_combout\ & (((!\registers|Mux28~8_combout\ & \mainALU|Mux127~66_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011100010100000101110001010011010111110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~23_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~66_combout\,
	dataf => \mainALU|ALT_INV_Mux127~36_combout\,
	combout => \mainALU|Mux64~24_combout\);

-- Location: LABCELL_X20_Y14_N6
\mainALU|Mux131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~0_combout\ = ( \mainALU|Mux64~24_combout\ & ( \mainALU|Mux64~26_combout\ & ( ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~31_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~29_combout\)))) # (\registers|Mux30~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~24_combout\ & ( \mainALU|Mux64~26_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~31_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~29_combout\))))) # 
-- (\registers|Mux30~8_combout\ & (!\registers|Mux31~8_combout\)) ) ) ) # ( \mainALU|Mux64~24_combout\ & ( !\mainALU|Mux64~26_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~31_combout\)) # 
-- (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~29_combout\))))) # (\registers|Mux30~8_combout\ & (\registers|Mux31~8_combout\)) ) ) ) # ( !\mainALU|Mux64~24_combout\ & ( !\mainALU|Mux64~26_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~31_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~31_combout\,
	datad => \mainALU|ALT_INV_Mux64~29_combout\,
	datae => \mainALU|ALT_INV_Mux64~24_combout\,
	dataf => \mainALU|ALT_INV_Mux64~26_combout\,
	combout => \mainALU|Mux131~0_combout\);

-- Location: LABCELL_X20_Y14_N21
\mainALU|Mux131~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~2_combout\ = ( \mainALU|Mux64~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & ((\mainALU|Mux131~0_combout\))) # (\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux131~1_combout\)) ) ) # ( !\mainALU|Mux64~0_combout\ & ( 
-- (!\controller|ALUControl[0]~1_combout\ & \mainALU|Mux131~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \mainALU|ALT_INV_Mux131~1_combout\,
	datac => \mainALU|ALT_INV_Mux131~0_combout\,
	dataf => \mainALU|ALT_INV_Mux64~0_combout\,
	combout => \mainALU|Mux131~2_combout\);

-- Location: LABCELL_X21_Y13_N48
\mainALU|Mux63~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~73_combout\ = ( \ALUbaseInput[30]~32_combout\ & ( (\mainALU|Mux31~0_combout\ & ((\ALUbaseInput[28]~24_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) # ( !\ALUbaseInput[30]~32_combout\ & ( 
-- (\mainALU|Mux31~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & \ALUbaseInput[28]~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux31~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_ALUbaseInput[28]~24_combout\,
	dataf => \ALT_INV_ALUbaseInput[30]~32_combout\,
	combout => \mainALU|Mux63~73_combout\);

-- Location: LABCELL_X24_Y15_N18
\mainALU|Mux0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~23_combout\ = ( \mainALU|Mux0~22_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~64_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~38_combout\))) ) ) # ( !\mainALU|Mux0~22_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\mainALU|Mux63~64_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~38_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \mainALU|ALT_INV_Mux63~38_combout\,
	datad => \mainALU|ALT_INV_Mux63~64_combout\,
	dataf => \mainALU|ALT_INV_Mux0~22_combout\,
	combout => \mainALU|Mux0~23_combout\);

-- Location: MLABCELL_X23_Y14_N24
\mainALU|Mux131~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~3_combout\ = ( \mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~30_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~28_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~23_combout\)))) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~30_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((\mainALU|Mux0~28_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~23_combout\)))) ) ) 
-- ) # ( \mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~30_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~28_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((\mainALU|Mux0~23_combout\)))) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~30_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~28_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~28_combout\,
	datad => \mainALU|ALT_INV_Mux0~23_combout\,
	datae => \mainALU|ALT_INV_Mux0~25_combout\,
	dataf => \mainALU|ALT_INV_Mux0~30_combout\,
	combout => \mainALU|Mux131~3_combout\);

-- Location: LABCELL_X20_Y14_N36
\mainALU|Mux131~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~4_combout\ = ( \mainALU|Mux63~73_combout\ & ( \mainALU|Mux131~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)) # (\mainALU|Mux131~2_combout\))) # (\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\) # 
-- (\mainALU|Mux63~74_combout\)))) ) ) ) # ( !\mainALU|Mux63~73_combout\ & ( \mainALU|Mux131~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)) # (\mainALU|Mux131~2_combout\))) # (\mainALU|Mux155~4_combout\ & 
-- (((\mainALU|Mux155~3_combout\ & \mainALU|Mux63~74_combout\)))) ) ) ) # ( \mainALU|Mux63~73_combout\ & ( !\mainALU|Mux131~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux131~2_combout\ & (!\mainALU|Mux155~3_combout\))) # 
-- (\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\) # (\mainALU|Mux63~74_combout\)))) ) ) ) # ( !\mainALU|Mux63~73_combout\ & ( !\mainALU|Mux131~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux131~2_combout\ & 
-- (!\mainALU|Mux155~3_combout\))) # (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\ & \mainALU|Mux63~74_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux131~2_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux155~3_combout\,
	datad => \mainALU|ALT_INV_Mux63~74_combout\,
	datae => \mainALU|ALT_INV_Mux63~73_combout\,
	dataf => \mainALU|ALT_INV_Mux131~3_combout\,
	combout => \mainALU|Mux131~4_combout\);

-- Location: LABCELL_X21_Y14_N39
\mainALU|Mux131~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~6_combout\ = ( \ALUbaseInput[12]~22_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((!\controller|ALUControl[1]~6_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (\controller|ALUControl[0]~1_combout\))) # 
-- (\controller|ALUControl[1]~6_combout\ & ((\controller|ALUControl[3]~3_combout\))))) ) ) # ( !\ALUbaseInput[12]~22_combout\ & ( (\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[1]~6_combout\ $ (\controller|ALUControl[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000010001010001000001000101000100000101010100010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[12]~22_combout\,
	combout => \mainALU|Mux131~6_combout\);

-- Location: LABCELL_X21_Y14_N12
\mainALU|Mux131~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~7_combout\ = ( !\mainALU|Mux155~5_combout\ & ( \mainALU|Add0~113_sumout\ & ( (!\mainALU|Mux131~6_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux3~10_combout\) # (\ALUbaseInput[28]~24_combout\)))) ) ) ) # ( 
-- \mainALU|Mux155~5_combout\ & ( !\mainALU|Add0~113_sumout\ & ( (!\mainALU|Mux131~6_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux3~10_combout\) # (\ALUbaseInput[28]~24_combout\)))) ) ) ) # ( !\mainALU|Mux155~5_combout\ & ( 
-- !\mainALU|Add0~113_sumout\ & ( (!\mainALU|Mux131~6_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux3~10_combout\) # (\ALUbaseInput[28]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001100100011001100110010001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datab => \mainALU|ALT_INV_Mux131~6_combout\,
	datac => \ALT_INV_ALUbaseInput[28]~24_combout\,
	datad => \registers|ALT_INV_Mux3~10_combout\,
	datae => \mainALU|ALT_INV_Mux155~5_combout\,
	dataf => \mainALU|ALT_INV_Add0~113_sumout\,
	combout => \mainALU|Mux131~7_combout\);

-- Location: LABCELL_X20_Y14_N12
\mainALU|Mux131~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux131~8_combout\ = ( \mainALU|Mux131~7_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux131~5_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (!\mainALU|Mux131~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110001111101011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux131~5_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \mainALU|ALT_INV_Mux143~4_combout\,
	datad => \mainALU|ALT_INV_Mux131~4_combout\,
	dataf => \mainALU|ALT_INV_Mux131~7_combout\,
	combout => \mainALU|Mux131~8_combout\);

-- Location: MLABCELL_X23_Y14_N0
\mainALU|Mux132~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~5_combout\ = ( \ALUbaseInput[27]~13_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\registers|Mux4~10_combout\) # (\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[0]~1_combout\))) ) ) # ( 
-- !\ALUbaseInput[27]~13_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \registers|Mux4~10_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000001111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \registers|ALT_INV_Mux4~10_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[27]~13_combout\,
	combout => \mainALU|Mux132~5_combout\);

-- Location: MLABCELL_X28_Y16_N30
\mainALU|Mux127~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~78_combout\ = ( \mainALU|Mux127~64_combout\ & ( (!\registers|Mux30~8_combout\ & (((!\registers|Mux29~8_combout\) # (\mainALU|Mux127~75_combout\)))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~70_combout\ & 
-- ((!\registers|Mux29~8_combout\)))) ) ) # ( !\mainALU|Mux127~64_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux127~75_combout\ & \registers|Mux29~8_combout\)))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~70_combout\ & 
-- ((!\registers|Mux29~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110011011101000011001101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~70_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~75_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~64_combout\,
	combout => \mainALU|Mux127~78_combout\);

-- Location: LABCELL_X17_Y15_N36
\mainALU|Mux132~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~1_combout\ = ( \mainALU|Mux64~0_combout\ & ( (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\ALUbaseInput[28]~24_combout\))) # (\registers|Mux30~8_combout\ & (\ALUbaseInput[30]~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010100010000000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \ALT_INV_ALUbaseInput[28]~24_combout\,
	dataf => \mainALU|ALT_INV_Mux64~0_combout\,
	combout => \mainALU|Mux132~1_combout\);

-- Location: MLABCELL_X23_Y14_N18
\mainALU|Mux132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~0_combout\ = ( \mainALU|Mux64~29_combout\ & ( \mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\)) # (\mainALU|Mux64~24_combout\))) # (\registers|Mux31~8_combout\ & 
-- (((\registers|Mux30~8_combout\) # (\mainALU|Mux64~26_combout\)))) ) ) ) # ( !\mainALU|Mux64~29_combout\ & ( \mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~24_combout\ & ((\registers|Mux30~8_combout\)))) # 
-- (\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\) # (\mainALU|Mux64~26_combout\)))) ) ) ) # ( \mainALU|Mux64~29_combout\ & ( !\mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\)) # 
-- (\mainALU|Mux64~24_combout\))) # (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~26_combout\ & !\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~29_combout\ & ( !\mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & 
-- (\mainALU|Mux64~24_combout\ & ((\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~26_combout\ & !\registers|Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~24_combout\,
	datac => \mainALU|ALT_INV_Mux64~26_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~29_combout\,
	dataf => \mainALU|ALT_INV_Mux64~22_combout\,
	combout => \mainALU|Mux132~0_combout\);

-- Location: MLABCELL_X23_Y14_N30
\mainALU|Mux132~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~2_combout\ = ( \mainALU|Mux132~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (!\mainALU|Mux132~1_combout\ & ((!\mainALU|Mux127~78_combout\) # (\registers|Mux31~8_combout\)))) ) ) # ( !\mainALU|Mux132~0_combout\ & ( 
-- (!\controller|ALUControl[0]~1_combout\) # ((!\mainALU|Mux132~1_combout\ & ((!\mainALU|Mux127~78_combout\) # (\registers|Mux31~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111001100111111011100110000110001000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~78_combout\,
	datad => \mainALU|ALT_INV_Mux132~1_combout\,
	dataf => \mainALU|ALT_INV_Mux132~0_combout\,
	combout => \mainALU|Mux132~2_combout\);

-- Location: LABCELL_X26_Y17_N51
\mainALU|Mux63~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~72_combout\ = ( \ALUbaseInput[27]~13_combout\ & ( \ALUbaseInput[29]~9_combout\ & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- \ALUbaseInput[31]~17_combout\)))) ) ) ) # ( !\ALUbaseInput[27]~13_combout\ & ( \ALUbaseInput[29]~9_combout\ & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\ALUbaseInput[31]~17_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(8))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)))))) ) ) ) # ( \ALUbaseInput[27]~13_combout\ & ( 
-- !\ALUbaseInput[29]~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[31]~17_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[27]~13_combout\ & ( !\ALUbaseInput[29]~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\ALUbaseInput[31]~17_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux31~2_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000001010001000000000010100100000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux31~2_combout\,
	datae => \ALT_INV_ALUbaseInput[27]~13_combout\,
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux63~72_combout\);

-- Location: MLABCELL_X23_Y14_N48
\mainALU|Mux132~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~3_combout\ = ( \mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~21_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~28_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\mainALU|Mux0~23_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~21_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~28_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~23_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) 
-- # ( \mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~21_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~28_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~23_combout\)))) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~21_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~28_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~28_combout\,
	datad => \mainALU|ALT_INV_Mux0~23_combout\,
	datae => \mainALU|ALT_INV_Mux0~25_combout\,
	dataf => \mainALU|ALT_INV_Mux0~21_combout\,
	combout => \mainALU|Mux132~3_combout\);

-- Location: MLABCELL_X23_Y14_N54
\mainALU|Mux132~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~4_combout\ = ( \mainALU|Mux63~72_combout\ & ( \mainALU|Mux132~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux132~2_combout\) # (\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)) 
-- # (\mainALU|Mux63~73_combout\))) ) ) ) # ( !\mainALU|Mux63~72_combout\ & ( \mainALU|Mux132~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux132~2_combout\) # (\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & 
-- (\mainALU|Mux63~73_combout\ & (\mainALU|Mux155~3_combout\))) ) ) ) # ( \mainALU|Mux63~72_combout\ & ( !\mainALU|Mux132~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\ & !\mainALU|Mux132~2_combout\)))) # 
-- (\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux63~73_combout\))) ) ) ) # ( !\mainALU|Mux63~72_combout\ & ( !\mainALU|Mux132~3_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\ & 
-- !\mainALU|Mux132~2_combout\)))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~73_combout\ & (\mainALU|Mux155~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000100000001111100010101000110101011000010111111101101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~4_combout\,
	datab => \mainALU|ALT_INV_Mux63~73_combout\,
	datac => \mainALU|ALT_INV_Mux155~3_combout\,
	datad => \mainALU|ALT_INV_Mux132~2_combout\,
	datae => \mainALU|ALT_INV_Mux63~72_combout\,
	dataf => \mainALU|ALT_INV_Mux132~3_combout\,
	combout => \mainALU|Mux132~4_combout\);

-- Location: MLABCELL_X23_Y14_N3
\mainALU|Mux132~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~6_combout\ = ( \ALUbaseInput[11]~11_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((!\controller|ALUControl[1]~6_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (\controller|ALUControl[0]~1_combout\))) # 
-- (\controller|ALUControl[1]~6_combout\ & ((\controller|ALUControl[3]~3_combout\))))) ) ) # ( !\ALUbaseInput[11]~11_combout\ & ( (\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[1]~6_combout\ $ (\controller|ALUControl[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000011000000001100001100000001110000110000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[11]~11_combout\,
	combout => \mainALU|Mux132~6_combout\);

-- Location: MLABCELL_X23_Y14_N12
\mainALU|Mux132~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~7_combout\ = ( !\mainALU|Mux155~5_combout\ & ( \mainALU|Add0~109_sumout\ & ( (!\mainALU|Mux132~6_combout\ & (((!\mainALU|Mux156~7_combout\) # (\registers|Mux4~10_combout\)) # (\ALUbaseInput[27]~13_combout\))) ) ) ) # ( 
-- \mainALU|Mux155~5_combout\ & ( !\mainALU|Add0~109_sumout\ & ( (!\mainALU|Mux132~6_combout\ & (((!\mainALU|Mux156~7_combout\) # (\registers|Mux4~10_combout\)) # (\ALUbaseInput[27]~13_combout\))) ) ) ) # ( !\mainALU|Mux155~5_combout\ & ( 
-- !\mainALU|Add0~109_sumout\ & ( (!\mainALU|Mux132~6_combout\ & (((!\mainALU|Mux156~7_combout\) # (\registers|Mux4~10_combout\)) # (\ALUbaseInput[27]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000101010101010100010101010101010001010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux132~6_combout\,
	datab => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datac => \registers|ALT_INV_Mux4~10_combout\,
	datad => \mainALU|ALT_INV_Mux156~7_combout\,
	datae => \mainALU|ALT_INV_Mux155~5_combout\,
	dataf => \mainALU|ALT_INV_Add0~109_sumout\,
	combout => \mainALU|Mux132~7_combout\);

-- Location: MLABCELL_X23_Y14_N42
\mainALU|Mux132~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux132~8_combout\ = ( \mainALU|Mux132~7_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux132~5_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (!\mainALU|Mux132~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111110001111110011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \mainALU|ALT_INV_Mux132~5_combout\,
	datac => \mainALU|ALT_INV_Mux143~4_combout\,
	datad => \mainALU|ALT_INV_Mux132~4_combout\,
	dataf => \mainALU|ALT_INV_Mux132~7_combout\,
	combout => \mainALU|Mux132~8_combout\);

-- Location: MLABCELL_X23_Y19_N51
\controller|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Mux1~2_combout\ = ( \controller|Mux1~0_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \controller|ALT_INV_Mux1~0_combout\,
	combout => \controller|Mux1~2_combout\);

-- Location: LABCELL_X21_Y17_N30
\mainALU|Add0~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~137_cout\ = CARRY(( (!\controller|Equal0~0_combout\ & (\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & (((\controller|Mux1~2_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(5))))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \controller|ALT_INV_Mux1~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	cin => GND,
	cout => \mainALU|Add0~137_cout\);

-- Location: LABCELL_X21_Y17_N33
\mainALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~1_sumout\ = SUM(( \registers|Mux31~8_combout\ ) + ( !\ALUbaseInput[0]~0_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~137_cout\ ))
-- \mainALU|Add0~2\ = CARRY(( \registers|Mux31~8_combout\ ) + ( !\ALUbaseInput[0]~0_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~137_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~137_cout\,
	sumout => \mainALU|Add0~1_sumout\,
	cout => \mainALU|Add0~2\);

-- Location: LABCELL_X21_Y17_N36
\mainALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~5_sumout\ = SUM(( \registers|Mux30~8_combout\ ) + ( !\ALUbaseInput[1]~1_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( 
-- \mainALU|Add0~2\ ))
-- \mainALU|Add0~6\ = CARRY(( \registers|Mux30~8_combout\ ) + ( !\ALUbaseInput[1]~1_combout\ $ (((!\controller|Equal0~0_combout\ & (!\controller|Mux5~2_combout\)) # (\controller|Equal0~0_combout\ & ((!\controller|Mux1~1_combout\))))) ) + ( \mainALU|Add0~2\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Mux5~2_combout\,
	datab => \controller|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \controller|ALT_INV_Mux1~1_combout\,
	cin => \mainALU|Add0~2\,
	sumout => \mainALU|Add0~5_sumout\,
	cout => \mainALU|Add0~6\);

-- Location: LABCELL_X20_Y15_N45
\mainALU|Mux158~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux158~0_combout\ = ( \mainALU|Add0~5_sumout\ & ( ((!\registers|Mux30~8_combout\ & !\ALUbaseInput[1]~1_combout\)) # (\controller|ALUControl[1]~6_combout\) ) ) # ( !\mainALU|Add0~5_sumout\ & ( (!\registers|Mux30~8_combout\ & 
-- (!\ALUbaseInput[1]~1_combout\ & !\controller|ALUControl[1]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010001111100011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \mainALU|ALT_INV_Add0~5_sumout\,
	combout => \mainALU|Mux158~0_combout\);

-- Location: LABCELL_X17_Y15_N48
\mainALU|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux30~0_combout\ = ( \mainALU|Mux31~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\ALUbaseInput[1]~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\ALUbaseInput[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \mainALU|ALT_INV_Mux31~1_combout\,
	combout => \mainALU|Mux30~0_combout\);

-- Location: LABCELL_X20_Y15_N42
\mainALU|Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux94~0_combout\ = ( \mainALU|Mux64~0_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\ALUbaseInput[1]~1_combout\)) # (\registers|Mux31~8_combout\ & ((\ALUbaseInput[0]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000010100010001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datac => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	dataf => \mainALU|ALT_INV_Mux64~0_combout\,
	combout => \mainALU|Mux94~0_combout\);

-- Location: LABCELL_X20_Y15_N36
\mainALU|Mux158~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux158~4_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (\registers|Mux30~8_combout\ & (\ALUbaseInput[1]~1_combout\))) # (\controller|ALUControl[3]~3_combout\ & ((((\mainALU|Mux30~0_combout\))))) ) 
-- ) # ( \controller|ALUControl[1]~6_combout\ & ( ((!\controller|ALUControl[3]~3_combout\ & (\mainALU|Add0~5_sumout\)) # (\controller|ALUControl[3]~3_combout\ & (((\mainALU|Mux94~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000110111000011000000110000000100001101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \mainALU|ALT_INV_Add0~5_sumout\,
	datad => \mainALU|ALT_INV_Mux30~0_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \mainALU|ALT_INV_Mux94~0_combout\,
	datag => \ALT_INV_ALUbaseInput[1]~1_combout\,
	combout => \mainALU|Mux158~4_combout\);

-- Location: LABCELL_X19_Y16_N57
\mainALU|Mux155~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~0_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( \controller|ALUControl[3]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux155~0_combout\);

-- Location: MLABCELL_X18_Y13_N24
\mainALU|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~2_combout\ = ( \ALUbaseInput[11]~11_combout\ & ( \ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[3]~10_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[27]~13_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[11]~11_combout\ & ( \ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[3]~10_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[27]~13_combout\)))) ) ) ) # ( \ALUbaseInput[11]~11_combout\ & ( !\ALUbaseInput[19]~12_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[3]~10_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[27]~13_combout\))) ) ) ) # ( !\ALUbaseInput[11]~11_combout\ & ( !\ALUbaseInput[19]~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[3]~10_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[27]~13_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datad => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datae => \ALT_INV_ALUbaseInput[11]~11_combout\,
	dataf => \ALT_INV_ALUbaseInput[19]~12_combout\,
	combout => \mainALU|Mux63~2_combout\);

-- Location: LABCELL_X19_Y13_N3
\ALUbaseInput[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[9]~2_combout\ = ( !\registers|Mux54~9_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(20) & ( (!\controller|ALUsrc~0_combout\ & (!\registers|Mux54~5_combout\ & !\registers|Mux54~4_combout\)) ) ) ) # ( 
-- !\registers|Mux54~9_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( (!\controller|ALUsrc~0_combout\ & !\registers|Mux54~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux54~5_combout\,
	datad => \registers|ALT_INV_Mux54~4_combout\,
	datae => \registers|ALT_INV_Mux54~9_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \ALUbaseInput[9]~2_combout\);

-- Location: MLABCELL_X18_Y13_N6
\mainALU|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~0_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\ALUbaseInput[9]~2_combout\) # 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9))))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\ALUbaseInput[17]~4_combout\))) ) ) ) # ( 
-- !\ALUbaseInput[1]~1_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\ALUbaseInput[9]~2_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\ALUbaseInput[17]~4_combout\))) ) ) ) # ( \ALUbaseInput[1]~1_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\ALUbaseInput[9]~2_combout\) # (!\instructions|altsyncram_component|auto_generated|q_a\(9))))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[17]~4_combout\ 
-- & ((!\instructions|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((!\ALUbaseInput[9]~2_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(9))))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[17]~4_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110100000101110111010000000010001111101011011101111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_ALUbaseInput[17]~4_combout\,
	datac => \ALT_INV_ALUbaseInput[9]~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_ALUbaseInput[1]~1_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux63~0_combout\);

-- Location: LABCELL_X17_Y15_N15
\mainALU|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~3_combout\ = ( \ALUbaseInput[15]~15_combout\ & ( \ALUbaseInput[31]~17_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[7]~14_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) 
-- & ((\ALUbaseInput[23]~16_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\ALUbaseInput[15]~15_combout\ & ( \ALUbaseInput[31]~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[7]~14_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[23]~16_combout\))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( \ALUbaseInput[15]~15_combout\ & ( !\ALUbaseInput[31]~17_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[7]~14_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ALUbaseInput[23]~16_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( !\ALUbaseInput[15]~15_combout\ & ( !\ALUbaseInput[31]~17_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[7]~14_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ALUbaseInput[23]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datad => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datae => \ALT_INV_ALUbaseInput[15]~15_combout\,
	dataf => \ALT_INV_ALUbaseInput[31]~17_combout\,
	combout => \mainALU|Mux63~3_combout\);

-- Location: MLABCELL_X18_Y15_N36
\mainALU|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~1_combout\ = ( \ALUbaseInput[5]~6_combout\ & ( \ALUbaseInput[21]~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[13]~7_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[29]~9_combout\)))) ) ) ) # ( !\ALUbaseInput[5]~6_combout\ & ( \ALUbaseInput[21]~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[13]~7_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # 
-- ((\ALUbaseInput[29]~9_combout\)))) ) ) ) # ( \ALUbaseInput[5]~6_combout\ & ( !\ALUbaseInput[21]~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # 
-- ((\ALUbaseInput[13]~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[29]~9_combout\)))) ) ) ) # ( !\ALUbaseInput[5]~6_combout\ & ( 
-- !\ALUbaseInput[21]~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[13]~7_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\ALUbaseInput[29]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datad => \ALT_INV_ALUbaseInput[29]~9_combout\,
	datae => \ALT_INV_ALUbaseInput[5]~6_combout\,
	dataf => \ALT_INV_ALUbaseInput[21]~8_combout\,
	combout => \mainALU|Mux63~1_combout\);

-- Location: MLABCELL_X18_Y13_N12
\mainALU|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~4_combout\ = ( \mainALU|Mux63~3_combout\ & ( \mainALU|Mux63~1_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux63~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux63~3_combout\ & ( \mainALU|Mux63~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~0_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~2_combout\))) ) ) ) # ( \mainALU|Mux63~3_combout\ 
-- & ( !\mainALU|Mux63~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\mainALU|Mux63~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\mainALU|Mux63~3_combout\ & ( !\mainALU|Mux63~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~2_combout\,
	datad => \mainALU|ALT_INV_Mux63~0_combout\,
	datae => \mainALU|ALT_INV_Mux63~3_combout\,
	dataf => \mainALU|ALT_INV_Mux63~1_combout\,
	combout => \mainALU|Mux63~4_combout\);

-- Location: LABCELL_X19_Y16_N21
\mainALU|Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[30]~32_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[22]~31_combout\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \ALUbaseInput[14]~30_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[6]~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datab => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datad => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \mainALU|Mux63~8_combout\);

-- Location: LABCELL_X19_Y16_N48
\mainALU|Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~6_combout\ = ( \ALUbaseInput[20]~23_combout\ & ( \ALUbaseInput[28]~24_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[4]~21_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ALUbaseInput[12]~22_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALUbaseInput[20]~23_combout\ & ( \ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\ALUbaseInput[4]~21_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[12]~22_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( \ALUbaseInput[20]~23_combout\ & ( !\ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\ALUbaseInput[4]~21_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[12]~22_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[20]~23_combout\ & ( !\ALUbaseInput[28]~24_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[4]~21_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[12]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datad => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datae => \ALT_INV_ALUbaseInput[20]~23_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux63~6_combout\);

-- Location: MLABCELL_X18_Y21_N48
\ALUbaseInput[10]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[10]~26_combout\ = ( \registers|Mux53~5_combout\ & ( \registers|Mux53~4_combout\ & ( !\controller|ALUsrc~0_combout\ ) ) ) # ( !\registers|Mux53~5_combout\ & ( \registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux53~9_combout\))) ) ) ) # ( \registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ & ( !\controller|ALUsrc~0_combout\ ) ) ) # ( !\registers|Mux53~5_combout\ & ( 
-- !\registers|Mux53~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & \registers|Mux53~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110011001100110000001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux53~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux53~5_combout\,
	dataf => \registers|ALT_INV_Mux53~4_combout\,
	combout => \ALUbaseInput[10]~26_combout\);

-- Location: LABCELL_X19_Y13_N42
\mainALU|Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~7_combout\ = ( \ALUbaseInput[10]~26_combout\ & ( \ALUbaseInput[2]~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALUbaseInput[18]~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[26]~28_combout\)))) ) ) ) # ( !\ALUbaseInput[10]~26_combout\ & ( \ALUbaseInput[2]~25_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALUbaseInput[18]~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[26]~28_combout\))))) ) ) ) # ( \ALUbaseInput[10]~26_combout\ & ( !\ALUbaseInput[2]~25_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALUbaseInput[18]~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[26]~28_combout\))))) ) ) ) # ( !\ALUbaseInput[10]~26_combout\ & ( !\ALUbaseInput[2]~25_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[18]~27_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ALUbaseInput[26]~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datad => \ALT_INV_ALUbaseInput[26]~28_combout\,
	datae => \ALT_INV_ALUbaseInput[10]~26_combout\,
	dataf => \ALT_INV_ALUbaseInput[2]~25_combout\,
	combout => \mainALU|Mux63~7_combout\);

-- Location: LABCELL_X20_Y18_N27
\mainALU|Mux63~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~11_combout\ = ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[16]~19_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[24]~20_combout\)))) ) ) # ( !\ALUbaseInput[8]~18_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[16]~19_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[24]~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[16]~19_combout\,
	datad => \ALT_INV_ALUbaseInput[24]~20_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux63~11_combout\);

-- Location: LABCELL_X19_Y16_N36
\mainALU|Mux63~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~12_combout\ = ( \mainALU|Mux63~7_combout\ & ( \mainALU|Mux63~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~8_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\mainALU|Mux63~7_combout\ & ( \mainALU|Mux63~11_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~6_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \mainALU|Mux63~7_combout\ & ( !\mainALU|Mux63~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~8_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~6_combout\)))) ) 
-- ) ) # ( !\mainALU|Mux63~7_combout\ & ( !\mainALU|Mux63~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~8_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~8_combout\,
	datad => \mainALU|ALT_INV_Mux63~6_combout\,
	datae => \mainALU|ALT_INV_Mux63~7_combout\,
	dataf => \mainALU|ALT_INV_Mux63~11_combout\,
	combout => \mainALU|Mux63~12_combout\);

-- Location: LABCELL_X19_Y16_N18
\mainALU|Mux127~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~8_combout\ = ( \registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[30]~32_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[22]~31_combout\ ) ) ) # ( 
-- \registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[14]~30_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[6]~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datab => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datac => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datad => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~8_combout\);

-- Location: LABCELL_X19_Y19_N54
\mainALU|Mux127~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~7_combout\ = ( \registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[26]~28_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[18]~27_combout\ ) ) ) # ( 
-- \registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[10]~34_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[2]~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[26]~28_combout\,
	datab => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datac => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datad => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~7_combout\);

-- Location: MLABCELL_X18_Y18_N24
\mainALU|Mux127~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~6_combout\ = ( \registers|Mux28~8_combout\ & ( \ALUbaseInput[28]~24_combout\ & ( (\registers|Mux27~8_combout\) # (\ALUbaseInput[12]~22_combout\) ) ) ) # ( !\registers|Mux28~8_combout\ & ( \ALUbaseInput[28]~24_combout\ & ( 
-- (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[4]~21_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[20]~23_combout\)) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\ALUbaseInput[28]~24_combout\ & ( (\ALUbaseInput[12]~22_combout\ & 
-- !\registers|Mux27~8_combout\) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\ALUbaseInput[28]~24_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[4]~21_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[20]~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datab => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[28]~24_combout\,
	combout => \mainALU|Mux127~6_combout\);

-- Location: MLABCELL_X18_Y18_N51
\mainALU|Mux127~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~10_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( (!\registers|Mux27~8_combout\ & (((\ALUbaseInput[8]~18_combout\)) # (\registers|Mux28~8_combout\))) # (\registers|Mux27~8_combout\ & (!\registers|Mux28~8_combout\ & 
-- (\ALUbaseInput[24]~20_combout\))) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( (!\registers|Mux28~8_combout\ & ((!\registers|Mux27~8_combout\ & ((\ALUbaseInput[8]~18_combout\))) # (\registers|Mux27~8_combout\ & (\ALUbaseInput[24]~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datad => \ALT_INV_ALUbaseInput[8]~18_combout\,
	dataf => \ALT_INV_ALUbaseInput[16]~19_combout\,
	combout => \mainALU|Mux127~10_combout\);

-- Location: LABCELL_X19_Y16_N30
\mainALU|Mux127~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~11_combout\ = ( \mainALU|Mux127~6_combout\ & ( \mainALU|Mux127~10_combout\ & ( ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~7_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~8_combout\))) # (\registers|Mux30~8_combout\) 
-- ) ) ) # ( !\mainALU|Mux127~6_combout\ & ( \mainALU|Mux127~10_combout\ & ( (!\registers|Mux29~8_combout\ & (!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~7_combout\)))) # (\registers|Mux29~8_combout\ & (((\mainALU|Mux127~8_combout\)) # 
-- (\registers|Mux30~8_combout\))) ) ) ) # ( \mainALU|Mux127~6_combout\ & ( !\mainALU|Mux127~10_combout\ & ( (!\registers|Mux29~8_combout\ & (((\mainALU|Mux127~7_combout\)) # (\registers|Mux30~8_combout\))) # (\registers|Mux29~8_combout\ & 
-- (!\registers|Mux30~8_combout\ & (\mainALU|Mux127~8_combout\))) ) ) ) # ( !\mainALU|Mux127~6_combout\ & ( !\mainALU|Mux127~10_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~7_combout\))) # 
-- (\registers|Mux29~8_combout\ & (\mainALU|Mux127~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~7_combout\,
	datae => \mainALU|ALT_INV_Mux127~6_combout\,
	dataf => \mainALU|ALT_INV_Mux127~10_combout\,
	combout => \mainALU|Mux127~11_combout\);

-- Location: LABCELL_X17_Y16_N54
\mainALU|Mux127~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~2_combout\ = ( \registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[27]~13_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[19]~12_combout\ ) ) ) # ( 
-- \registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[11]~11_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[3]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datab => \ALT_INV_ALUbaseInput[19]~12_combout\,
	datac => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datad => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~2_combout\);

-- Location: LABCELL_X19_Y16_N42
\mainALU|Mux127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~0_combout\ = ( \registers|Mux28~8_combout\ & ( \ALUbaseInput[17]~4_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[9]~33_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[25]~5_combout\))) ) ) ) # ( 
-- !\registers|Mux28~8_combout\ & ( \ALUbaseInput[17]~4_combout\ & ( (\ALUbaseInput[1]~1_combout\) # (\registers|Mux27~8_combout\) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\ALUbaseInput[17]~4_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[9]~33_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[25]~5_combout\))) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\ALUbaseInput[17]~4_combout\ & ( (!\registers|Mux27~8_combout\ & \ALUbaseInput[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datac => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datad => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[17]~4_combout\,
	combout => \mainALU|Mux127~0_combout\);

-- Location: LABCELL_X19_Y17_N18
\mainALU|Mux127~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~1_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (!\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\)) # (\ALUbaseInput[13]~7_combout\))) # (\registers|Mux27~8_combout\ & 
-- (((\registers|Mux28~8_combout\) # (\ALUbaseInput[21]~8_combout\)))) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (!\registers|Mux27~8_combout\ & (((!\registers|Mux28~8_combout\)) # (\ALUbaseInput[13]~7_combout\))) # 
-- (\registers|Mux27~8_combout\ & (((\ALUbaseInput[21]~8_combout\ & !\registers|Mux28~8_combout\)))) ) ) ) # ( \ALUbaseInput[29]~9_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[13]~7_combout\ & 
-- ((\registers|Mux28~8_combout\)))) # (\registers|Mux27~8_combout\ & (((\registers|Mux28~8_combout\) # (\ALUbaseInput[21]~8_combout\)))) ) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[13]~7_combout\ & ((\registers|Mux28~8_combout\)))) # (\registers|Mux27~8_combout\ & (((\ALUbaseInput[21]~8_combout\ & !\registers|Mux28~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datab => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	datae => \ALT_INV_ALUbaseInput[29]~9_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux127~1_combout\);

-- Location: MLABCELL_X18_Y17_N24
\mainALU|Mux127~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~3_combout\ = ( \registers|Mux28~8_combout\ & ( \ALUbaseInput[23]~16_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[15]~15_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[31]~17_combout\))) ) ) ) # ( 
-- !\registers|Mux28~8_combout\ & ( \ALUbaseInput[23]~16_combout\ & ( (\ALUbaseInput[7]~14_combout\) # (\registers|Mux27~8_combout\) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\ALUbaseInput[23]~16_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- (\ALUbaseInput[15]~15_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[31]~17_combout\))) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\ALUbaseInput[23]~16_combout\ & ( (!\registers|Mux27~8_combout\ & \ALUbaseInput[7]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_ALUbaseInput[15]~15_combout\,
	datac => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datad => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[23]~16_combout\,
	combout => \mainALU|Mux127~3_combout\);

-- Location: LABCELL_X19_Y16_N24
\mainALU|Mux127~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~4_combout\ = ( \mainALU|Mux127~1_combout\ & ( \mainALU|Mux127~3_combout\ & ( ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~0_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~2_combout\))) # (\registers|Mux29~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux127~1_combout\ & ( \mainALU|Mux127~3_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~0_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~2_combout\)))) # 
-- (\registers|Mux29~8_combout\ & (\registers|Mux30~8_combout\)) ) ) ) # ( \mainALU|Mux127~1_combout\ & ( !\mainALU|Mux127~3_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~0_combout\))) # 
-- (\registers|Mux30~8_combout\ & (\mainALU|Mux127~2_combout\)))) # (\registers|Mux29~8_combout\ & (!\registers|Mux30~8_combout\)) ) ) ) # ( !\mainALU|Mux127~1_combout\ & ( !\mainALU|Mux127~3_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~0_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~2_combout\,
	datad => \mainALU|ALT_INV_Mux127~0_combout\,
	datae => \mainALU|ALT_INV_Mux127~1_combout\,
	dataf => \mainALU|ALT_INV_Mux127~3_combout\,
	combout => \mainALU|Mux127~4_combout\);

-- Location: LABCELL_X19_Y16_N12
\mainALU|Mux158~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux158~8_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( (((\registers|Mux30~8_combout\)) # (\controller|ALUControl[1]~6_combout\)) # (\ALUbaseInput[1]~1_combout\) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( 
-- ((\controller|ALUControl[1]~6_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~4_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111111101111111000000000000001101111111011111110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \mainALU|ALT_INV_Mux127~11_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \mainALU|ALT_INV_Mux127~4_combout\,
	datag => \registers|ALT_INV_Mux30~8_combout\,
	combout => \mainALU|Mux158~8_combout\);

-- Location: LABCELL_X19_Y16_N0
\mainALU|Mux158~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux158~2_combout\ = ( \mainALU|Mux63~12_combout\ & ( !\mainALU|Mux158~8_combout\ & ( (!\mainALU|Mux155~0_combout\) # ((!\mainALU|Mux63~4_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( !\mainALU|Mux63~12_combout\ 
-- & ( !\mainALU|Mux158~8_combout\ & ( (!\mainALU|Mux155~0_combout\) # ((!\mainALU|Mux63~4_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111111111001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux155~0_combout\,
	datac => \mainALU|ALT_INV_Mux63~4_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \mainALU|ALT_INV_Mux63~12_combout\,
	dataf => \mainALU|ALT_INV_Mux158~8_combout\,
	combout => \mainALU|Mux158~2_combout\);

-- Location: LABCELL_X20_Y15_N6
\mainALU|Mux158~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux158~3_combout\ = ( \mainALU|Mux158~4_combout\ & ( \mainALU|Mux158~2_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (\controller|ALUControl[0]~1_combout\)) # (\controller|ALUControl[2]~7_combout\ & (\mainALU|Mux158~1_combout\ & 
-- ((!\mainALU|Mux158~0_combout\) # (\controller|ALUControl[0]~1_combout\)))) ) ) ) # ( !\mainALU|Mux158~4_combout\ & ( \mainALU|Mux158~2_combout\ & ( (!\controller|ALUControl[2]~7_combout\) # ((\mainALU|Mux158~1_combout\ & ((!\mainALU|Mux158~0_combout\) # 
-- (\controller|ALUControl[0]~1_combout\)))) ) ) ) # ( \mainALU|Mux158~4_combout\ & ( !\mainALU|Mux158~2_combout\ & ( (\mainALU|Mux158~1_combout\ & (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux158~0_combout\) # 
-- (\controller|ALUControl[0]~1_combout\)))) ) ) ) # ( !\mainALU|Mux158~4_combout\ & ( !\mainALU|Mux158~2_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[0]~1_combout\)) # (\controller|ALUControl[2]~7_combout\ & 
-- (\mainALU|Mux158~1_combout\ & ((!\mainALU|Mux158~0_combout\) # (\controller|ALUControl[0]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100001000000110000000111110011111100010101001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \mainALU|ALT_INV_Mux158~1_combout\,
	datac => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datad => \mainALU|ALT_INV_Mux158~0_combout\,
	datae => \mainALU|ALT_INV_Mux158~4_combout\,
	dataf => \mainALU|ALT_INV_Mux158~2_combout\,
	combout => \mainALU|Mux158~3_combout\);

-- Location: LABCELL_X17_Y19_N9
\mainALU|Mux155~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~11_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[3]~3_combout\ & !\controller|ALUControl[0]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \controller|ALT_INV_ALUControl[0]~1_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux155~11_combout\);

-- Location: LABCELL_X17_Y20_N48
\mainALU|Mux155~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~12_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( !\controller|ALUControl[3]~3_combout\ & ( (\controller|ALUControl[0]~1_combout\ & !\controller|ALUControl[2]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[3]~3_combout\,
	combout => \mainALU|Mux155~12_combout\);

-- Location: LABCELL_X17_Y17_N36
\mainALU|Mux151~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux151~4_combout\ = ( \mainALU|Mux155~12_combout\ & ( (!\ALUbaseInput[8]~18_combout\ & (!\registers|Mux23~8_combout\ & !\mainALU|Mux156~7_combout\)) ) ) # ( !\mainALU|Mux155~12_combout\ & ( (!\ALUbaseInput[8]~18_combout\ & 
-- (((!\mainALU|Mux156~7_combout\)) # (\registers|Mux23~8_combout\))) # (\ALUbaseInput[8]~18_combout\ & ((!\registers|Mux23~8_combout\) # ((!\mainALU|Mux155~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111100110111101111110011010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[8]~18_combout\,
	datab => \registers|ALT_INV_Mux23~8_combout\,
	datac => \mainALU|ALT_INV_Mux156~7_combout\,
	datad => \mainALU|ALT_INV_Mux155~11_combout\,
	dataf => \mainALU|ALT_INV_Mux155~12_combout\,
	combout => \mainALU|Mux151~4_combout\);

-- Location: MLABCELL_X18_Y15_N21
\mainALU|Mux63~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~13_combout\ = ( \ALUbaseInput[17]~4_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[9]~33_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( !\ALUbaseInput[17]~4_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[9]~33_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( \ALUbaseInput[17]~4_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((\ALUbaseInput[9]~33_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ALUbaseInput[17]~4_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[9]~33_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000010101010101001010000111100000101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datae => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux63~13_combout\);

-- Location: LABCELL_X20_Y18_N54
\mainALU|Mux63~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~26_combout\ = ( \mainALU|Mux63~21_combout\ & ( \mainALU|Mux63~25_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~13_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\mainALU|Mux63~17_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux63~21_combout\ & ( \mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~13_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~17_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \mainALU|Mux63~21_combout\ & ( !\mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~13_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~17_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\mainALU|Mux63~21_combout\ & ( !\mainALU|Mux63~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~13_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux63~17_combout\,
	datad => \mainALU|ALT_INV_Mux63~13_combout\,
	datae => \mainALU|ALT_INV_Mux63~21_combout\,
	dataf => \mainALU|ALT_INV_Mux63~25_combout\,
	combout => \mainALU|Mux63~26_combout\);

-- Location: LABCELL_X17_Y18_N9
\mainALU|Mux64~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~7_combout\ = ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux29~8_combout\ & (\ALUbaseInput[6]~29_combout\)) # (\registers|Mux29~8_combout\ & ((\ALUbaseInput[2]~25_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datad => \ALT_INV_ALUbaseInput[2]~25_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~7_combout\);

-- Location: LABCELL_X21_Y17_N15
\mainALU|Mux64~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~8_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( (!\registers|Mux28~8_combout\ & (!\registers|Mux27~8_combout\ & ((!\registers|Mux29~8_combout\) # (\ALUbaseInput[3]~10_combout\)))) ) ) # ( !\ALUbaseInput[7]~14_combout\ & ( 
-- (\registers|Mux29~8_combout\ & (\ALUbaseInput[3]~10_combout\ & (!\registers|Mux28~8_combout\ & !\registers|Mux27~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux64~8_combout\);

-- Location: LABCELL_X17_Y18_N6
\mainALU|Mux64~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~6_combout\ = ( \ALUbaseInput[5]~6_combout\ & ( (!\registers|Mux27~8_combout\ & (!\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\) # (\ALUbaseInput[1]~1_combout\)))) ) ) # ( !\ALUbaseInput[5]~6_combout\ & ( 
-- (\registers|Mux29~8_combout\ & (!\registers|Mux27~8_combout\ & (\ALUbaseInput[1]~1_combout\ & !\registers|Mux28~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux64~6_combout\);

-- Location: LABCELL_X20_Y16_N30
\mainALU|Mux151~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux151~0_combout\ = ( \mainALU|Mux64~6_combout\ & ( \mainALU|Mux64~9_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\)) # (\mainALU|Mux64~7_combout\))) # (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~8_combout\) # 
-- (\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~6_combout\ & ( \mainALU|Mux64~9_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\)) # (\mainALU|Mux64~7_combout\))) # (\registers|Mux31~8_combout\ & 
-- (((!\registers|Mux30~8_combout\ & \mainALU|Mux64~8_combout\)))) ) ) ) # ( \mainALU|Mux64~6_combout\ & ( !\mainALU|Mux64~9_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~7_combout\ & (\registers|Mux30~8_combout\))) # 
-- (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~8_combout\) # (\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~6_combout\ & ( !\mainALU|Mux64~9_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~7_combout\ & 
-- (\registers|Mux30~8_combout\))) # (\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\ & \mainALU|Mux64~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~7_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~6_combout\,
	dataf => \mainALU|ALT_INV_Mux64~9_combout\,
	combout => \mainALU|Mux151~0_combout\);

-- Location: LABCELL_X19_Y19_N36
\mainALU|Mux127~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~14_combout\ = ( \registers|Mux27~8_combout\ & ( (\ALUbaseInput[26]~28_combout\ & !\registers|Mux28~8_combout\) ) ) # ( !\registers|Mux27~8_combout\ & ( (!\registers|Mux28~8_combout\ & ((\ALUbaseInput[10]~34_combout\))) # 
-- (\registers|Mux28~8_combout\ & (\ALUbaseInput[18]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datab => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datac => \ALT_INV_ALUbaseInput[26]~28_combout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux127~14_combout\);

-- Location: LABCELL_X17_Y16_N18
\mainALU|Mux127~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~23_combout\ = ( \mainALU|Mux127~10_combout\ & ( \mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~14_combout\))) # (\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~22_combout\))) ) ) ) # ( !\mainALU|Mux127~10_combout\ & ( \mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\ & (((\registers|Mux29~8_combout\)))) # (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~14_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~22_combout\)))) ) ) ) # ( \mainALU|Mux127~10_combout\ & ( !\mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\ & (((!\registers|Mux29~8_combout\)))) # 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~14_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~22_combout\)))) ) ) ) # ( !\mainALU|Mux127~10_combout\ & ( !\mainALU|Mux127~18_combout\ & ( 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~14_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~22_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~14_combout\,
	datae => \mainALU|ALT_INV_Mux127~10_combout\,
	dataf => \mainALU|ALT_INV_Mux127~18_combout\,
	combout => \mainALU|Mux127~23_combout\);

-- Location: LABCELL_X19_Y17_N42
\mainALU|Mux127~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~12_combout\ = ( \registers|Mux28~8_combout\ & ( (\ALUbaseInput[17]~4_combout\ & !\registers|Mux27~8_combout\) ) ) # ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((\ALUbaseInput[9]~33_combout\))) # 
-- (\registers|Mux27~8_combout\ & (\ALUbaseInput[25]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datab => \ALT_INV_ALUbaseInput[17]~4_combout\,
	datac => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux127~12_combout\);

-- Location: LABCELL_X24_Y16_N12
\mainALU|Mux127~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~25_combout\ = ( \mainALU|Mux127~20_combout\ & ( \mainALU|Mux127~24_combout\ & ( ((!\registers|Mux30~8_combout\ & (\mainALU|Mux127~12_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux127~16_combout\)))) # 
-- (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~20_combout\ & ( \mainALU|Mux127~24_combout\ & ( (!\registers|Mux30~8_combout\ & (\mainALU|Mux127~12_combout\ & (!\registers|Mux29~8_combout\))) # (\registers|Mux30~8_combout\ & 
-- (((\mainALU|Mux127~16_combout\) # (\registers|Mux29~8_combout\)))) ) ) ) # ( \mainALU|Mux127~20_combout\ & ( !\mainALU|Mux127~24_combout\ & ( (!\registers|Mux30~8_combout\ & (((\registers|Mux29~8_combout\)) # (\mainALU|Mux127~12_combout\))) # 
-- (\registers|Mux30~8_combout\ & (((!\registers|Mux29~8_combout\ & \mainALU|Mux127~16_combout\)))) ) ) ) # ( !\mainALU|Mux127~20_combout\ & ( !\mainALU|Mux127~24_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux127~12_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux127~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~12_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~16_combout\,
	datae => \mainALU|ALT_INV_Mux127~20_combout\,
	dataf => \mainALU|ALT_INV_Mux127~24_combout\,
	combout => \mainALU|Mux127~25_combout\);

-- Location: LABCELL_X20_Y16_N24
\mainALU|Mux151~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux151~1_combout\ = ( \mainALU|Mux127~25_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux151~0_combout\)) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~23_combout\) # (\registers|Mux31~8_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~25_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux151~0_combout\)) # (\controller|ALUControl[0]~1_combout\ & (((!\registers|Mux31~8_combout\ & \mainALU|Mux127~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110010001000100111001000100111011101110010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \mainALU|ALT_INV_Mux151~0_combout\,
	datac => \registers|ALT_INV_Mux31~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~23_combout\,
	dataf => \mainALU|ALT_INV_Mux127~25_combout\,
	combout => \mainALU|Mux151~1_combout\);

-- Location: LABCELL_X17_Y19_N6
\mainALU|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~6_combout\ = ( \ALUbaseInput[6]~29_combout\ & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[2]~25_combout\))) ) ) # ( !\ALUbaseInput[6]~29_combout\ & ( 
-- (\mainALU|Mux31~2_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(8) & \ALUbaseInput[2]~25_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux31~2_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_ALUbaseInput[2]~25_combout\,
	dataf => \ALT_INV_ALUbaseInput[6]~29_combout\,
	combout => \mainALU|Mux0~6_combout\);

-- Location: LABCELL_X17_Y19_N57
\mainALU|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~5_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( \mainALU|Mux31~2_combout\ ) ) ) # ( !\ALUbaseInput[1]~1_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- \mainALU|Mux31~2_combout\) ) ) ) # ( \ALUbaseInput[1]~1_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux31~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux31~2_combout\,
	datae => \ALT_INV_ALUbaseInput[1]~1_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux0~5_combout\);

-- Location: LABCELL_X17_Y19_N33
\mainALU|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~7_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[3]~10_combout\))) ) ) # ( !\ALUbaseInput[7]~14_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux31~2_combout\ & \ALUbaseInput[3]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux31~2_combout\,
	datad => \ALT_INV_ALUbaseInput[3]~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux0~7_combout\);

-- Location: LABCELL_X20_Y18_N18
\mainALU|Mux151~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux151~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(6) & ( \mainALU|Mux0~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~7_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~5_combout\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( \mainALU|Mux0~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\mainALU|Mux0~6_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(6) & ( !\mainALU|Mux0~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~7_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~5_combout\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( !\mainALU|Mux0~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- \mainALU|Mux0~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~6_combout\,
	datac => \mainALU|ALT_INV_Mux0~5_combout\,
	datad => \mainALU|ALT_INV_Mux0~7_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \mainALU|ALT_INV_Mux0~8_combout\,
	combout => \mainALU|Mux151~2_combout\);

-- Location: LABCELL_X20_Y18_N36
\mainALU|Mux151~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux151~3_combout\ = ( \mainALU|Mux151~1_combout\ & ( \mainALU|Mux151~2_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~24_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~26_combout\))) ) ) 
-- ) # ( !\mainALU|Mux151~1_combout\ & ( \mainALU|Mux151~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & ((\mainALU|Mux63~24_combout\)))) # (\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # 
-- ((\mainALU|Mux63~26_combout\)))) ) ) ) # ( \mainALU|Mux151~1_combout\ & ( !\mainALU|Mux151~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~24_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~26_combout\))) ) ) ) # ( !\mainALU|Mux151~1_combout\ & ( !\mainALU|Mux151~2_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~24_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~26_combout\,
	datad => \mainALU|ALT_INV_Mux63~24_combout\,
	datae => \mainALU|ALT_INV_Mux151~1_combout\,
	dataf => \mainALU|ALT_INV_Mux151~2_combout\,
	combout => \mainALU|Mux151~3_combout\);

-- Location: LABCELL_X21_Y17_N0
\mainALU|Mux151~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux151~5_combout\ = ( \mainALU|Mux151~3_combout\ & ( (!\mainALU|Mux155~10_combout\ & (\mainALU|Mux151~4_combout\ & ((!\mainALU|Mux155~5_combout\) # (!\mainALU|Add0~33_sumout\)))) ) ) # ( !\mainALU|Mux151~3_combout\ & ( (\mainALU|Mux151~4_combout\ 
-- & ((!\mainALU|Mux155~5_combout\) # (!\mainALU|Add0~33_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001100000010000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux155~10_combout\,
	datac => \mainALU|ALT_INV_Mux151~4_combout\,
	datad => \mainALU|ALT_INV_Add0~33_sumout\,
	dataf => \mainALU|ALT_INV_Mux151~3_combout\,
	combout => \mainALU|Mux151~5_combout\);

-- Location: MLABCELL_X18_Y13_N0
\mainALU|Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~5_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[0]~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[24]~20_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[16]~19_combout\ & ( \ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (((\ALUbaseInput[0]~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[24]~20_combout\))) ) ) ) # ( \ALUbaseInput[16]~19_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[0]~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # ((\ALUbaseInput[24]~20_combout\)))) ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( !\ALUbaseInput[8]~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[0]~0_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[24]~20_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datad => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datae => \ALT_INV_ALUbaseInput[16]~19_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|Mux63~5_combout\);

-- Location: MLABCELL_X18_Y13_N18
\mainALU|Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~9_combout\ = ( \mainALU|Mux63~5_combout\ & ( \mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~6_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~7_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\mainALU|Mux63~5_combout\ & ( \mainALU|Mux63~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~7_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \mainALU|Mux63~5_combout\ & ( !\mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~7_combout\)))) ) 
-- ) ) # ( !\mainALU|Mux63~5_combout\ & ( !\mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~6_combout\,
	datad => \mainALU|ALT_INV_Mux63~7_combout\,
	datae => \mainALU|ALT_INV_Mux63~5_combout\,
	dataf => \mainALU|ALT_INV_Mux63~8_combout\,
	combout => \mainALU|Mux63~9_combout\);

-- Location: MLABCELL_X18_Y13_N51
\mainALU|Mux63~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~10_combout\ = ( \mainALU|Mux63~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux63~4_combout\) ) ) # ( !\mainALU|Mux63~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- \mainALU|Mux63~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux63~4_combout\,
	dataf => \mainALU|ALT_INV_Mux63~9_combout\,
	combout => \mainALU|Mux63~10_combout\);

-- Location: MLABCELL_X18_Y13_N42
\mainALU|Mux159~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~13_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( (!\ALUbaseInput[0]~0_combout\ & (((\registers|Mux31~8_combout\ & (\controller|ALUControl[0]~1_combout\))))) # (\ALUbaseInput[0]~0_combout\ & 
-- ((((\controller|ALUControl[0]~1_combout\)) # (\registers|Mux31~8_combout\)))) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (\ALUbaseInput[0]~0_combout\ & (\mainALU|Mux31~1_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(6)))))) # (\controller|ALUControl[0]~1_combout\ & ((((\mainALU|Mux63~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010101011111000100010000111100000101010111110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datab => \mainALU|ALT_INV_Mux31~1_combout\,
	datac => \mainALU|ALT_INV_Mux63~10_combout\,
	datad => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datag => \registers|ALT_INV_Mux31~8_combout\,
	combout => \mainALU|Mux159~13_combout\);

-- Location: LABCELL_X21_Y21_N54
\mainALU|Mux159~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~2_combout\ = ( \registers|Mux31~8_combout\ & ( \controller|ALUControl[3]~3_combout\ ) ) # ( !\registers|Mux31~8_combout\ & ( (\controller|ALUControl[3]~3_combout\ & ((\ALUbaseInput[0]~0_combout\) # (\controller|ALUControl[0]~1_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \ALT_INV_ALUbaseInput[0]~0_combout\,
	dataf => \registers|ALT_INV_Mux31~8_combout\,
	combout => \mainALU|Mux159~2_combout\);

-- Location: LABCELL_X20_Y13_N36
\mainALU|Mux159~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~0_combout\ = ( !\controller|ALUControl[0]~1_combout\ & ( \controller|ALUControl[3]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux159~0_combout\);

-- Location: LABCELL_X20_Y13_N30
\mainALU|Mux159~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~1_combout\ = ( !\registers|Mux29~8_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux30~8_combout\ & (\ALUbaseInput[0]~0_combout\ & (\mainALU|Mux159~0_combout\ & !\registers|Mux27~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \mainALU|ALT_INV_Mux159~0_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux159~1_combout\);

-- Location: LABCELL_X20_Y13_N24
\mainALU|Mux127~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~5_combout\ = ( \ALUbaseInput[8]~18_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\) # (\ALUbaseInput[24]~20_combout\) ) ) ) # ( !\ALUbaseInput[8]~18_combout\ & ( \registers|Mux28~8_combout\ & ( 
-- (\ALUbaseInput[24]~20_combout\ & \registers|Mux27~8_combout\) ) ) ) # ( \ALUbaseInput[8]~18_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[0]~0_combout\)) # (\registers|Mux27~8_combout\ & 
-- ((\ALUbaseInput[16]~19_combout\))) ) ) ) # ( !\ALUbaseInput[8]~18_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[0]~0_combout\)) # (\registers|Mux27~8_combout\ & ((\ALUbaseInput[16]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datab => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \ALT_INV_ALUbaseInput[16]~19_combout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \ALT_INV_ALUbaseInput[8]~18_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux127~5_combout\);

-- Location: LABCELL_X20_Y13_N42
\mainALU|Mux127~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~9_combout\ = ( \mainALU|Mux127~7_combout\ & ( \mainALU|Mux127~5_combout\ & ( (!\registers|Mux29~8_combout\) # ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~6_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~8_combout\))) 
-- ) ) ) # ( !\mainALU|Mux127~7_combout\ & ( \mainALU|Mux127~5_combout\ & ( (!\registers|Mux30~8_combout\ & (((!\registers|Mux29~8_combout\) # (\mainALU|Mux127~6_combout\)))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~8_combout\ & 
-- ((\registers|Mux29~8_combout\)))) ) ) ) # ( \mainALU|Mux127~7_combout\ & ( !\mainALU|Mux127~5_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux127~6_combout\ & \registers|Mux29~8_combout\)))) # (\registers|Mux30~8_combout\ & 
-- (((!\registers|Mux29~8_combout\)) # (\mainALU|Mux127~8_combout\))) ) ) ) # ( !\mainALU|Mux127~7_combout\ & ( !\mainALU|Mux127~5_combout\ & ( (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~6_combout\))) # 
-- (\registers|Mux30~8_combout\ & (\mainALU|Mux127~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~6_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~7_combout\,
	dataf => \mainALU|ALT_INV_Mux127~5_combout\,
	combout => \mainALU|Mux127~9_combout\);

-- Location: LABCELL_X20_Y13_N12
\mainALU|Mux159~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~9_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( (((!\registers|Mux31~8_combout\ & (\mainALU|Mux159~1_combout\))) # (\mainALU|Add0~1_sumout\)) # (\controller|ALUControl[0]~1_combout\) ) ) # ( \controller|ALUControl[3]~3_combout\ & 
-- ( (!\registers|Mux31~8_combout\ & ((((\controller|ALUControl[0]~1_combout\ & \mainALU|Mux127~9_combout\)) # (\mainALU|Mux159~1_combout\)))) # (\registers|Mux31~8_combout\ & (\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux127~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111110111111000000011010101100111111101111110010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~4_combout\,
	datad => \mainALU|ALT_INV_Mux159~1_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \mainALU|ALT_INV_Mux127~9_combout\,
	datag => \mainALU|ALT_INV_Add0~1_sumout\,
	combout => \mainALU|Mux159~9_combout\);

-- Location: LABCELL_X20_Y19_N21
\mainALU|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~21_combout\ = ( \ALUbaseInput[17]~4_combout\ & ( !\registers|Mux14~10_combout\ ) ) # ( !\ALUbaseInput[17]~4_combout\ & ( \registers|Mux14~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux14~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[17]~4_combout\,
	combout => \mainALU|LessThan0~21_combout\);

-- Location: LABCELL_X20_Y17_N3
\mainALU|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~20_combout\ = ( \ALUbaseInput[18]~27_combout\ & ( !\registers|Mux13~10_combout\ ) ) # ( !\ALUbaseInput[18]~27_combout\ & ( \registers|Mux13~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux13~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[18]~27_combout\,
	combout => \mainALU|LessThan0~20_combout\);

-- Location: LABCELL_X19_Y21_N54
\mainALU|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~19_combout\ = ( \ALUbaseInput[19]~12_combout\ & ( \registers|Mux12~10_combout\ & ( (!\ALUbaseInput[21]~8_combout\ & (!\registers|Mux10~10_combout\ & (!\registers|Mux11~10_combout\ $ (\ALUbaseInput[20]~23_combout\)))) # 
-- (\ALUbaseInput[21]~8_combout\ & (\registers|Mux10~10_combout\ & (!\registers|Mux11~10_combout\ $ (\ALUbaseInput[20]~23_combout\)))) ) ) ) # ( !\ALUbaseInput[19]~12_combout\ & ( !\registers|Mux12~10_combout\ & ( (!\ALUbaseInput[21]~8_combout\ & 
-- (!\registers|Mux10~10_combout\ & (!\registers|Mux11~10_combout\ $ (\ALUbaseInput[20]~23_combout\)))) # (\ALUbaseInput[21]~8_combout\ & (\registers|Mux10~10_combout\ & (!\registers|Mux11~10_combout\ $ (\ALUbaseInput[20]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datab => \registers|ALT_INV_Mux11~10_combout\,
	datac => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datad => \registers|ALT_INV_Mux10~10_combout\,
	datae => \ALT_INV_ALUbaseInput[19]~12_combout\,
	dataf => \registers|ALT_INV_Mux12~10_combout\,
	combout => \mainALU|LessThan0~19_combout\);

-- Location: LABCELL_X20_Y17_N0
\mainALU|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~25_combout\ = ( \mainALU|LessThan0~19_combout\ & ( (!\mainALU|LessThan0~21_combout\ & !\mainALU|LessThan0~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_LessThan0~21_combout\,
	datad => \mainALU|ALT_INV_LessThan0~20_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~19_combout\,
	combout => \mainALU|LessThan0~25_combout\);

-- Location: LABCELL_X19_Y21_N0
\mainALU|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~26_combout\ = ( \ALUbaseInput[19]~12_combout\ & ( \registers|Mux12~10_combout\ & ( (!\ALUbaseInput[21]~8_combout\ & (!\registers|Mux11~10_combout\ & (\ALUbaseInput[20]~23_combout\ & !\registers|Mux10~10_combout\))) # 
-- (\ALUbaseInput[21]~8_combout\ & ((!\registers|Mux10~10_combout\) # ((!\registers|Mux11~10_combout\ & \ALUbaseInput[20]~23_combout\)))) ) ) ) # ( !\ALUbaseInput[19]~12_combout\ & ( \registers|Mux12~10_combout\ & ( (!\ALUbaseInput[21]~8_combout\ & 
-- (!\registers|Mux11~10_combout\ & (\ALUbaseInput[20]~23_combout\ & !\registers|Mux10~10_combout\))) # (\ALUbaseInput[21]~8_combout\ & ((!\registers|Mux10~10_combout\) # ((!\registers|Mux11~10_combout\ & \ALUbaseInput[20]~23_combout\)))) ) ) ) # ( 
-- \ALUbaseInput[19]~12_combout\ & ( !\registers|Mux12~10_combout\ & ( (!\ALUbaseInput[21]~8_combout\ & (!\registers|Mux10~10_combout\ & ((!\registers|Mux11~10_combout\) # (\ALUbaseInput[20]~23_combout\)))) # (\ALUbaseInput[21]~8_combout\ & 
-- ((!\registers|Mux11~10_combout\) # ((!\registers|Mux10~10_combout\) # (\ALUbaseInput[20]~23_combout\)))) ) ) ) # ( !\ALUbaseInput[19]~12_combout\ & ( !\registers|Mux12~10_combout\ & ( (!\ALUbaseInput[21]~8_combout\ & (!\registers|Mux11~10_combout\ & 
-- (\ALUbaseInput[20]~23_combout\ & !\registers|Mux10~10_combout\))) # (\ALUbaseInput[21]~8_combout\ & ((!\registers|Mux10~10_combout\) # ((!\registers|Mux11~10_combout\ & \ALUbaseInput[20]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100000100110111110100010101011101000001000101110100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datab => \registers|ALT_INV_Mux11~10_combout\,
	datac => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datad => \registers|ALT_INV_Mux10~10_combout\,
	datae => \ALT_INV_ALUbaseInput[19]~12_combout\,
	dataf => \registers|ALT_INV_Mux12~10_combout\,
	combout => \mainALU|LessThan0~26_combout\);

-- Location: LABCELL_X20_Y17_N6
\mainALU|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~27_combout\ = ( \ALUbaseInput[17]~4_combout\ & ( !\mainALU|LessThan0~26_combout\ & ( (!\mainALU|LessThan0~19_combout\) # ((!\registers|Mux13~10_combout\ & (\registers|Mux14~10_combout\ & !\ALUbaseInput[18]~27_combout\)) # 
-- (\registers|Mux13~10_combout\ & ((!\ALUbaseInput[18]~27_combout\) # (\registers|Mux14~10_combout\)))) ) ) ) # ( !\ALUbaseInput[17]~4_combout\ & ( !\mainALU|LessThan0~26_combout\ & ( ((!\mainALU|LessThan0~19_combout\) # (!\ALUbaseInput[18]~27_combout\)) # 
-- (\registers|Mux13~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111101111111000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux13~10_combout\,
	datab => \registers|ALT_INV_Mux14~10_combout\,
	datac => \mainALU|ALT_INV_LessThan0~19_combout\,
	datad => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datae => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~26_combout\,
	combout => \mainALU|LessThan0~27_combout\);

-- Location: LABCELL_X20_Y17_N24
\mainALU|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~28_combout\ = ( \mainALU|LessThan0~25_combout\ & ( \mainALU|LessThan0~27_combout\ & ( (!\ALUbaseInput[16]~19_combout\ & ((!\ALUbaseInput[15]~15_combout\) # ((\registers|Mux16~10_combout\) # (\registers|Mux15~10_combout\)))) # 
-- (\ALUbaseInput[16]~19_combout\ & (\registers|Mux15~10_combout\ & ((!\ALUbaseInput[15]~15_combout\) # (\registers|Mux16~10_combout\)))) ) ) ) # ( !\mainALU|LessThan0~25_combout\ & ( \mainALU|LessThan0~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111000111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~19_combout\,
	datab => \ALT_INV_ALUbaseInput[15]~15_combout\,
	datac => \registers|ALT_INV_Mux15~10_combout\,
	datad => \registers|ALT_INV_Mux16~10_combout\,
	datae => \mainALU|ALT_INV_LessThan0~25_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~27_combout\,
	combout => \mainALU|LessThan0~28_combout\);

-- Location: LABCELL_X21_Y18_N33
\mainALU|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~30_combout\ = ( \ALUbaseInput[25]~5_combout\ & ( !\registers|Mux6~10_combout\ ) ) # ( !\ALUbaseInput[25]~5_combout\ & ( \registers|Mux6~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux6~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|LessThan0~30_combout\);

-- Location: LABCELL_X21_Y18_N0
\mainALU|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~29_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( \registers|Mux3~10_combout\ & ( (\registers|Mux5~10_combout\ & (\ALUbaseInput[28]~24_combout\ & (!\ALUbaseInput[27]~13_combout\ $ (\registers|Mux4~10_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[26]~28_combout\ & ( \registers|Mux3~10_combout\ & ( (!\registers|Mux5~10_combout\ & (\ALUbaseInput[28]~24_combout\ & (!\ALUbaseInput[27]~13_combout\ $ (\registers|Mux4~10_combout\)))) ) ) ) # ( \ALUbaseInput[26]~28_combout\ & ( 
-- !\registers|Mux3~10_combout\ & ( (\registers|Mux5~10_combout\ & (!\ALUbaseInput[28]~24_combout\ & (!\ALUbaseInput[27]~13_combout\ $ (\registers|Mux4~10_combout\)))) ) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( !\registers|Mux3~10_combout\ & ( 
-- (!\registers|Mux5~10_combout\ & (!\ALUbaseInput[28]~24_combout\ & (!\ALUbaseInput[27]~13_combout\ $ (\registers|Mux4~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datab => \registers|ALT_INV_Mux5~10_combout\,
	datac => \registers|ALT_INV_Mux4~10_combout\,
	datad => \ALT_INV_ALUbaseInput[28]~24_combout\,
	datae => \ALT_INV_ALUbaseInput[26]~28_combout\,
	dataf => \registers|ALT_INV_Mux3~10_combout\,
	combout => \mainALU|LessThan0~29_combout\);

-- Location: MLABCELL_X23_Y15_N45
\mainALU|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~32_combout\ = !\ALUbaseInput[23]~16_combout\ $ (!\registers|Mux8~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datad => \registers|ALT_INV_Mux8~10_combout\,
	combout => \mainALU|LessThan0~32_combout\);

-- Location: LABCELL_X21_Y18_N39
\mainALU|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~31_combout\ = ( !\ALUbaseInput[24]~20_combout\ & ( \registers|Mux7~10_combout\ ) ) # ( \ALUbaseInput[24]~20_combout\ & ( !\registers|Mux7~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_ALUbaseInput[24]~20_combout\,
	dataf => \registers|ALT_INV_Mux7~10_combout\,
	combout => \mainALU|LessThan0~31_combout\);

-- Location: LABCELL_X21_Y18_N9
\mainALU|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~33_combout\ = ( !\mainALU|LessThan0~32_combout\ & ( !\mainALU|LessThan0~31_combout\ & ( (!\mainALU|LessThan0~30_combout\ & (\mainALU|LessThan0~29_combout\ & (!\ALUbaseInput[22]~31_combout\ $ (\registers|Mux9~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_LessThan0~30_combout\,
	datab => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datac => \registers|ALT_INV_Mux9~10_combout\,
	datad => \mainALU|ALT_INV_LessThan0~29_combout\,
	datae => \mainALU|ALT_INV_LessThan0~32_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~31_combout\,
	combout => \mainALU|LessThan0~33_combout\);

-- Location: FF_X13_Y19_N14
\registers|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][31]~q\);

-- Location: LABCELL_X12_Y22_N6
\registers|registers[0][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[0][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[0][31]~feeder_combout\);

-- Location: FF_X12_Y22_N7
\registers|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[0][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[0][31]~q\);

-- Location: FF_X13_Y19_N8
\registers|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][31]~q\);

-- Location: MLABCELL_X13_Y19_N48
\registers|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~6_combout\ = ( \registers|registers[0][31]~q\ & ( \registers|registers[2][31]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[1][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[3][31]~q\))) ) ) ) # ( !\registers|registers[0][31]~q\ & ( \registers|registers[2][31]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\registers|registers[1][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[3][31]~q\)))) ) ) ) # ( \registers|registers[0][31]~q\ & ( !\registers|registers[2][31]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\registers|registers[1][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[3][31]~q\)))) ) ) ) # ( !\registers|registers[0][31]~q\ & ( !\registers|registers[2][31]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[1][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|registers[3][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_registers[3][31]~q\,
	datac => \registers|ALT_INV_registers[1][31]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[0][31]~q\,
	dataf => \registers|ALT_INV_registers[2][31]~q\,
	combout => \registers|Mux0~6_combout\);

-- Location: FF_X12_Y19_N35
\registers|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[13][31]~q\);

-- Location: LABCELL_X16_Y20_N57
\registers|registers[12][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[12][31]~feeder_combout\);

-- Location: FF_X16_Y20_N59
\registers|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][31]~q\);

-- Location: LABCELL_X12_Y19_N57
\registers|registers[14][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[14][31]~feeder_combout\);

-- Location: FF_X12_Y19_N59
\registers|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][31]~q\);

-- Location: FF_X12_Y19_N38
\registers|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[15][31]~q\);

-- Location: LABCELL_X12_Y19_N27
\registers|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[15][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[13][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[14][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[12][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][31]~q\,
	datab => \registers|ALT_INV_registers[12][31]~q\,
	datac => \registers|ALT_INV_registers[14][31]~q\,
	datad => \registers|ALT_INV_registers[15][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux0~7_combout\);

-- Location: FF_X10_Y18_N35
\registers|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[6][31]~q\);

-- Location: FF_X12_Y18_N53
\registers|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][31]~q\);

-- Location: LABCELL_X7_Y20_N12
\registers|registers[4][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[4][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[4][31]~feeder_combout\);

-- Location: FF_X7_Y20_N14
\registers|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[4][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[4][31]~q\);

-- Location: LABCELL_X7_Y18_N12
\registers|registers[5][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][31]~feeder_combout\ = ( \writeData[31]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[31]~23_combout\,
	combout => \registers|registers[5][31]~feeder_combout\);

-- Location: FF_X7_Y18_N14
\registers|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][31]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][31]~q\);

-- Location: LABCELL_X7_Y18_N54
\registers|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~8_combout\ = ( \registers|registers[5][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[7][31]~q\) ) ) ) # ( 
-- !\registers|registers[5][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[7][31]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \registers|registers[5][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[4][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|registers[6][31]~q\)) ) ) ) # ( !\registers|registers[5][31]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[4][31]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[6][31]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[6][31]~q\,
	datab => \registers|ALT_INV_registers[7][31]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_registers[4][31]~q\,
	datae => \registers|ALT_INV_registers[5][31]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux0~8_combout\);

-- Location: LABCELL_X10_Y21_N24
\registers|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][31]~q\,
	datab => \registers|ALT_INV_registers[8][31]~q\,
	datac => \registers|ALT_INV_registers[9][31]~q\,
	datad => \registers|ALT_INV_registers[11][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux0~5_combout\);

-- Location: LABCELL_X16_Y17_N12
\registers|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~9_combout\ = ( \registers|Mux0~8_combout\ & ( \registers|Mux0~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (((\registers|Mux0~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|Mux0~7_combout\)))) ) ) ) # ( !\registers|Mux0~8_combout\ & ( \registers|Mux0~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux0~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((\registers|Mux0~7_combout\)))) ) ) ) # ( \registers|Mux0~8_combout\ & ( !\registers|Mux0~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\registers|Mux0~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux0~7_combout\)))) 
-- ) ) ) # ( !\registers|Mux0~8_combout\ & ( !\registers|Mux0~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux0~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|Mux0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_Mux0~6_combout\,
	datad => \registers|ALT_INV_Mux0~7_combout\,
	datae => \registers|ALT_INV_Mux0~8_combout\,
	dataf => \registers|ALT_INV_Mux0~5_combout\,
	combout => \registers|Mux0~9_combout\);

-- Location: LABCELL_X14_Y19_N21
\registers|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~1_combout\ = ( \registers|registers[29][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[25][31]~q\) ) ) ) # ( 
-- !\registers|registers[29][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\registers|registers[25][31]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \registers|registers[29][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[17][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[21][31]~q\)) ) ) ) # ( !\registers|registers[29][31]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[17][31]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[21][31]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][31]~q\,
	datab => \registers|ALT_INV_registers[21][31]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_registers[17][31]~q\,
	datae => \registers|ALT_INV_registers[29][31]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux0~1_combout\);

-- Location: LABCELL_X12_Y17_N3
\registers|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][31]~q\,
	datab => \registers|ALT_INV_registers[16][31]~q\,
	datac => \registers|ALT_INV_registers[24][31]~q\,
	datad => \registers|ALT_INV_registers[28][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux0~0_combout\);

-- Location: LABCELL_X14_Y19_N9
\registers|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[31][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[27][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][31]~q\,
	datab => \registers|ALT_INV_registers[23][31]~q\,
	datac => \registers|ALT_INV_registers[19][31]~q\,
	datad => \registers|ALT_INV_registers[31][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux0~3_combout\);

-- Location: MLABCELL_X9_Y19_N3
\registers|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[30][31]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[22][31]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[26][31]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[18][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][31]~q\,
	datab => \registers|ALT_INV_registers[18][31]~q\,
	datac => \registers|ALT_INV_registers[22][31]~q\,
	datad => \registers|ALT_INV_registers[30][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux0~2_combout\);

-- Location: LABCELL_X12_Y17_N51
\registers|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~4_combout\ = ( \registers|Mux0~3_combout\ & ( \registers|Mux0~2_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux0~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|Mux0~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\registers|Mux0~3_combout\ & ( \registers|Mux0~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\registers|Mux0~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux0~1_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(22)))) 
-- ) ) ) # ( \registers|Mux0~3_combout\ & ( !\registers|Mux0~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22) & \registers|Mux0~0_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\registers|Mux0~1_combout\))) ) ) ) # ( !\registers|Mux0~3_combout\ & ( !\registers|Mux0~2_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux0~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux0~1_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux0~1_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_Mux0~0_combout\,
	datae => \registers|ALT_INV_Mux0~3_combout\,
	dataf => \registers|ALT_INV_Mux0~2_combout\,
	combout => \registers|Mux0~4_combout\);

-- Location: LABCELL_X16_Y17_N18
\registers|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux0~10_combout\ = (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (\registers|Mux0~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux0~9_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \registers|ALT_INV_Mux0~4_combout\,
	combout => \registers|Mux0~10_combout\);

-- Location: LABCELL_X16_Y17_N33
\mainALU|Mux159~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~3_combout\ = ( \ALUbaseInput[31]~17_combout\ & ( \registers|Mux0~10_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (!\ALUbaseInput[30]~32_combout\ $ (\registers|Mux1~10_combout\))) ) ) ) # ( !\ALUbaseInput[31]~17_combout\ & ( 
-- !\registers|Mux0~10_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (!\ALUbaseInput[30]~32_combout\ $ (\registers|Mux1~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101000000000000000000000000000000000101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datad => \registers|ALT_INV_Mux1~10_combout\,
	datae => \ALT_INV_ALUbaseInput[31]~17_combout\,
	dataf => \registers|ALT_INV_Mux0~10_combout\,
	combout => \mainALU|Mux159~3_combout\);

-- Location: MLABCELL_X18_Y15_N3
\mainALU|Mux159~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~4_combout\ = ( \ALUbaseInput[29]~9_combout\ & ( (\registers|Mux2~10_combout\ & \mainALU|Mux159~3_combout\) ) ) # ( !\ALUbaseInput[29]~9_combout\ & ( (!\registers|Mux2~10_combout\ & \mainALU|Mux159~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux2~10_combout\,
	datad => \mainALU|ALT_INV_Mux159~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[29]~9_combout\,
	combout => \mainALU|Mux159~4_combout\);

-- Location: LABCELL_X21_Y18_N15
\mainALU|LessThan0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~35_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( \registers|Mux3~10_combout\ & ( (\ALUbaseInput[28]~24_combout\ & ((!\registers|Mux4~10_combout\ & ((!\registers|Mux5~10_combout\) # (\ALUbaseInput[27]~13_combout\))) # 
-- (\registers|Mux4~10_combout\ & (!\registers|Mux5~10_combout\ & \ALUbaseInput[27]~13_combout\)))) ) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( \registers|Mux3~10_combout\ & ( (!\registers|Mux4~10_combout\ & (\ALUbaseInput[28]~24_combout\ & 
-- \ALUbaseInput[27]~13_combout\)) ) ) ) # ( \ALUbaseInput[26]~28_combout\ & ( !\registers|Mux3~10_combout\ & ( ((!\registers|Mux4~10_combout\ & ((!\registers|Mux5~10_combout\) # (\ALUbaseInput[27]~13_combout\))) # (\registers|Mux4~10_combout\ & 
-- (!\registers|Mux5~10_combout\ & \ALUbaseInput[27]~13_combout\))) # (\ALUbaseInput[28]~24_combout\) ) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( !\registers|Mux3~10_combout\ & ( ((!\registers|Mux4~10_combout\ & \ALUbaseInput[27]~13_combout\)) # 
-- (\ALUbaseInput[28]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111100011111110111100000000000010100000100000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux4~10_combout\,
	datab => \registers|ALT_INV_Mux5~10_combout\,
	datac => \ALT_INV_ALUbaseInput[28]~24_combout\,
	datad => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datae => \ALT_INV_ALUbaseInput[26]~28_combout\,
	dataf => \registers|ALT_INV_Mux3~10_combout\,
	combout => \mainALU|LessThan0~35_combout\);

-- Location: LABCELL_X21_Y18_N54
\mainALU|LessThan0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~36_combout\ = ( \mainALU|LessThan0~29_combout\ & ( !\mainALU|LessThan0~35_combout\ & ( (!\registers|Mux6~10_combout\ & (!\ALUbaseInput[25]~5_combout\ & ((!\ALUbaseInput[24]~20_combout\) # (\registers|Mux7~10_combout\)))) # 
-- (\registers|Mux6~10_combout\ & ((!\ALUbaseInput[24]~20_combout\) # ((!\ALUbaseInput[25]~5_combout\) # (\registers|Mux7~10_combout\)))) ) ) ) # ( !\mainALU|LessThan0~29_combout\ & ( !\mainALU|LessThan0~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101100101111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[24]~20_combout\,
	datab => \registers|ALT_INV_Mux6~10_combout\,
	datac => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datad => \registers|ALT_INV_Mux7~10_combout\,
	datae => \mainALU|ALT_INV_LessThan0~29_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~35_combout\,
	combout => \mainALU|LessThan0~36_combout\);

-- Location: LABCELL_X21_Y18_N30
\mainALU|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~34_combout\ = ( !\mainALU|LessThan0~31_combout\ & ( (!\mainALU|LessThan0~30_combout\ & \mainALU|LessThan0~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mainALU|ALT_INV_LessThan0~30_combout\,
	datad => \mainALU|ALT_INV_LessThan0~29_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~31_combout\,
	combout => \mainALU|LessThan0~34_combout\);

-- Location: LABCELL_X21_Y18_N48
\mainALU|LessThan0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~37_combout\ = ( \mainALU|LessThan0~36_combout\ & ( \mainALU|LessThan0~34_combout\ & ( (!\registers|Mux8~10_combout\ & (!\ALUbaseInput[23]~16_combout\ & ((!\ALUbaseInput[22]~31_combout\) # (\registers|Mux9~10_combout\)))) # 
-- (\registers|Mux8~10_combout\ & ((!\ALUbaseInput[22]~31_combout\) # ((!\ALUbaseInput[23]~16_combout\) # (\registers|Mux9~10_combout\)))) ) ) ) # ( \mainALU|LessThan0~36_combout\ & ( !\mainALU|LessThan0~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux8~10_combout\,
	datab => \ALT_INV_ALUbaseInput[22]~31_combout\,
	datac => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datad => \registers|ALT_INV_Mux9~10_combout\,
	datae => \mainALU|ALT_INV_LessThan0~36_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~34_combout\,
	combout => \mainALU|LessThan0~37_combout\);

-- Location: LABCELL_X26_Y17_N45
\mainALU|Mux159~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~5_combout\ = ( \registers|Mux0~10_combout\ & ( \ALUbaseInput[30]~32_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & ((!\controller|ALUControl[0]~1_combout\) # ((\ALUbaseInput[31]~17_combout\ & \registers|Mux1~10_combout\)))) ) ) ) # 
-- ( !\registers|Mux0~10_combout\ & ( \ALUbaseInput[30]~32_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & ((!\controller|ALUControl[0]~1_combout\) # ((\registers|Mux1~10_combout\) # (\ALUbaseInput[31]~17_combout\)))) ) ) ) # ( 
-- \registers|Mux0~10_combout\ & ( !\ALUbaseInput[30]~32_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & ((!\controller|ALUControl[0]~1_combout\) # (\ALUbaseInput[31]~17_combout\))) ) ) ) # ( !\registers|Mux0~10_combout\ & ( 
-- !\ALUbaseInput[30]~32_combout\ & ( !\controller|ALUControl[3]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010101000101010001010101010101000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datad => \registers|ALT_INV_Mux1~10_combout\,
	datae => \registers|ALT_INV_Mux0~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[30]~32_combout\,
	combout => \mainALU|Mux159~5_combout\);

-- Location: LABCELL_X16_Y17_N24
\mainALU|Mux159~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~6_combout\ = ( \controller|ALUControl[0]~1_combout\ & ( \mainALU|Mux159~5_combout\ & ( (!\mainALU|Mux159~3_combout\) # ((!\ALUbaseInput[29]~9_combout\) # (\registers|Mux2~10_combout\)) ) ) ) # ( !\controller|ALUControl[0]~1_combout\ & ( 
-- \mainALU|Mux159~5_combout\ & ( (!\mainALU|Add0~1_sumout\ & ((!\mainALU|Mux159~3_combout\) # ((!\ALUbaseInput[29]~9_combout\) # (\registers|Mux2~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000101100001111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux159~3_combout\,
	datab => \registers|ALT_INV_Mux2~10_combout\,
	datac => \mainALU|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_ALUbaseInput[29]~9_combout\,
	datae => \controller|ALT_INV_ALUControl[0]~1_combout\,
	dataf => \mainALU|ALT_INV_Mux159~5_combout\,
	combout => \mainALU|Mux159~6_combout\);

-- Location: LABCELL_X17_Y17_N33
\mainALU|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~0_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( \registers|Mux25~8_combout\ & ( (\registers|Mux24~8_combout\ & \ALUbaseInput[6]~29_combout\) ) ) ) # ( !\ALUbaseInput[7]~14_combout\ & ( \registers|Mux25~8_combout\ & ( 
-- (!\registers|Mux24~8_combout\ & \ALUbaseInput[6]~29_combout\) ) ) ) # ( \ALUbaseInput[7]~14_combout\ & ( !\registers|Mux25~8_combout\ & ( (\registers|Mux24~8_combout\ & !\ALUbaseInput[6]~29_combout\) ) ) ) # ( !\ALUbaseInput[7]~14_combout\ & ( 
-- !\registers|Mux25~8_combout\ & ( (!\registers|Mux24~8_combout\ & !\ALUbaseInput[6]~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000001100000011000000001100000011000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux24~8_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datae => \ALT_INV_ALUbaseInput[7]~14_combout\,
	dataf => \registers|ALT_INV_Mux25~8_combout\,
	combout => \mainALU|LessThan0~0_combout\);

-- Location: LABCELL_X17_Y17_N3
\mainALU|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~8_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( \registers|Mux25~8_combout\ & ( !\registers|Mux24~8_combout\ ) ) ) # ( \ALUbaseInput[7]~14_combout\ & ( !\registers|Mux25~8_combout\ & ( (!\registers|Mux24~8_combout\) # 
-- (\ALUbaseInput[6]~29_combout\) ) ) ) # ( !\ALUbaseInput[7]~14_combout\ & ( !\registers|Mux25~8_combout\ & ( (!\registers|Mux24~8_combout\ & \ALUbaseInput[6]~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110011111100111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux24~8_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datae => \ALT_INV_ALUbaseInput[7]~14_combout\,
	dataf => \registers|ALT_INV_Mux25~8_combout\,
	combout => \mainALU|LessThan0~8_combout\);

-- Location: LABCELL_X19_Y18_N15
\mainALU|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~7_combout\ = ( \ALUbaseInput[4]~21_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[4]~21_combout\,
	combout => \mainALU|LessThan0~7_combout\);

-- Location: LABCELL_X20_Y17_N36
\mainALU|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~9_combout\ = ( \mainALU|LessThan0~7_combout\ & ( (!\mainALU|LessThan0~8_combout\ & ((!\mainALU|LessThan0~0_combout\) # ((!\ALUbaseInput[5]~6_combout\ & \registers|Mux26~8_combout\)))) ) ) # ( !\mainALU|LessThan0~7_combout\ & ( 
-- (!\mainALU|LessThan0~8_combout\ & ((!\ALUbaseInput[5]~6_combout\) # ((!\mainALU|LessThan0~0_combout\) # (\registers|Mux26~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011110010000000001111001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datab => \registers|ALT_INV_Mux26~8_combout\,
	datac => \mainALU|ALT_INV_LessThan0~0_combout\,
	datad => \mainALU|ALT_INV_LessThan0~8_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~7_combout\,
	combout => \mainALU|LessThan0~9_combout\);

-- Location: LABCELL_X16_Y14_N39
\mainALU|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~1_combout\ = ( \ALUbaseInput[5]~6_combout\ & ( !\registers|Mux26~8_combout\ ) ) # ( !\ALUbaseInput[5]~6_combout\ & ( \registers|Mux26~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux26~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|LessThan0~1_combout\);

-- Location: LABCELL_X16_Y21_N21
\mainALU|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~5_combout\ = ( !\registers|Mux28~8_combout\ & ( \registers|Mux29~8_combout\ & ( \ALUbaseInput[3]~10_combout\ ) ) ) # ( \registers|Mux28~8_combout\ & ( !\registers|Mux29~8_combout\ & ( (\ALUbaseInput[3]~10_combout\ & 
-- \ALUbaseInput[2]~25_combout\) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\registers|Mux29~8_combout\ & ( (\ALUbaseInput[2]~25_combout\) # (\ALUbaseInput[3]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000000000000111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datad => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux29~8_combout\,
	combout => \mainALU|LessThan0~5_combout\);

-- Location: MLABCELL_X18_Y19_N51
\mainALU|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~4_combout\ = ( \registers|Mux29~8_combout\ & ( (\ALUbaseInput[2]~25_combout\ & (!\registers|Mux28~8_combout\ $ (\ALUbaseInput[3]~10_combout\))) ) ) # ( !\registers|Mux29~8_combout\ & ( (!\ALUbaseInput[2]~25_combout\ & 
-- (!\registers|Mux28~8_combout\ $ (\ALUbaseInput[3]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datad => \ALT_INV_ALUbaseInput[2]~25_combout\,
	dataf => \registers|ALT_INV_Mux29~8_combout\,
	combout => \mainALU|LessThan0~4_combout\);

-- Location: LABCELL_X17_Y18_N27
\mainALU|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~3_combout\ = ( \registers|Mux30~8_combout\ & ( (!\registers|Mux31~8_combout\ & (\ALUbaseInput[1]~1_combout\ & \ALUbaseInput[0]~0_combout\)) ) ) # ( !\registers|Mux30~8_combout\ & ( ((!\registers|Mux31~8_combout\ & 
-- \ALUbaseInput[0]~0_combout\)) # (\ALUbaseInput[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datac => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datad => \ALT_INV_ALUbaseInput[0]~0_combout\,
	dataf => \registers|ALT_INV_Mux30~8_combout\,
	combout => \mainALU|LessThan0~3_combout\);

-- Location: LABCELL_X19_Y18_N30
\mainALU|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~2_combout\ = ( \ALUbaseInput[4]~21_combout\ & ( !\registers|Mux27~8_combout\ ) ) # ( !\ALUbaseInput[4]~21_combout\ & ( \registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[4]~21_combout\,
	combout => \mainALU|LessThan0~2_combout\);

-- Location: LABCELL_X20_Y17_N42
\mainALU|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~6_combout\ = ( \mainALU|LessThan0~3_combout\ & ( !\mainALU|LessThan0~2_combout\ & ( (!\mainALU|LessThan0~1_combout\ & (\mainALU|LessThan0~0_combout\ & ((\mainALU|LessThan0~4_combout\) # (\mainALU|LessThan0~5_combout\)))) ) ) ) # ( 
-- !\mainALU|LessThan0~3_combout\ & ( !\mainALU|LessThan0~2_combout\ & ( (!\mainALU|LessThan0~1_combout\ & (\mainALU|LessThan0~5_combout\ & \mainALU|LessThan0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_LessThan0~1_combout\,
	datab => \mainALU|ALT_INV_LessThan0~5_combout\,
	datac => \mainALU|ALT_INV_LessThan0~0_combout\,
	datad => \mainALU|ALT_INV_LessThan0~4_combout\,
	datae => \mainALU|ALT_INV_LessThan0~3_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~2_combout\,
	combout => \mainALU|LessThan0~6_combout\);

-- Location: LABCELL_X14_Y16_N6
\mainALU|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~15_combout\ = ( \ALUbaseInput[12]~22_combout\ & ( \registers|Mux18~8_combout\ & ( (!\registers|Mux17~8_combout\ & (((\ALUbaseInput[13]~7_combout\ & !\registers|Mux19~8_combout\)) # (\ALUbaseInput[14]~30_combout\))) # 
-- (\registers|Mux17~8_combout\ & (\ALUbaseInput[13]~7_combout\ & (\ALUbaseInput[14]~30_combout\ & !\registers|Mux19~8_combout\))) ) ) ) # ( !\ALUbaseInput[12]~22_combout\ & ( \registers|Mux18~8_combout\ & ( (!\registers|Mux17~8_combout\ & 
-- \ALUbaseInput[14]~30_combout\) ) ) ) # ( \ALUbaseInput[12]~22_combout\ & ( !\registers|Mux18~8_combout\ & ( (!\registers|Mux17~8_combout\ & (((!\registers|Mux19~8_combout\) # (\ALUbaseInput[14]~30_combout\)) # (\ALUbaseInput[13]~7_combout\))) # 
-- (\registers|Mux17~8_combout\ & (\ALUbaseInput[14]~30_combout\ & ((!\registers|Mux19~8_combout\) # (\ALUbaseInput[13]~7_combout\)))) ) ) ) # ( !\ALUbaseInput[12]~22_combout\ & ( !\registers|Mux18~8_combout\ & ( (!\ALUbaseInput[13]~7_combout\ & 
-- (!\registers|Mux17~8_combout\ & \ALUbaseInput[14]~30_combout\)) # (\ALUbaseInput[13]~7_combout\ & ((!\registers|Mux17~8_combout\) # (\ALUbaseInput[14]~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101001101110011110100110100001100000011000100110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datab => \registers|ALT_INV_Mux17~8_combout\,
	datac => \ALT_INV_ALUbaseInput[14]~30_combout\,
	datad => \registers|ALT_INV_Mux19~8_combout\,
	datae => \ALT_INV_ALUbaseInput[12]~22_combout\,
	dataf => \registers|ALT_INV_Mux18~8_combout\,
	combout => \mainALU|LessThan0~15_combout\);

-- Location: LABCELL_X14_Y16_N0
\mainALU|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~10_combout\ = ( \ALUbaseInput[14]~30_combout\ & ( \registers|Mux18~8_combout\ & ( (\ALUbaseInput[13]~7_combout\ & (\registers|Mux17~8_combout\ & (!\ALUbaseInput[12]~22_combout\ $ (\registers|Mux19~8_combout\)))) ) ) ) # ( 
-- !\ALUbaseInput[14]~30_combout\ & ( \registers|Mux18~8_combout\ & ( (\ALUbaseInput[13]~7_combout\ & (!\registers|Mux17~8_combout\ & (!\ALUbaseInput[12]~22_combout\ $ (\registers|Mux19~8_combout\)))) ) ) ) # ( \ALUbaseInput[14]~30_combout\ & ( 
-- !\registers|Mux18~8_combout\ & ( (!\ALUbaseInput[13]~7_combout\ & (\registers|Mux17~8_combout\ & (!\ALUbaseInput[12]~22_combout\ $ (\registers|Mux19~8_combout\)))) ) ) ) # ( !\ALUbaseInput[14]~30_combout\ & ( !\registers|Mux18~8_combout\ & ( 
-- (!\ALUbaseInput[13]~7_combout\ & (!\registers|Mux17~8_combout\ & (!\ALUbaseInput[12]~22_combout\ $ (\registers|Mux19~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datab => \registers|ALT_INV_Mux19~8_combout\,
	datac => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datad => \registers|ALT_INV_Mux17~8_combout\,
	datae => \ALT_INV_ALUbaseInput[14]~30_combout\,
	dataf => \registers|ALT_INV_Mux18~8_combout\,
	combout => \mainALU|LessThan0~10_combout\);

-- Location: LABCELL_X20_Y17_N54
\mainALU|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~16_combout\ = ( !\mainALU|LessThan0~15_combout\ & ( \mainALU|LessThan0~10_combout\ & ( (!\ALUbaseInput[11]~11_combout\ & ((!\ALUbaseInput[10]~34_combout\) # ((\registers|Mux20~8_combout\) # (\registers|Mux21~8_combout\)))) # 
-- (\ALUbaseInput[11]~11_combout\ & (\registers|Mux20~8_combout\ & ((!\ALUbaseInput[10]~34_combout\) # (\registers|Mux21~8_combout\)))) ) ) ) # ( !\mainALU|LessThan0~15_combout\ & ( !\mainALU|LessThan0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010001100111011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datab => \ALT_INV_ALUbaseInput[11]~11_combout\,
	datac => \registers|ALT_INV_Mux21~8_combout\,
	datad => \registers|ALT_INV_Mux20~8_combout\,
	datae => \mainALU|ALT_INV_LessThan0~15_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~10_combout\,
	combout => \mainALU|LessThan0~16_combout\);

-- Location: LABCELL_X20_Y17_N39
\mainALU|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~22_combout\ = ( \registers|Mux16~10_combout\ & ( !\ALUbaseInput[15]~15_combout\ ) ) # ( !\registers|Mux16~10_combout\ & ( \ALUbaseInput[15]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUbaseInput[15]~15_combout\,
	dataf => \registers|ALT_INV_Mux16~10_combout\,
	combout => \mainALU|LessThan0~22_combout\);

-- Location: LABCELL_X20_Y17_N30
\mainALU|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~23_combout\ = ( !\mainALU|LessThan0~20_combout\ & ( \mainALU|LessThan0~19_combout\ & ( (!\mainALU|LessThan0~22_combout\ & (!\mainALU|LessThan0~21_combout\ & (!\ALUbaseInput[16]~19_combout\ $ (\registers|Mux15~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~19_combout\,
	datab => \mainALU|ALT_INV_LessThan0~22_combout\,
	datac => \registers|ALT_INV_Mux15~10_combout\,
	datad => \mainALU|ALT_INV_LessThan0~21_combout\,
	datae => \mainALU|ALT_INV_LessThan0~20_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~19_combout\,
	combout => \mainALU|LessThan0~23_combout\);

-- Location: LABCELL_X14_Y17_N6
\mainALU|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~11_combout\ = ( \ALUbaseInput[11]~11_combout\ & ( !\registers|Mux20~8_combout\ ) ) # ( !\ALUbaseInput[11]~11_combout\ & ( \registers|Mux20~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux20~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[11]~11_combout\,
	combout => \mainALU|LessThan0~11_combout\);

-- Location: LABCELL_X14_Y17_N15
\mainALU|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~13_combout\ = ( \registers|Mux22~10_combout\ & ( !\ALUbaseInput[9]~33_combout\ ) ) # ( !\registers|Mux22~10_combout\ & ( \ALUbaseInput[9]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUbaseInput[9]~33_combout\,
	dataf => \registers|ALT_INV_Mux22~10_combout\,
	combout => \mainALU|LessThan0~13_combout\);

-- Location: LABCELL_X14_Y17_N12
\mainALU|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~12_combout\ = ( \ALUbaseInput[10]~34_combout\ & ( !\registers|Mux21~8_combout\ ) ) # ( !\ALUbaseInput[10]~34_combout\ & ( \registers|Mux21~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux21~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[10]~34_combout\,
	combout => \mainALU|LessThan0~12_combout\);

-- Location: LABCELL_X14_Y17_N21
\mainALU|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~14_combout\ = ( \mainALU|LessThan0~10_combout\ & ( !\mainALU|LessThan0~12_combout\ & ( (!\mainALU|LessThan0~11_combout\ & (!\mainALU|LessThan0~13_combout\ & (!\registers|Mux23~8_combout\ $ (\ALUbaseInput[8]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux23~8_combout\,
	datab => \mainALU|ALT_INV_LessThan0~11_combout\,
	datac => \mainALU|ALT_INV_LessThan0~13_combout\,
	datad => \ALT_INV_ALUbaseInput[8]~18_combout\,
	datae => \mainALU|ALT_INV_LessThan0~10_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~12_combout\,
	combout => \mainALU|LessThan0~14_combout\);

-- Location: LABCELL_X17_Y17_N39
\mainALU|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~17_combout\ = ( \ALUbaseInput[8]~18_combout\ & ( !\registers|Mux23~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux23~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[8]~18_combout\,
	combout => \mainALU|LessThan0~17_combout\);

-- Location: LABCELL_X17_Y17_N48
\mainALU|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~18_combout\ = ( !\mainALU|LessThan0~11_combout\ & ( \mainALU|LessThan0~10_combout\ & ( (!\mainALU|LessThan0~12_combout\ & ((!\registers|Mux22~10_combout\ & ((\ALUbaseInput[9]~33_combout\) # (\mainALU|LessThan0~17_combout\))) # 
-- (\registers|Mux22~10_combout\ & (\mainALU|LessThan0~17_combout\ & \ALUbaseInput[9]~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux22~10_combout\,
	datab => \mainALU|ALT_INV_LessThan0~17_combout\,
	datac => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datad => \mainALU|ALT_INV_LessThan0~12_combout\,
	datae => \mainALU|ALT_INV_LessThan0~11_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~10_combout\,
	combout => \mainALU|LessThan0~18_combout\);

-- Location: LABCELL_X20_Y17_N48
\mainALU|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|LessThan0~24_combout\ = ( \mainALU|LessThan0~14_combout\ & ( \mainALU|LessThan0~18_combout\ & ( \mainALU|LessThan0~23_combout\ ) ) ) # ( !\mainALU|LessThan0~14_combout\ & ( \mainALU|LessThan0~18_combout\ & ( \mainALU|LessThan0~23_combout\ ) ) ) # 
-- ( \mainALU|LessThan0~14_combout\ & ( !\mainALU|LessThan0~18_combout\ & ( (\mainALU|LessThan0~23_combout\ & ((!\mainALU|LessThan0~9_combout\) # ((!\mainALU|LessThan0~16_combout\) # (\mainALU|LessThan0~6_combout\)))) ) ) ) # ( 
-- !\mainALU|LessThan0~14_combout\ & ( !\mainALU|LessThan0~18_combout\ & ( (!\mainALU|LessThan0~16_combout\ & \mainALU|LessThan0~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_LessThan0~9_combout\,
	datab => \mainALU|ALT_INV_LessThan0~6_combout\,
	datac => \mainALU|ALT_INV_LessThan0~16_combout\,
	datad => \mainALU|ALT_INV_LessThan0~23_combout\,
	datae => \mainALU|ALT_INV_LessThan0~14_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~18_combout\,
	combout => \mainALU|LessThan0~24_combout\);

-- Location: LABCELL_X20_Y17_N18
\mainALU|Mux159~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~7_combout\ = ( \mainALU|Mux159~6_combout\ & ( \mainALU|LessThan0~24_combout\ & ( (!\mainALU|Mux159~4_combout\) # ((!\mainALU|LessThan0~33_combout\ & \mainALU|LessThan0~37_combout\)) ) ) ) # ( \mainALU|Mux159~6_combout\ & ( 
-- !\mainALU|LessThan0~24_combout\ & ( (!\mainALU|Mux159~4_combout\) # ((\mainALU|LessThan0~37_combout\ & ((!\mainALU|LessThan0~33_combout\) # (\mainALU|LessThan0~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111110100000000000000001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_LessThan0~28_combout\,
	datab => \mainALU|ALT_INV_LessThan0~33_combout\,
	datac => \mainALU|ALT_INV_Mux159~4_combout\,
	datad => \mainALU|ALT_INV_LessThan0~37_combout\,
	datae => \mainALU|ALT_INV_Mux159~6_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~24_combout\,
	combout => \mainALU|Mux159~7_combout\);

-- Location: LABCELL_X21_Y17_N18
\mainALU|Mux159~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux159~8_combout\ = ( \mainALU|Mux159~9_combout\ & ( \mainALU|Mux159~7_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & ((!\controller|ALUControl[2]~7_combout\ & (\mainALU|Mux159~13_combout\)) # (\controller|ALUControl[2]~7_combout\ & 
-- ((!\mainALU|Mux159~2_combout\))))) # (\controller|ALUControl[1]~6_combout\ & (!\controller|ALUControl[2]~7_combout\)) ) ) ) # ( !\mainALU|Mux159~9_combout\ & ( \mainALU|Mux159~7_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & 
-- ((!\controller|ALUControl[2]~7_combout\ & (\mainALU|Mux159~13_combout\)) # (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux159~2_combout\))))) ) ) ) # ( \mainALU|Mux159~9_combout\ & ( !\mainALU|Mux159~7_combout\ & ( 
-- ((!\controller|ALUControl[2]~7_combout\ & (\mainALU|Mux159~13_combout\)) # (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux159~2_combout\)))) # (\controller|ALUControl[1]~6_combout\) ) ) ) # ( !\mainALU|Mux159~9_combout\ & ( 
-- !\mainALU|Mux159~7_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & ((!\controller|ALUControl[2]~7_combout\ & (\mainALU|Mux159~13_combout\)) # (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux159~2_combout\))))) # 
-- (\controller|ALUControl[1]~6_combout\ & (\controller|ALUControl[2]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100011001011111110101110100101010000010000110111001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datab => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datac => \mainALU|ALT_INV_Mux159~13_combout\,
	datad => \mainALU|ALT_INV_Mux159~2_combout\,
	datae => \mainALU|ALT_INV_Mux159~9_combout\,
	dataf => \mainALU|ALT_INV_Mux159~7_combout\,
	combout => \mainALU|Mux159~8_combout\);

-- Location: LABCELL_X21_Y17_N6
\mainALU|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~0_combout\ = ( !\mainALU|Mux130~2_combout\ & ( !\mainALU|Mux159~8_combout\ & ( (\mainALU|Mux158~3_combout\ & (!\mainALU|Mux157~2_combout\ & (\mainALU|Mux151~5_combout\ & !\mainALU|Mux155~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux158~3_combout\,
	datab => \mainALU|ALT_INV_Mux157~2_combout\,
	datac => \mainALU|ALT_INV_Mux151~5_combout\,
	datad => \mainALU|ALT_INV_Mux155~14_combout\,
	datae => \mainALU|ALT_INV_Mux130~2_combout\,
	dataf => \mainALU|ALT_INV_Mux159~8_combout\,
	combout => \mainALU|Equal0~0_combout\);

-- Location: LABCELL_X24_Y17_N18
\mainALU|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~2_combout\ = ( \mainALU|Mux132~8_combout\ & ( \mainALU|Equal0~0_combout\ & ( (!\mainALU|Mux137~5_combout\ & (\mainALU|Equal0~1_combout\ & (!\mainALU|Mux135~5_combout\ & \mainALU|Mux131~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux137~5_combout\,
	datab => \mainALU|ALT_INV_Equal0~1_combout\,
	datac => \mainALU|ALT_INV_Mux135~5_combout\,
	datad => \mainALU|ALT_INV_Mux131~8_combout\,
	datae => \mainALU|ALT_INV_Mux132~8_combout\,
	dataf => \mainALU|ALT_INV_Equal0~0_combout\,
	combout => \mainALU|Equal0~2_combout\);

-- Location: LABCELL_X26_Y13_N48
\mainALU|Mux63~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~55_combout\ = ( \mainALU|Mux63~36_combout\ & ( \mainALU|Mux63~54_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~29_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\mainALU|Mux63~46_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\mainALU|Mux63~36_combout\ & ( \mainALU|Mux63~54_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~29_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~46_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) 
-- ) ) # ( \mainALU|Mux63~36_combout\ & ( !\mainALU|Mux63~54_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~29_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~46_combout\))) ) ) ) # ( !\mainALU|Mux63~36_combout\ & ( !\mainALU|Mux63~54_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~29_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~46_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux63~46_combout\,
	datad => \mainALU|ALT_INV_Mux63~29_combout\,
	datae => \mainALU|ALT_INV_Mux63~36_combout\,
	dataf => \mainALU|ALT_INV_Mux63~54_combout\,
	combout => \mainALU|Mux63~55_combout\);

-- Location: LABCELL_X19_Y13_N18
\mainALU|Mux63~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~58_combout\ = ( \mainALU|Mux63~31_combout\ & ( \mainALU|Mux63~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~51_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~57_combout\)))) ) ) ) # ( !\mainALU|Mux63~31_combout\ & ( \mainALU|Mux63~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~51_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~57_combout\)))) ) ) 
-- ) # ( \mainALU|Mux63~31_combout\ & ( !\mainALU|Mux63~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~51_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~57_combout\)))) ) ) ) # ( !\mainALU|Mux63~31_combout\ & ( !\mainALU|Mux63~41_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~51_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~57_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~51_combout\,
	datad => \mainALU|ALT_INV_Mux63~57_combout\,
	datae => \mainALU|ALT_INV_Mux63~31_combout\,
	dataf => \mainALU|ALT_INV_Mux63~41_combout\,
	combout => \mainALU|Mux63~58_combout\);

-- Location: LABCELL_X26_Y15_N9
\mainALU|Mux63~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~39_combout\ = ( \ALUbaseInput[5]~6_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux63~39_combout\);

-- Location: LABCELL_X26_Y15_N12
\mainALU|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~13_combout\ = ( \mainALU|Mux63~40_combout\ & ( \mainALU|Mux63~56_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~38_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~39_combout\)))) ) ) ) # ( !\mainALU|Mux63~40_combout\ & ( \mainALU|Mux63~56_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~38_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~39_combout\)))) ) 
-- ) ) # ( \mainALU|Mux63~40_combout\ & ( !\mainALU|Mux63~56_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~38_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~39_combout\)))) ) ) ) # ( !\mainALU|Mux63~40_combout\ & ( !\mainALU|Mux63~56_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~38_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~39_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~38_combout\,
	datad => \mainALU|ALT_INV_Mux63~39_combout\,
	datae => \mainALU|ALT_INV_Mux63~40_combout\,
	dataf => \mainALU|ALT_INV_Mux63~56_combout\,
	combout => \mainALU|Mux0~13_combout\);

-- Location: MLABCELL_X28_Y15_N27
\mainALU|Mux63~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~34_combout\ = ( \ALUbaseInput[4]~21_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[4]~21_combout\,
	combout => \mainALU|Mux63~34_combout\);

-- Location: MLABCELL_X28_Y15_N12
\mainALU|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~12_combout\ = ( \mainALU|Mux63~53_combout\ & ( \mainALU|Mux63~35_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~33_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~34_combout\)))) ) ) ) # ( !\mainALU|Mux63~53_combout\ & ( \mainALU|Mux63~35_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~33_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~34_combout\)))) ) ) 
-- ) # ( \mainALU|Mux63~53_combout\ & ( !\mainALU|Mux63~35_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~33_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~34_combout\)))) ) ) ) # ( !\mainALU|Mux63~53_combout\ & ( !\mainALU|Mux63~35_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~33_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~34_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~33_combout\,
	datad => \mainALU|ALT_INV_Mux63~34_combout\,
	datae => \mainALU|ALT_INV_Mux63~53_combout\,
	dataf => \mainALU|ALT_INV_Mux63~35_combout\,
	combout => \mainALU|Mux0~12_combout\);

-- Location: MLABCELL_X28_Y14_N12
\mainALU|Mux142~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~5_combout\ = ( \mainALU|Mux0~13_combout\ & ( \mainALU|Mux0~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~37_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~41_combout\)))) ) ) ) # ( !\mainALU|Mux0~13_combout\ & ( \mainALU|Mux0~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~37_combout\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(7))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # (\mainALU|Mux0~41_combout\)))) ) ) ) # ( 
-- \mainALU|Mux0~13_combout\ & ( !\mainALU|Mux0~12_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((!\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\mainALU|Mux0~37_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~41_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\mainALU|Mux0~13_combout\ & ( !\mainALU|Mux0~12_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~37_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~41_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~37_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~41_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \mainALU|ALT_INV_Mux0~13_combout\,
	dataf => \mainALU|ALT_INV_Mux0~12_combout\,
	combout => \mainALU|Mux142~5_combout\);

-- Location: LABCELL_X19_Y18_N57
\mainALU|Mux127~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~37_combout\ = ( \ALUbaseInput[5]~6_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux127~37_combout\);

-- Location: LABCELL_X26_Y14_N24
\mainALU|Mux64~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~14_combout\ = ( \mainALU|Mux127~37_combout\ & ( \mainALU|Mux127~54_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux28~8_combout\)) # (\mainALU|Mux127~38_combout\))) # (\registers|Mux29~8_combout\ & 
-- (((\mainALU|Mux127~36_combout\) # (\registers|Mux28~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~37_combout\ & ( \mainALU|Mux127~54_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux28~8_combout\)) # (\mainALU|Mux127~38_combout\))) # 
-- (\registers|Mux29~8_combout\ & (((!\registers|Mux28~8_combout\ & \mainALU|Mux127~36_combout\)))) ) ) ) # ( \mainALU|Mux127~37_combout\ & ( !\mainALU|Mux127~54_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~38_combout\ & 
-- (\registers|Mux28~8_combout\))) # (\registers|Mux29~8_combout\ & (((\mainALU|Mux127~36_combout\) # (\registers|Mux28~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~37_combout\ & ( !\mainALU|Mux127~54_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~38_combout\ & (\registers|Mux28~8_combout\))) # (\registers|Mux29~8_combout\ & (((!\registers|Mux28~8_combout\ & \mainALU|Mux127~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~38_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \registers|ALT_INV_Mux28~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~36_combout\,
	datae => \mainALU|ALT_INV_Mux127~37_combout\,
	dataf => \mainALU|ALT_INV_Mux127~54_combout\,
	combout => \mainALU|Mux64~14_combout\);

-- Location: LABCELL_X25_Y16_N0
\mainALU|Mux64~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~13_combout\ = ( \mainALU|Mux127~33_combout\ & ( \mainALU|LessThan0~7_combout\ & ( ((!\registers|Mux29~8_combout\ & (\mainALU|Mux127~51_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~32_combout\)))) # 
-- (\registers|Mux28~8_combout\) ) ) ) # ( !\mainALU|Mux127~33_combout\ & ( \mainALU|LessThan0~7_combout\ & ( (!\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\ & (\mainALU|Mux127~51_combout\)) # (\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~32_combout\))))) # (\registers|Mux28~8_combout\ & (((\registers|Mux29~8_combout\)))) ) ) ) # ( \mainALU|Mux127~33_combout\ & ( !\mainALU|LessThan0~7_combout\ & ( (!\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~51_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~32_combout\))))) # (\registers|Mux28~8_combout\ & (((!\registers|Mux29~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~33_combout\ & ( !\mainALU|LessThan0~7_combout\ & ( 
-- (!\registers|Mux28~8_combout\ & ((!\registers|Mux29~8_combout\ & (\mainALU|Mux127~51_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~32_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux28~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~51_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~32_combout\,
	datae => \mainALU|ALT_INV_Mux127~33_combout\,
	dataf => \mainALU|ALT_INV_LessThan0~7_combout\,
	combout => \mainALU|Mux64~13_combout\);

-- Location: LABCELL_X26_Y14_N48
\mainALU|Mux142~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~3_combout\ = ( \mainALU|Mux64~38_combout\ & ( \mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & (((\mainALU|Mux64~14_combout\)) # (\registers|Mux30~8_combout\))) # (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) 
-- # ((\mainALU|Mux64~42_combout\)))) ) ) ) # ( !\mainALU|Mux64~38_combout\ & ( \mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\))) # (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~42_combout\)))) ) ) ) # ( \mainALU|Mux64~38_combout\ & ( !\mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & (((\mainALU|Mux64~14_combout\)) # (\registers|Mux30~8_combout\))) # 
-- (\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~42_combout\)))) ) ) ) # ( !\mainALU|Mux64~38_combout\ & ( !\mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux64~14_combout\))) # (\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~42_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~14_combout\,
	datad => \mainALU|ALT_INV_Mux64~42_combout\,
	datae => \mainALU|ALT_INV_Mux64~38_combout\,
	dataf => \mainALU|ALT_INV_Mux64~13_combout\,
	combout => \mainALU|Mux142~3_combout\);

-- Location: LABCELL_X25_Y16_N6
\mainALU|Mux127~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~53_combout\ = ( \registers|Mux30~8_combout\ & ( \mainALU|Mux127~28_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~34_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~52_combout\))) ) ) ) # ( 
-- !\registers|Mux30~8_combout\ & ( \mainALU|Mux127~28_combout\ & ( (!\registers|Mux29~8_combout\) # (\mainALU|Mux127~44_combout\) ) ) ) # ( \registers|Mux30~8_combout\ & ( !\mainALU|Mux127~28_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~34_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~52_combout\))) ) ) ) # ( !\registers|Mux30~8_combout\ & ( !\mainALU|Mux127~28_combout\ & ( (\registers|Mux29~8_combout\ & \mainALU|Mux127~44_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~34_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~44_combout\,
	datad => \mainALU|ALT_INV_Mux127~52_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~28_combout\,
	combout => \mainALU|Mux127~53_combout\);

-- Location: MLABCELL_X28_Y16_N39
\mainALU|Mux127~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~56_combout\ = ( \mainALU|Mux127~30_combout\ & ( \mainALU|Mux127~39_combout\ & ( (!\registers|Mux29~8_combout\) # ((!\registers|Mux30~8_combout\ & (\mainALU|Mux127~49_combout\)) # (\registers|Mux30~8_combout\ & 
-- ((\mainALU|Mux127~55_combout\)))) ) ) ) # ( !\mainALU|Mux127~30_combout\ & ( \mainALU|Mux127~39_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & (\mainALU|Mux127~49_combout\))) # (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~55_combout\)))) ) ) ) # ( \mainALU|Mux127~30_combout\ & ( !\mainALU|Mux127~39_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~49_combout\)))) # 
-- (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~55_combout\)))) ) ) ) # ( !\mainALU|Mux127~30_combout\ & ( !\mainALU|Mux127~39_combout\ & ( (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux127~49_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux127~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~49_combout\,
	datad => \mainALU|ALT_INV_Mux127~55_combout\,
	datae => \mainALU|ALT_INV_Mux127~30_combout\,
	dataf => \mainALU|ALT_INV_Mux127~39_combout\,
	combout => \mainALU|Mux127~56_combout\);

-- Location: LABCELL_X26_Y14_N30
\mainALU|Mux142~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~4_combout\ = ( \mainALU|Mux127~56_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux142~3_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~53_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~56_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux142~3_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~53_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux142~3_combout\,
	datad => \mainALU|ALT_INV_Mux127~53_combout\,
	dataf => \mainALU|ALT_INV_Mux127~56_combout\,
	combout => \mainALU|Mux142~4_combout\);

-- Location: LABCELL_X26_Y14_N6
\mainALU|Mux142~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~6_combout\ = ( \mainALU|Mux142~5_combout\ & ( \mainALU|Mux142~4_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~55_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~58_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux142~5_combout\ & ( \mainALU|Mux142~4_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~55_combout\)))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & 
-- ((\mainALU|Mux63~58_combout\)))) ) ) ) # ( \mainALU|Mux142~5_combout\ & ( !\mainALU|Mux142~4_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~55_combout\))) # (\mainALU|Mux155~3_combout\ & 
-- ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~58_combout\)))) ) ) ) # ( !\mainALU|Mux142~5_combout\ & ( !\mainALU|Mux142~4_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~55_combout\)) # 
-- (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~58_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~55_combout\,
	datad => \mainALU|ALT_INV_Mux63~58_combout\,
	datae => \mainALU|ALT_INV_Mux142~5_combout\,
	dataf => \mainALU|ALT_INV_Mux142~4_combout\,
	combout => \mainALU|Mux142~6_combout\);

-- Location: LABCELL_X26_Y14_N3
\mainALU|Mux142~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~2_combout\ = ( \mainALU|Mux142~0_combout\ & ( \mainALU|Add0~69_sumout\ & ( ((\ALUbaseInput[17]~4_combout\) # (\mainALU|Mux142~1_combout\)) # (\registers|Mux14~10_combout\) ) ) ) # ( !\mainALU|Mux142~0_combout\ & ( \mainALU|Add0~69_sumout\ 
-- & ( (\registers|Mux14~10_combout\ & (\mainALU|Mux142~1_combout\ & \ALUbaseInput[17]~4_combout\)) ) ) ) # ( \mainALU|Mux142~0_combout\ & ( !\mainALU|Add0~69_sumout\ & ( (!\mainALU|Mux142~1_combout\ & ((\ALUbaseInput[17]~4_combout\) # 
-- (\registers|Mux14~10_combout\))) ) ) ) # ( !\mainALU|Mux142~0_combout\ & ( !\mainALU|Add0~69_sumout\ & ( (\registers|Mux14~10_combout\ & (\mainALU|Mux142~1_combout\ & \ALUbaseInput[17]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010100001111000000000000000001010101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux14~10_combout\,
	datac => \mainALU|ALT_INV_Mux142~1_combout\,
	datad => \ALT_INV_ALUbaseInput[17]~4_combout\,
	datae => \mainALU|ALT_INV_Mux142~0_combout\,
	dataf => \mainALU|ALT_INV_Add0~69_sumout\,
	combout => \mainALU|Mux142~2_combout\);

-- Location: LABCELL_X26_Y14_N12
\mainALU|Mux142~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux142~9_combout\ = ( !\mainALU|Mux142~8_combout\ & ( ((!\mainALU|Mux142~7_combout\ & (\mainALU|Mux142~2_combout\)) # (\mainALU|Mux142~7_combout\ & (((\mainALU|Mux142~6_combout\))))) ) ) # ( \mainALU|Mux142~8_combout\ & ( 
-- (!\mainALU|Mux142~7_combout\ & (!\ALUbaseInput[17]~4_combout\ & (!\registers|Mux14~10_combout\))) # (\mainALU|Mux142~7_combout\ & ((((\ALUbaseInput[1]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100100000001011001100111111001111111000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[17]~4_combout\,
	datab => \mainALU|ALT_INV_Mux142~7_combout\,
	datac => \registers|ALT_INV_Mux14~10_combout\,
	datad => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datae => \mainALU|ALT_INV_Mux142~8_combout\,
	dataf => \mainALU|ALT_INV_Mux142~6_combout\,
	datag => \mainALU|ALT_INV_Mux142~2_combout\,
	combout => \mainALU|Mux142~9_combout\);

-- Location: LABCELL_X20_Y19_N45
\mainALU|Mux156~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~8_combout\ = ( \registers|Mux28~8_combout\ & ( \mainALU|Add0~13_sumout\ & ( \mainALU|Mux155~5_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( \mainALU|Add0~13_sumout\ & ( ((!\ALUbaseInput[3]~10_combout\ & \mainALU|Mux156~7_combout\)) # 
-- (\mainALU|Mux155~5_combout\) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\mainALU|Add0~13_sumout\ & ( (!\ALUbaseInput[3]~10_combout\ & \mainALU|Mux156~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datac => \mainALU|ALT_INV_Mux156~7_combout\,
	datad => \mainALU|ALT_INV_Mux155~5_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \mainALU|ALT_INV_Add0~13_sumout\,
	combout => \mainALU|Mux156~8_combout\);

-- Location: LABCELL_X20_Y18_N0
\mainALU|Mux63~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~20_combout\ = ( \mainALU|Mux63~11_combout\ & ( \mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~15_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~19_combout\))) ) ) ) # ( !\mainALU|Mux63~11_combout\ & ( \mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux63~15_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~19_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) 
-- ) # ( \mainALU|Mux63~11_combout\ & ( !\mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux63~15_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux63~19_combout\))) ) ) ) # ( !\mainALU|Mux63~11_combout\ & ( !\mainALU|Mux63~8_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~15_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~19_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~19_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux63~15_combout\,
	datae => \mainALU|ALT_INV_Mux63~11_combout\,
	dataf => \mainALU|ALT_INV_Mux63~8_combout\,
	combout => \mainALU|Mux63~20_combout\);

-- Location: LABCELL_X17_Y19_N30
\mainALU|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~0_combout\ = ( \ALUbaseInput[2]~25_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & !\instructions|altsyncram_component|auto_generated|q_a\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[2]~25_combout\,
	combout => \mainALU|Mux0~0_combout\);

-- Location: LABCELL_X17_Y19_N51
\mainALU|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~3_combout\ = ( \ALUbaseInput[3]~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(9) & !\instructions|altsyncram_component|auto_generated|q_a\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[3]~10_combout\,
	combout => \mainALU|Mux0~3_combout\);

-- Location: LABCELL_X17_Y19_N48
\mainALU|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~4_combout\ = ( \ALUbaseInput[4]~21_combout\ & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[0]~0_combout\))) ) ) # ( !\ALUbaseInput[4]~21_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux31~2_combout\ & \ALUbaseInput[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \mainALU|ALT_INV_Mux31~2_combout\,
	datad => \ALT_INV_ALUbaseInput[0]~0_combout\,
	dataf => \ALT_INV_ALUbaseInput[4]~21_combout\,
	combout => \mainALU|Mux0~4_combout\);

-- Location: MLABCELL_X18_Y19_N57
\mainALU|Mux154~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~2_combout\ = ( \mainALU|Mux0~5_combout\ & ( \mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~3_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~0_combout\))) ) ) ) # ( !\mainALU|Mux0~5_combout\ & ( \mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(7) & \mainALU|Mux0~3_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((!\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\mainALU|Mux0~0_combout\))) ) ) ) 
-- # ( \mainALU|Mux0~5_combout\ & ( !\mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # (\mainALU|Mux0~3_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\mainALU|Mux0~5_combout\ & ( !\mainALU|Mux0~4_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~3_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \mainALU|ALT_INV_Mux0~3_combout\,
	datae => \mainALU|ALT_INV_Mux0~5_combout\,
	dataf => \mainALU|ALT_INV_Mux0~4_combout\,
	combout => \mainALU|Mux154~2_combout\);

-- Location: LABCELL_X19_Y17_N6
\mainALU|Mux127~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~17_combout\ = ( \registers|Mux30~8_combout\ & ( \mainALU|Mux127~16_combout\ & ( (\mainALU|Mux127~3_combout\) # (\registers|Mux29~8_combout\) ) ) ) # ( !\registers|Mux30~8_combout\ & ( \mainALU|Mux127~16_combout\ & ( 
-- (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~1_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~12_combout\))) ) ) ) # ( \registers|Mux30~8_combout\ & ( !\mainALU|Mux127~16_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- \mainALU|Mux127~3_combout\) ) ) ) # ( !\registers|Mux30~8_combout\ & ( !\mainALU|Mux127~16_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~1_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~3_combout\,
	datac => \mainALU|ALT_INV_Mux127~1_combout\,
	datad => \mainALU|ALT_INV_Mux127~12_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~16_combout\,
	combout => \mainALU|Mux127~17_combout\);

-- Location: LABCELL_X19_Y18_N18
\mainALU|Mux64~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~1_combout\ = ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[2]~25_combout\ & !\registers|Mux29~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~1_combout\);

-- Location: LABCELL_X19_Y18_N54
\mainALU|Mux64~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~4_combout\ = ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (!\registers|Mux29~8_combout\ & \ALUbaseInput[3]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \registers|ALT_INV_Mux29~8_combout\,
	datad => \ALT_INV_ALUbaseInput[3]~10_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~4_combout\);

-- Location: LABCELL_X19_Y18_N33
\mainALU|Mux64~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~5_combout\ = ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & ((!\registers|Mux29~8_combout\ & (\ALUbaseInput[4]~21_combout\)) # (\registers|Mux29~8_combout\ & ((\ALUbaseInput[0]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~5_combout\);

-- Location: LABCELL_X19_Y18_N0
\mainALU|Mux154~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~0_combout\ = ( \mainALU|Mux64~6_combout\ & ( \mainALU|Mux64~5_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~4_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~1_combout\))) ) ) 
-- ) # ( !\mainALU|Mux64~6_combout\ & ( \mainALU|Mux64~5_combout\ & ( (!\registers|Mux30~8_combout\ & (((\registers|Mux31~8_combout\)))) # (\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~4_combout\))) # 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~1_combout\)))) ) ) ) # ( \mainALU|Mux64~6_combout\ & ( !\mainALU|Mux64~5_combout\ & ( (!\registers|Mux30~8_combout\ & (((!\registers|Mux31~8_combout\)))) # (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~4_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~1_combout\)))) ) ) ) # ( !\mainALU|Mux64~6_combout\ & ( !\mainALU|Mux64~5_combout\ & ( (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~4_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~1_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~4_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~6_combout\,
	dataf => \mainALU|ALT_INV_Mux64~5_combout\,
	combout => \mainALU|Mux154~0_combout\);

-- Location: MLABCELL_X18_Y18_N12
\mainALU|Mux127~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~19_combout\ = ( \mainALU|Mux127~14_combout\ & ( \mainALU|Mux127~8_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~10_combout\))) # (\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~18_combout\))) ) ) ) # ( !\mainALU|Mux127~14_combout\ & ( \mainALU|Mux127~8_combout\ & ( (!\registers|Mux30~8_combout\ & (((!\registers|Mux29~8_combout\)))) # (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~10_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~18_combout\)))) ) ) ) # ( \mainALU|Mux127~14_combout\ & ( !\mainALU|Mux127~8_combout\ & ( (!\registers|Mux30~8_combout\ & (((\registers|Mux29~8_combout\)))) # 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~10_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~18_combout\)))) ) ) ) # ( !\mainALU|Mux127~14_combout\ & ( !\mainALU|Mux127~8_combout\ & ( 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~10_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~18_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~10_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~14_combout\,
	dataf => \mainALU|ALT_INV_Mux127~8_combout\,
	combout => \mainALU|Mux127~19_combout\);

-- Location: LABCELL_X19_Y18_N12
\mainALU|Mux154~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~1_combout\ = ( \mainALU|Mux127~19_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux154~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~17_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~19_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux154~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux127~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~17_combout\,
	datad => \mainALU|ALT_INV_Mux154~0_combout\,
	dataf => \mainALU|ALT_INV_Mux127~19_combout\,
	combout => \mainALU|Mux154~1_combout\);

-- Location: MLABCELL_X18_Y15_N48
\mainALU|Mux63~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~18_combout\ = ( \mainALU|Mux63~13_combout\ & ( \mainALU|Mux63~17_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\mainALU|Mux63~3_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux63~13_combout\ & ( \mainALU|Mux63~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~3_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \mainALU|Mux63~13_combout\ & ( !\mainALU|Mux63~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~3_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\mainALU|Mux63~13_combout\ & ( !\mainALU|Mux63~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~1_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux63~1_combout\,
	datad => \mainALU|ALT_INV_Mux63~3_combout\,
	datae => \mainALU|ALT_INV_Mux63~13_combout\,
	dataf => \mainALU|ALT_INV_Mux63~17_combout\,
	combout => \mainALU|Mux63~18_combout\);

-- Location: LABCELL_X19_Y18_N24
\mainALU|Mux154~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~3_combout\ = ( \mainALU|Mux155~4_combout\ & ( \mainALU|Mux63~18_combout\ & ( (!\mainALU|Mux155~3_combout\) # (\mainALU|Mux63~20_combout\) ) ) ) # ( !\mainALU|Mux155~4_combout\ & ( \mainALU|Mux63~18_combout\ & ( (!\mainALU|Mux155~3_combout\ 
-- & ((\mainALU|Mux154~1_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux154~2_combout\)) ) ) ) # ( \mainALU|Mux155~4_combout\ & ( !\mainALU|Mux63~18_combout\ & ( (\mainALU|Mux63~20_combout\ & \mainALU|Mux155~3_combout\) ) ) ) # ( 
-- !\mainALU|Mux155~4_combout\ & ( !\mainALU|Mux63~18_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux154~1_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux154~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~20_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux154~2_combout\,
	datad => \mainALU|ALT_INV_Mux154~1_combout\,
	datae => \mainALU|ALT_INV_Mux155~4_combout\,
	dataf => \mainALU|ALT_INV_Mux63~18_combout\,
	combout => \mainALU|Mux154~3_combout\);

-- Location: LABCELL_X19_Y18_N42
\mainALU|Mux154~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~4_combout\ = ( \mainALU|Mux156~0_combout\ & ( \mainALU|Mux154~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\registers|Mux26~8_combout\ & (\mainALU|Mux155~1_combout\ & \ALUbaseInput[5]~6_combout\))) # (\mainALU|Mux155~2_combout\ & 
-- (((\ALUbaseInput[5]~6_combout\) # (\mainALU|Mux155~1_combout\)) # (\registers|Mux26~8_combout\))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( \mainALU|Mux154~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # 
-- ((\registers|Mux26~8_combout\ & \ALUbaseInput[5]~6_combout\)))) # (\mainALU|Mux155~2_combout\ & (((\ALUbaseInput[5]~6_combout\) # (\mainALU|Mux155~1_combout\)) # (\registers|Mux26~8_combout\))) ) ) ) # ( \mainALU|Mux156~0_combout\ & ( 
-- !\mainALU|Mux154~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\registers|Mux26~8_combout\ & (\mainALU|Mux155~1_combout\ & \ALUbaseInput[5]~6_combout\))) # (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\ALUbaseInput[5]~6_combout\) # 
-- (\registers|Mux26~8_combout\)))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( !\mainALU|Mux154~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # ((\registers|Mux26~8_combout\ & \ALUbaseInput[5]~6_combout\)))) # 
-- (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\ALUbaseInput[5]~6_combout\) # (\registers|Mux26~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110010000100000101001010110101111101110001010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~2_combout\,
	datab => \registers|ALT_INV_Mux26~8_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datae => \mainALU|ALT_INV_Mux156~0_combout\,
	dataf => \mainALU|ALT_INV_Mux154~3_combout\,
	combout => \mainALU|Mux154~4_combout\);

-- Location: LABCELL_X19_Y17_N36
\mainALU|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~7_combout\ = ( \mainALU|Mux154~4_combout\ & ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux154~5_combout\ & !\mainALU|Mux156~8_combout\)) ) ) # ( !\mainALU|Mux154~4_combout\ & ( (!\mainALU|Mux154~5_combout\ & (!\mainALU|Mux156~8_combout\ & 
-- ((!\mainALU|Mux156~6_combout\) # (!\mainALU|Mux156~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000110000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~6_combout\,
	datab => \mainALU|ALT_INV_Mux154~5_combout\,
	datac => \mainALU|ALT_INV_Mux156~8_combout\,
	datad => \mainALU|ALT_INV_Mux156~5_combout\,
	dataf => \mainALU|ALT_INV_Mux154~4_combout\,
	combout => \mainALU|Equal0~7_combout\);

-- Location: LABCELL_X24_Y18_N12
\mainALU|Mux150~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux150~5_combout\ = ( \registers|Mux22~10_combout\ & ( \mainALU|Add0~37_sumout\ & ( \mainALU|Mux155~5_combout\ ) ) ) # ( !\registers|Mux22~10_combout\ & ( \mainALU|Add0~37_sumout\ & ( ((!\ALUbaseInput[9]~33_combout\ & \mainALU|Mux156~7_combout\)) 
-- # (\mainALU|Mux155~5_combout\) ) ) ) # ( !\registers|Mux22~10_combout\ & ( !\mainALU|Add0~37_sumout\ & ( (!\ALUbaseInput[9]~33_combout\ & \mainALU|Mux156~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000001011101010111010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datac => \mainALU|ALT_INV_Mux156~7_combout\,
	datae => \registers|ALT_INV_Mux22~10_combout\,
	dataf => \mainALU|ALT_INV_Add0~37_sumout\,
	combout => \mainALU|Mux150~5_combout\);

-- Location: MLABCELL_X28_Y18_N0
\mainALU|Mux150~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux150~2_combout\ = ( \mainALU|Mux0~8_combout\ & ( \mainALU|Mux0~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\mainALU|Mux0~9_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # (\mainALU|Mux0~6_combout\)))) ) ) ) # ( !\mainALU|Mux0~8_combout\ & ( \mainALU|Mux0~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\mainALU|Mux0~9_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(7) & \mainALU|Mux0~6_combout\)))) ) ) ) # ( \mainALU|Mux0~8_combout\ & ( !\mainALU|Mux0~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~9_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # (\mainALU|Mux0~6_combout\)))) ) ) ) # ( 
-- !\mainALU|Mux0~8_combout\ & ( !\mainALU|Mux0~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~9_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\instructions|altsyncram_component|auto_generated|q_a\(7) & \mainALU|Mux0~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \mainALU|ALT_INV_Mux0~9_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \mainALU|ALT_INV_Mux0~6_combout\,
	datae => \mainALU|ALT_INV_Mux0~8_combout\,
	dataf => \mainALU|ALT_INV_Mux0~7_combout\,
	combout => \mainALU|Mux150~2_combout\);

-- Location: LABCELL_X24_Y16_N36
\mainALU|Mux127~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~27_combout\ = ( \mainALU|Mux127~22_combout\ & ( \mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux127~14_combout\)) # (\registers|Mux29~8_combout\))) # (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~26_combout\)))) ) ) ) # ( !\mainALU|Mux127~22_combout\ & ( \mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\ & (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~14_combout\))) # 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~26_combout\)))) ) ) ) # ( \mainALU|Mux127~22_combout\ & ( !\mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux127~14_combout\)) # 
-- (\registers|Mux29~8_combout\))) # (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~26_combout\)))) ) ) ) # ( !\mainALU|Mux127~22_combout\ & ( !\mainALU|Mux127~18_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~14_combout\))) # (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~14_combout\,
	datad => \mainALU|ALT_INV_Mux127~26_combout\,
	datae => \mainALU|ALT_INV_Mux127~22_combout\,
	dataf => \mainALU|ALT_INV_Mux127~18_combout\,
	combout => \mainALU|Mux127~27_combout\);

-- Location: LABCELL_X25_Y18_N18
\mainALU|Mux150~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux150~0_combout\ = ( \mainALU|Mux64~9_combout\ & ( \mainALU|Mux64~10_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~8_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~7_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux64~9_combout\ & ( \mainALU|Mux64~10_combout\ & ( (!\registers|Mux30~8_combout\ & (!\registers|Mux31~8_combout\)) # (\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~8_combout\)) # 
-- (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~7_combout\))))) ) ) ) # ( \mainALU|Mux64~9_combout\ & ( !\mainALU|Mux64~10_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux31~8_combout\)) # (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~8_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~7_combout\))))) ) ) ) # ( !\mainALU|Mux64~9_combout\ & ( !\mainALU|Mux64~10_combout\ & ( (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~8_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~7_combout\,
	datae => \mainALU|ALT_INV_Mux64~9_combout\,
	dataf => \mainALU|ALT_INV_Mux64~10_combout\,
	combout => \mainALU|Mux150~0_combout\);

-- Location: LABCELL_X25_Y18_N9
\mainALU|Mux150~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux150~1_combout\ = ( \mainALU|Mux150~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~25_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~27_combout\))) ) ) # ( 
-- !\mainALU|Mux150~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~25_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~27_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~27_combout\,
	datad => \mainALU|ALT_INV_Mux127~25_combout\,
	dataf => \mainALU|ALT_INV_Mux150~0_combout\,
	combout => \mainALU|Mux150~1_combout\);

-- Location: LABCELL_X25_Y18_N24
\mainALU|Mux150~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux150~3_combout\ = ( \mainALU|Mux150~2_combout\ & ( \mainALU|Mux150~1_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~26_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~28_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux150~2_combout\ & ( \mainALU|Mux150~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~26_combout\)) # 
-- (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~28_combout\))))) ) ) ) # ( \mainALU|Mux150~2_combout\ & ( !\mainALU|Mux150~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~26_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~28_combout\))))) ) ) ) # ( !\mainALU|Mux150~2_combout\ & ( !\mainALU|Mux150~1_combout\ & ( (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~26_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~26_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~28_combout\,
	datad => \mainALU|ALT_INV_Mux155~3_combout\,
	datae => \mainALU|ALT_INV_Mux150~2_combout\,
	dataf => \mainALU|ALT_INV_Mux150~1_combout\,
	combout => \mainALU|Mux150~3_combout\);

-- Location: LABCELL_X25_Y18_N30
\mainALU|Mux150~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux150~4_combout\ = ( \mainALU|Mux156~0_combout\ & ( \mainALU|Mux150~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\ALUbaseInput[9]~33_combout\ & (\mainALU|Mux155~1_combout\ & \registers|Mux22~10_combout\))) # (\mainALU|Mux155~2_combout\ & 
-- (((\registers|Mux22~10_combout\) # (\mainALU|Mux155~1_combout\)) # (\ALUbaseInput[9]~33_combout\))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( \mainALU|Mux150~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # 
-- ((\ALUbaseInput[9]~33_combout\ & \registers|Mux22~10_combout\)))) # (\mainALU|Mux155~2_combout\ & (((\registers|Mux22~10_combout\) # (\mainALU|Mux155~1_combout\)) # (\ALUbaseInput[9]~33_combout\))) ) ) ) # ( \mainALU|Mux156~0_combout\ & ( 
-- !\mainALU|Mux150~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\ALUbaseInput[9]~33_combout\ & (\mainALU|Mux155~1_combout\ & \registers|Mux22~10_combout\))) # (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\registers|Mux22~10_combout\) # 
-- (\ALUbaseInput[9]~33_combout\)))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( !\mainALU|Mux150~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # ((\ALUbaseInput[9]~33_combout\ & \registers|Mux22~10_combout\)))) # 
-- (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\registers|Mux22~10_combout\) # (\ALUbaseInput[9]~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110010000100000101001010110101111101110001010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~2_combout\,
	datab => \ALT_INV_ALUbaseInput[9]~33_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \registers|ALT_INV_Mux22~10_combout\,
	datae => \mainALU|ALT_INV_Mux156~0_combout\,
	dataf => \mainALU|ALT_INV_Mux150~3_combout\,
	combout => \mainALU|Mux150~4_combout\);

-- Location: LABCELL_X25_Y18_N36
\mainALU|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~5_combout\ = ( \mainALU|Mux150~4_combout\ & ( (!\mainALU|Mux149~5_combout\ & (!\mainALU|Mux156~6_combout\ & !\mainALU|Mux150~5_combout\)) ) ) # ( !\mainALU|Mux150~4_combout\ & ( (!\mainALU|Mux149~5_combout\ & (!\mainALU|Mux150~5_combout\ & 
-- ((!\mainALU|Mux156~6_combout\) # (!\mainALU|Mux149~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux149~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~6_combout\,
	datac => \mainALU|ALT_INV_Mux150~5_combout\,
	datad => \mainALU|ALT_INV_Mux149~4_combout\,
	dataf => \mainALU|ALT_INV_Mux150~4_combout\,
	combout => \mainALU|Equal0~5_combout\);

-- Location: LABCELL_X17_Y19_N0
\mainALU|Mux153~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~2_combout\ = ( \mainALU|Mux0~5_combout\ & ( \mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~3_combout\)))) ) ) ) # ( !\mainALU|Mux0~5_combout\ & ( \mainALU|Mux0~4_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~3_combout\))) ) ) ) # ( \mainALU|Mux0~5_combout\ & ( !\mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~6_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~3_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux0~5_combout\ & ( !\mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~6_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~3_combout\,
	datad => \mainALU|ALT_INV_Mux0~6_combout\,
	datae => \mainALU|ALT_INV_Mux0~5_combout\,
	dataf => \mainALU|ALT_INV_Mux0~4_combout\,
	combout => \mainALU|Mux153~2_combout\);

-- Location: MLABCELL_X18_Y16_N18
\mainALU|Mux63~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~22_combout\ = ( \mainALU|Mux63~3_combout\ & ( \mainALU|Mux63~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~13_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~21_combout\))) ) ) ) # ( !\mainALU|Mux63~3_combout\ & ( \mainALU|Mux63~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~13_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~21_combout\)))) ) ) ) # ( \mainALU|Mux63~3_combout\ & ( !\mainALU|Mux63~17_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~13_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~21_combout\)))) ) ) ) # ( !\mainALU|Mux63~3_combout\ & ( !\mainALU|Mux63~17_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~13_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~21_combout\,
	datad => \mainALU|ALT_INV_Mux63~13_combout\,
	datae => \mainALU|ALT_INV_Mux63~3_combout\,
	dataf => \mainALU|ALT_INV_Mux63~17_combout\,
	combout => \mainALU|Mux63~22_combout\);

-- Location: LABCELL_X17_Y18_N18
\mainALU|Mux153~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~0_combout\ = ( \registers|Mux31~8_combout\ & ( \mainALU|Mux64~5_combout\ & ( (!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~6_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~4_combout\)) ) ) ) # ( 
-- !\registers|Mux31~8_combout\ & ( \mainALU|Mux64~5_combout\ & ( (\registers|Mux30~8_combout\) # (\mainALU|Mux64~7_combout\) ) ) ) # ( \registers|Mux31~8_combout\ & ( !\mainALU|Mux64~5_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- ((\mainALU|Mux64~6_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~4_combout\)) ) ) ) # ( !\registers|Mux31~8_combout\ & ( !\mainALU|Mux64~5_combout\ & ( (\mainALU|Mux64~7_combout\ & !\registers|Mux30~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~4_combout\,
	datab => \mainALU|ALT_INV_Mux64~7_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux64~6_combout\,
	datae => \registers|ALT_INV_Mux31~8_combout\,
	dataf => \mainALU|ALT_INV_Mux64~5_combout\,
	combout => \mainALU|Mux153~0_combout\);

-- Location: LABCELL_X17_Y16_N0
\mainALU|Mux127~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~21_combout\ = ( \mainALU|Mux127~12_combout\ & ( \mainALU|Mux127~16_combout\ & ( (!\registers|Mux29~8_combout\ & (((\mainALU|Mux127~3_combout\)) # (\registers|Mux30~8_combout\))) # (\registers|Mux29~8_combout\ & 
-- ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux127~20_combout\)))) ) ) ) # ( !\mainALU|Mux127~12_combout\ & ( \mainALU|Mux127~16_combout\ & ( (!\registers|Mux29~8_combout\ & (!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~3_combout\)))) # 
-- (\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux127~20_combout\)))) ) ) ) # ( \mainALU|Mux127~12_combout\ & ( !\mainALU|Mux127~16_combout\ & ( (!\registers|Mux29~8_combout\ & (((\mainALU|Mux127~3_combout\)) # 
-- (\registers|Mux30~8_combout\))) # (\registers|Mux29~8_combout\ & (\registers|Mux30~8_combout\ & (\mainALU|Mux127~20_combout\))) ) ) ) # ( !\mainALU|Mux127~12_combout\ & ( !\mainALU|Mux127~16_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~3_combout\)))) # (\registers|Mux29~8_combout\ & (\registers|Mux30~8_combout\ & (\mainALU|Mux127~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~20_combout\,
	datad => \mainALU|ALT_INV_Mux127~3_combout\,
	datae => \mainALU|ALT_INV_Mux127~12_combout\,
	dataf => \mainALU|ALT_INV_Mux127~16_combout\,
	combout => \mainALU|Mux127~21_combout\);

-- Location: LABCELL_X17_Y18_N24
\mainALU|Mux153~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~1_combout\ = ( \mainALU|Mux127~21_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux153~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~19_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~21_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux153~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux127~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100100010000011110010001000001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~19_combout\,
	datac => \mainALU|ALT_INV_Mux153~0_combout\,
	datad => \controller|ALT_INV_ALUControl[0]~1_combout\,
	dataf => \mainALU|ALT_INV_Mux127~21_combout\,
	combout => \mainALU|Mux153~1_combout\);

-- Location: LABCELL_X17_Y18_N36
\mainALU|Mux153~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~3_combout\ = ( \mainALU|Mux63~22_combout\ & ( \mainALU|Mux153~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux153~2_combout\))) # (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\) # 
-- (\mainALU|Mux63~20_combout\)))) ) ) ) # ( !\mainALU|Mux63~22_combout\ & ( \mainALU|Mux153~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux153~2_combout\))) # (\mainALU|Mux155~4_combout\ & 
-- (((\mainALU|Mux63~20_combout\ & !\mainALU|Mux155~3_combout\)))) ) ) ) # ( \mainALU|Mux63~22_combout\ & ( !\mainALU|Mux153~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux153~2_combout\ & ((\mainALU|Mux155~3_combout\)))) # 
-- (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\) # (\mainALU|Mux63~20_combout\)))) ) ) ) # ( !\mainALU|Mux63~22_combout\ & ( !\mainALU|Mux153~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux153~2_combout\ & 
-- ((\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux63~20_combout\ & !\mainALU|Mux155~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~4_combout\,
	datab => \mainALU|ALT_INV_Mux153~2_combout\,
	datac => \mainALU|ALT_INV_Mux63~20_combout\,
	datad => \mainALU|ALT_INV_Mux155~3_combout\,
	datae => \mainALU|ALT_INV_Mux63~22_combout\,
	dataf => \mainALU|ALT_INV_Mux153~1_combout\,
	combout => \mainALU|Mux153~3_combout\);

-- Location: MLABCELL_X18_Y16_N12
\mainALU|Mux153~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~4_combout\ = ( \ALUbaseInput[6]~29_combout\ & ( \mainALU|Mux153~3_combout\ & ( ((!\mainALU|Mux155~1_combout\ & (!\mainALU|Mux156~0_combout\)) # (\mainALU|Mux155~1_combout\ & ((\registers|Mux25~8_combout\)))) # (\mainALU|Mux155~2_combout\) 
-- ) ) ) # ( !\ALUbaseInput[6]~29_combout\ & ( \mainALU|Mux153~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (!\mainALU|Mux156~0_combout\ & (!\mainALU|Mux155~1_combout\))) # (\mainALU|Mux155~2_combout\ & (((\registers|Mux25~8_combout\) # 
-- (\mainALU|Mux155~1_combout\)))) ) ) ) # ( \ALUbaseInput[6]~29_combout\ & ( !\mainALU|Mux153~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\ & (!\mainALU|Mux156~0_combout\)) # (\mainALU|Mux155~1_combout\ & 
-- ((\registers|Mux25~8_combout\))))) # (\mainALU|Mux155~2_combout\ & (((!\mainALU|Mux155~1_combout\)))) ) ) ) # ( !\ALUbaseInput[6]~29_combout\ & ( !\mainALU|Mux153~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & 
-- (!\mainALU|Mux156~0_combout\)) # (\mainALU|Mux155~2_combout\ & ((\registers|Mux25~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011010000110100001101101010000101110101011101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~2_combout\,
	datab => \mainALU|ALT_INV_Mux156~0_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \registers|ALT_INV_Mux25~8_combout\,
	datae => \ALT_INV_ALUbaseInput[6]~29_combout\,
	dataf => \mainALU|ALT_INV_Mux153~3_combout\,
	combout => \mainALU|Mux153~4_combout\);

-- Location: MLABCELL_X18_Y16_N9
\mainALU|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~6_combout\ = ( \mainALU|Mux153~4_combout\ & ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux152~5_combout\ & !\mainALU|Mux153~5_combout\)) ) ) # ( !\mainALU|Mux153~4_combout\ & ( (!\mainALU|Mux152~5_combout\ & (!\mainALU|Mux153~5_combout\ & 
-- ((!\mainALU|Mux156~6_combout\) # (!\mainALU|Mux152~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000110010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~6_combout\,
	datab => \mainALU|ALT_INV_Mux152~5_combout\,
	datac => \mainALU|ALT_INV_Mux152~4_combout\,
	datad => \mainALU|ALT_INV_Mux153~5_combout\,
	dataf => \mainALU|ALT_INV_Mux153~4_combout\,
	combout => \mainALU|Equal0~6_combout\);

-- Location: LABCELL_X29_Y17_N42
\mainALU|Mux143~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~5_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( \registers|Mux15~10_combout\ & ( !\controller|ALUControl[3]~3_combout\ ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( \registers|Mux15~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & 
-- ((\controller|ALUControl[1]~6_combout\) # (\controller|ALUControl[0]~1_combout\))) ) ) ) # ( \ALUbaseInput[16]~19_combout\ & ( !\registers|Mux15~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & ((\controller|ALUControl[1]~6_combout\) # 
-- (\controller|ALUControl[0]~1_combout\))) ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( !\registers|Mux15~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & \controller|ALUControl[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001100001111000000110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datae => \ALT_INV_ALUbaseInput[16]~19_combout\,
	dataf => \registers|ALT_INV_Mux15~10_combout\,
	combout => \mainALU|Mux143~5_combout\);

-- Location: LABCELL_X29_Y16_N6
\mainALU|Mux143~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~6_combout\ = ( \ALUbaseInput[0]~0_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((!\controller|ALUControl[1]~6_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (\controller|ALUControl[0]~1_combout\))) # 
-- (\controller|ALUControl[1]~6_combout\ & ((\controller|ALUControl[3]~3_combout\))))) ) ) # ( !\ALUbaseInput[0]~0_combout\ & ( (\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[1]~6_combout\ $ (\controller|ALUControl[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101010100000000010101010000000101010101000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[0]~0_combout\,
	combout => \mainALU|Mux143~6_combout\);

-- Location: MLABCELL_X28_Y16_N45
\mainALU|Mux143~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~7_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( \mainALU|Add0~65_sumout\ & ( (!\mainALU|Mux155~5_combout\ & !\mainALU|Mux143~6_combout\) ) ) ) # ( !\ALUbaseInput[16]~19_combout\ & ( \mainALU|Add0~65_sumout\ & ( 
-- (!\mainALU|Mux155~5_combout\ & (!\mainALU|Mux143~6_combout\ & ((!\mainALU|Mux156~7_combout\) # (\registers|Mux15~10_combout\)))) ) ) ) # ( \ALUbaseInput[16]~19_combout\ & ( !\mainALU|Add0~65_sumout\ & ( !\mainALU|Mux143~6_combout\ ) ) ) # ( 
-- !\ALUbaseInput[16]~19_combout\ & ( !\mainALU|Add0~65_sumout\ & ( (!\mainALU|Mux143~6_combout\ & ((!\mainALU|Mux156~7_combout\) # (\registers|Mux15~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000111111110000000010001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datab => \mainALU|ALT_INV_Mux155~5_combout\,
	datac => \registers|ALT_INV_Mux15~10_combout\,
	datad => \mainALU|ALT_INV_Mux143~6_combout\,
	datae => \ALT_INV_ALUbaseInput[16]~19_combout\,
	dataf => \mainALU|ALT_INV_Add0~65_sumout\,
	combout => \mainALU|Mux143~7_combout\);

-- Location: LABCELL_X29_Y16_N36
\mainALU|Mux143~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~2_combout\ = ( \mainALU|Mux0~12_combout\ & ( \mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~45_combout\)))) ) ) ) # ( !\mainALU|Mux0~12_combout\ & ( \mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(7))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~45_combout\))))) ) ) ) # ( \mainALU|Mux0~12_combout\ & ( !\mainALU|Mux0~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(7))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~45_combout\))))) ) ) ) # ( !\mainALU|Mux0~12_combout\ & ( !\mainALU|Mux0~41_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~45_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \mainALU|ALT_INV_Mux0~37_combout\,
	datac => \mainALU|ALT_INV_Mux0~45_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \mainALU|ALT_INV_Mux0~12_combout\,
	dataf => \mainALU|ALT_INV_Mux0~41_combout\,
	combout => \mainALU|Mux143~2_combout\);

-- Location: LABCELL_X29_Y16_N12
\mainALU|Mux143~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~0_combout\ = ( \mainALU|Mux64~13_combout\ & ( \mainALU|Mux64~42_combout\ & ( (!\registers|Mux31~8_combout\) # ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~38_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~46_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux64~13_combout\ & ( \mainALU|Mux64~42_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux31~8_combout\ & (\mainALU|Mux64~38_combout\))) # (\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\) # 
-- ((\mainALU|Mux64~46_combout\)))) ) ) ) # ( \mainALU|Mux64~13_combout\ & ( !\mainALU|Mux64~42_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux64~38_combout\)))) # (\registers|Mux30~8_combout\ & 
-- (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~46_combout\)))) ) ) ) # ( !\mainALU|Mux64~13_combout\ & ( !\mainALU|Mux64~42_combout\ & ( (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~38_combout\)) # 
-- (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~46_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~38_combout\,
	datad => \mainALU|ALT_INV_Mux64~46_combout\,
	datae => \mainALU|ALT_INV_Mux64~13_combout\,
	dataf => \mainALU|ALT_INV_Mux64~42_combout\,
	combout => \mainALU|Mux143~0_combout\);

-- Location: LABCELL_X29_Y16_N18
\mainALU|Mux143~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~1_combout\ = ( \mainALU|Mux127~53_combout\ & ( \mainALU|Mux143~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((\registers|Mux31~8_combout\) # (\mainALU|Mux127~50_combout\)) ) ) ) # ( !\mainALU|Mux127~53_combout\ & ( 
-- \mainALU|Mux143~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((\mainALU|Mux127~50_combout\ & !\registers|Mux31~8_combout\)) ) ) ) # ( \mainALU|Mux127~53_combout\ & ( !\mainALU|Mux143~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & 
-- ((\registers|Mux31~8_combout\) # (\mainALU|Mux127~50_combout\))) ) ) ) # ( !\mainALU|Mux127~53_combout\ & ( !\mainALU|Mux143~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux127~50_combout\ & !\registers|Mux31~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000101010001010110111010101110101011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \mainALU|ALT_INV_Mux127~50_combout\,
	datac => \registers|ALT_INV_Mux31~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~53_combout\,
	dataf => \mainALU|ALT_INV_Mux143~0_combout\,
	combout => \mainALU|Mux143~1_combout\);

-- Location: MLABCELL_X28_Y16_N12
\mainALU|Mux143~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~3_combout\ = ( \mainALU|Mux63~52_combout\ & ( \mainALU|Mux143~1_combout\ & ( (!\mainALU|Mux155~3_combout\) # ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux143~2_combout\))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~55_combout\))) ) ) 
-- ) # ( !\mainALU|Mux63~52_combout\ & ( \mainALU|Mux143~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux143~2_combout\))) # 
-- (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~55_combout\)))) ) ) ) # ( \mainALU|Mux63~52_combout\ & ( !\mainALU|Mux143~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux143~2_combout\))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~55_combout\)))) ) ) ) # ( !\mainALU|Mux63~52_combout\ & ( !\mainALU|Mux143~1_combout\ & ( (\mainALU|Mux155~3_combout\ & 
-- ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux143~2_combout\))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~55_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux63~55_combout\,
	datac => \mainALU|ALT_INV_Mux155~4_combout\,
	datad => \mainALU|ALT_INV_Mux143~2_combout\,
	datae => \mainALU|ALT_INV_Mux63~52_combout\,
	dataf => \mainALU|ALT_INV_Mux143~1_combout\,
	combout => \mainALU|Mux143~3_combout\);

-- Location: MLABCELL_X28_Y16_N24
\mainALU|Mux143~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux143~8_combout\ = ( \mainALU|Mux143~3_combout\ & ( (\mainALU|Mux143~7_combout\ & ((!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux143~5_combout\ & !\controller|ALUControl[3]~3_combout\)))) ) ) # ( !\mainALU|Mux143~3_combout\ & ( 
-- (\mainALU|Mux143~7_combout\ & ((!\mainALU|Mux143~5_combout\) # (!\mainALU|Mux143~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000000111011000000000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux143~5_combout\,
	datab => \mainALU|ALT_INV_Mux143~4_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \mainALU|ALT_INV_Mux143~7_combout\,
	dataf => \mainALU|ALT_INV_Mux143~3_combout\,
	combout => \mainALU|Mux143~8_combout\);

-- Location: LABCELL_X26_Y17_N12
\mainALU|Mux141~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~4_combout\ = ( \registers|Mux13~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\ALUbaseInput[18]~27_combout\) # (\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[0]~1_combout\))) ) ) # ( 
-- !\registers|Mux13~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \ALUbaseInput[18]~27_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010000010100010101000101010101010100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datad => \ALT_INV_ALUbaseInput[18]~27_combout\,
	dataf => \registers|ALT_INV_Mux13~10_combout\,
	combout => \mainALU|Mux141~4_combout\);

-- Location: LABCELL_X26_Y13_N24
\mainALU|Mux63~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~87_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~36_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\mainALU|Mux63~54_combout\))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~46_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux31~2_combout\ & ((\ALUbaseInput[25]~5_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111010001000100010000001100001111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~46_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux31~2_combout\,
	datad => \mainALU|ALT_INV_Mux63~54_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datag => \mainALU|ALT_INV_Mux63~36_combout\,
	combout => \mainALU|Mux63~87_combout\);

-- Location: LABCELL_X25_Y16_N12
\mainALU|Mux127~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~59_combout\ = ( \mainALU|Mux127~58_combout\ & ( \mainALU|Mux127~34_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~44_combout\)))) # (\registers|Mux29~8_combout\ & 
-- (((\registers|Mux30~8_combout\)) # (\mainALU|Mux127~52_combout\))) ) ) ) # ( !\mainALU|Mux127~58_combout\ & ( \mainALU|Mux127~34_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~44_combout\)))) # 
-- (\registers|Mux29~8_combout\ & (\mainALU|Mux127~52_combout\ & ((!\registers|Mux30~8_combout\)))) ) ) ) # ( \mainALU|Mux127~58_combout\ & ( !\mainALU|Mux127~34_combout\ & ( (!\registers|Mux29~8_combout\ & (((\mainALU|Mux127~44_combout\ & 
-- \registers|Mux30~8_combout\)))) # (\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux127~52_combout\))) ) ) ) # ( !\mainALU|Mux127~58_combout\ & ( !\mainALU|Mux127~34_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- (((\mainALU|Mux127~44_combout\ & \registers|Mux30~8_combout\)))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~52_combout\ & ((!\registers|Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~52_combout\,
	datac => \mainALU|ALT_INV_Mux127~44_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~58_combout\,
	dataf => \mainALU|ALT_INV_Mux127~34_combout\,
	combout => \mainALU|Mux127~59_combout\);

-- Location: LABCELL_X25_Y14_N54
\mainALU|Mux127~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~42_combout\ = ( \ALUbaseInput[6]~29_combout\ & ( !\registers|Mux27~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_ALUbaseInput[6]~29_combout\,
	combout => \mainALU|Mux127~42_combout\);

-- Location: LABCELL_X25_Y14_N12
\mainALU|Mux64~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~15_combout\ = ( \mainALU|Mux127~43_combout\ & ( \registers|Mux28~8_combout\ & ( (!\registers|Mux29~8_combout\) # (\mainALU|Mux127~42_combout\) ) ) ) # ( !\mainALU|Mux127~43_combout\ & ( \registers|Mux28~8_combout\ & ( 
-- (\registers|Mux29~8_combout\ & \mainALU|Mux127~42_combout\) ) ) ) # ( \mainALU|Mux127~43_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~57_combout\))) # (\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~41_combout\)) ) ) ) # ( !\mainALU|Mux127~43_combout\ & ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~57_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~41_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~41_combout\,
	datac => \mainALU|ALT_INV_Mux127~42_combout\,
	datad => \mainALU|ALT_INV_Mux127~57_combout\,
	datae => \mainALU|ALT_INV_Mux127~43_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~15_combout\);

-- Location: LABCELL_X26_Y14_N54
\mainALU|Mux141~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~0_combout\ = ( \mainALU|Mux64~15_combout\ & ( \mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~13_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (((\mainALU|Mux64~14_combout\)) # (\registers|Mux30~8_combout\))) ) ) ) # ( !\mainALU|Mux64~15_combout\ & ( \mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~13_combout\)))) # 
-- (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~14_combout\)) # (\registers|Mux30~8_combout\))) ) ) ) # ( \mainALU|Mux64~15_combout\ & ( !\mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) # 
-- ((\mainALU|Mux64~13_combout\)))) # (\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\))) ) ) ) # ( !\mainALU|Mux64~15_combout\ & ( !\mainALU|Mux64~38_combout\ & ( (!\registers|Mux31~8_combout\ & 
-- (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~13_combout\)))) # (\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~14_combout\,
	datad => \mainALU|ALT_INV_Mux64~13_combout\,
	datae => \mainALU|ALT_INV_Mux64~15_combout\,
	dataf => \mainALU|ALT_INV_Mux64~38_combout\,
	combout => \mainALU|Mux141~0_combout\);

-- Location: LABCELL_X26_Y14_N21
\mainALU|Mux141~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~1_combout\ = ( \mainALU|Mux127~56_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux141~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux127~59_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~56_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux141~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\registers|Mux31~8_combout\ & (\mainALU|Mux127~59_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~59_combout\,
	datad => \mainALU|ALT_INV_Mux141~0_combout\,
	dataf => \mainALU|ALT_INV_Mux127~56_combout\,
	combout => \mainALU|Mux141~1_combout\);

-- Location: LABCELL_X29_Y15_N39
\mainALU|Mux63~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~44_combout\ = ( \ALUbaseInput[6]~29_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[6]~29_combout\,
	combout => \mainALU|Mux63~44_combout\);

-- Location: LABCELL_X26_Y15_N18
\mainALU|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~14_combout\ = ( \mainALU|Mux63~44_combout\ & ( \mainALU|Mux63~43_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~59_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\mainALU|Mux63~45_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\mainALU|Mux63~44_combout\ & ( \mainALU|Mux63~43_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~59_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~45_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \mainALU|Mux63~44_combout\ & ( !\mainALU|Mux63~43_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~59_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~45_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\mainALU|Mux63~44_combout\ & ( !\mainALU|Mux63~43_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\mainALU|Mux63~59_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\mainALU|Mux63~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \mainALU|ALT_INV_Mux63~45_combout\,
	datac => \mainALU|ALT_INV_Mux63~59_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \mainALU|ALT_INV_Mux63~44_combout\,
	dataf => \mainALU|ALT_INV_Mux63~43_combout\,
	combout => \mainALU|Mux0~14_combout\);

-- Location: LABCELL_X29_Y14_N27
\mainALU|Mux141~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~2_combout\ = ( \mainALU|Mux0~12_combout\ & ( \mainALU|Mux0~14_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~13_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\))) ) ) ) # ( !\mainALU|Mux0~12_combout\ & ( \mainALU|Mux0~14_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux0~13_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(6))))) ) ) 
-- ) # ( \mainALU|Mux0~12_combout\ & ( !\mainALU|Mux0~14_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~13_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~37_combout\))) ) ) ) # ( !\mainALU|Mux0~12_combout\ & ( !\mainALU|Mux0~14_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~13_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~37_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~37_combout\,
	datac => \mainALU|ALT_INV_Mux0~13_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \mainALU|ALT_INV_Mux0~12_combout\,
	dataf => \mainALU|ALT_INV_Mux0~14_combout\,
	combout => \mainALU|Mux141~2_combout\);

-- Location: LABCELL_X26_Y14_N42
\mainALU|Mux141~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~3_combout\ = ( \mainALU|Mux141~1_combout\ & ( \mainALU|Mux141~2_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~58_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~87_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux141~1_combout\ & ( \mainALU|Mux141~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~58_combout\))) # (\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # 
-- ((\mainALU|Mux63~87_combout\)))) ) ) ) # ( \mainALU|Mux141~1_combout\ & ( !\mainALU|Mux141~2_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~58_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- (\mainALU|Mux155~4_combout\ & ((\mainALU|Mux63~87_combout\)))) ) ) ) # ( !\mainALU|Mux141~1_combout\ & ( !\mainALU|Mux141~2_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~58_combout\)) # 
-- (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~87_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~58_combout\,
	datad => \mainALU|ALT_INV_Mux63~87_combout\,
	datae => \mainALU|ALT_INV_Mux141~1_combout\,
	dataf => \mainALU|ALT_INV_Mux141~2_combout\,
	combout => \mainALU|Mux141~3_combout\);

-- Location: LABCELL_X26_Y17_N15
\mainALU|Mux141~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~5_combout\ = ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((!\controller|ALUControl[1]~6_combout\)))) # (\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & 
-- \ALUbaseInput[2]~25_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101011010101011010101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[2]~7_combout\,
	combout => \mainALU|Mux141~5_combout\);

-- Location: LABCELL_X26_Y17_N24
\mainALU|Mux141~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~6_combout\ = ( !\mainALU|Mux155~5_combout\ & ( \mainALU|Add0~73_sumout\ & ( (!\mainALU|Mux141~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux13~10_combout\) # (\ALUbaseInput[18]~27_combout\)))) ) ) ) # ( 
-- \mainALU|Mux155~5_combout\ & ( !\mainALU|Add0~73_sumout\ & ( (!\mainALU|Mux141~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux13~10_combout\) # (\ALUbaseInput[18]~27_combout\)))) ) ) ) # ( !\mainALU|Mux155~5_combout\ & ( 
-- !\mainALU|Add0~73_sumout\ & ( (!\mainALU|Mux141~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux13~10_combout\) # (\ALUbaseInput[18]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100000000101111110000000010111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datab => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datac => \registers|ALT_INV_Mux13~10_combout\,
	datad => \mainALU|ALT_INV_Mux141~5_combout\,
	datae => \mainALU|ALT_INV_Mux155~5_combout\,
	dataf => \mainALU|ALT_INV_Add0~73_sumout\,
	combout => \mainALU|Mux141~6_combout\);

-- Location: LABCELL_X26_Y17_N18
\mainALU|Mux141~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux141~7_combout\ = ( \mainALU|Mux141~3_combout\ & ( \mainALU|Mux141~6_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux141~4_combout\ & !\controller|ALUControl[3]~3_combout\)) ) ) ) # ( !\mainALU|Mux141~3_combout\ & ( 
-- \mainALU|Mux141~6_combout\ & ( (!\mainALU|Mux141~4_combout\) # (!\mainALU|Mux143~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux141~4_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \mainALU|ALT_INV_Mux143~4_combout\,
	datae => \mainALU|ALT_INV_Mux141~3_combout\,
	dataf => \mainALU|ALT_INV_Mux141~6_combout\,
	combout => \mainALU|Mux141~7_combout\);

-- Location: LABCELL_X24_Y17_N0
\mainALU|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~8_combout\ = ( \mainALU|Mux143~8_combout\ & ( \mainALU|Mux141~7_combout\ & ( (!\mainALU|Mux142~9_combout\ & (\mainALU|Equal0~7_combout\ & (\mainALU|Equal0~5_combout\ & \mainALU|Equal0~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux142~9_combout\,
	datab => \mainALU|ALT_INV_Equal0~7_combout\,
	datac => \mainALU|ALT_INV_Equal0~5_combout\,
	datad => \mainALU|ALT_INV_Equal0~6_combout\,
	datae => \mainALU|ALT_INV_Mux143~8_combout\,
	dataf => \mainALU|ALT_INV_Mux141~7_combout\,
	combout => \mainALU|Equal0~8_combout\);

-- Location: LABCELL_X26_Y13_N6
\mainALU|Mux63~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~83_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~46_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\ALUbaseInput[25]~5_combout\ & (\mainALU|Mux31~2_combout\))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~54_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\ALUbaseInput[27]~13_combout\ & (\mainALU|Mux31~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000111000000000000001101000100010001111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~46_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_ALUbaseInput[27]~13_combout\,
	datad => \mainALU|ALT_INV_Mux31~2_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \mainALU|ALT_INV_Mux63~54_combout\,
	datag => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux63~83_combout\);

-- Location: LABCELL_X19_Y13_N48
\mainALU|Mux63~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~62_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( \mainALU|Mux63~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~57_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~61_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( \mainALU|Mux63~41_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # (\mainALU|Mux63~51_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(8) & ( !\mainALU|Mux63~41_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) 
-- & (\mainALU|Mux63~57_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~61_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(8) & ( !\mainALU|Mux63~41_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & \mainALU|Mux63~51_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~57_combout\,
	datac => \mainALU|ALT_INV_Mux63~51_combout\,
	datad => \mainALU|ALT_INV_Mux63~61_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \mainALU|ALT_INV_Mux63~41_combout\,
	combout => \mainALU|Mux63~62_combout\);

-- Location: LABCELL_X24_Y16_N18
\mainALU|Mux127~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~65_combout\ = ( \registers|Mux29~8_combout\ & ( \mainALU|Mux127~64_combout\ & ( (\mainALU|Mux127~58_combout\) # (\registers|Mux30~8_combout\) ) ) ) # ( !\registers|Mux29~8_combout\ & ( \mainALU|Mux127~64_combout\ & ( 
-- (!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~44_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~52_combout\)) ) ) ) # ( \registers|Mux29~8_combout\ & ( !\mainALU|Mux127~64_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- \mainALU|Mux127~58_combout\) ) ) ) # ( !\registers|Mux29~8_combout\ & ( !\mainALU|Mux127~64_combout\ & ( (!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~44_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~52_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~52_combout\,
	datac => \mainALU|ALT_INV_Mux127~58_combout\,
	datad => \mainALU|ALT_INV_Mux127~44_combout\,
	datae => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~64_combout\,
	combout => \mainALU|Mux127~65_combout\);

-- Location: LABCELL_X25_Y14_N0
\mainALU|Mux139~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux139~1_combout\ = ( \mainALU|Mux64~14_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux64~15_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~16_combout\))) ) ) ) # ( !\mainALU|Mux64~14_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux64~15_combout\)))) # 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~16_combout\ & ((!\registers|Mux30~8_combout\)))) ) ) ) # ( \mainALU|Mux64~14_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((\mainALU|Mux64~15_combout\ & 
-- \registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~16_combout\))) ) ) ) # ( !\mainALU|Mux64~14_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & 
-- (((\mainALU|Mux64~15_combout\ & \registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~16_combout\ & ((!\registers|Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~16_combout\,
	datab => \mainALU|ALT_INV_Mux64~15_combout\,
	datac => \registers|ALT_INV_Mux31~8_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~14_combout\,
	dataf => \mainALU|ALT_INV_Mux64~17_combout\,
	combout => \mainALU|Mux139~1_combout\);

-- Location: LABCELL_X29_Y16_N0
\mainALU|Mux127~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~62_combout\ = ( \mainALU|Mux127~55_combout\ & ( \mainALU|Mux127~61_combout\ & ( ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~39_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~49_combout\))) # 
-- (\registers|Mux29~8_combout\) ) ) ) # ( !\mainALU|Mux127~55_combout\ & ( \mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~39_combout\))) # (\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux127~49_combout\)))) # (\registers|Mux29~8_combout\ & (((\registers|Mux30~8_combout\)))) ) ) ) # ( \mainALU|Mux127~55_combout\ & ( !\mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & 
-- ((\mainALU|Mux127~39_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~49_combout\)))) # (\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~55_combout\ & ( !\mainALU|Mux127~61_combout\ & ( 
-- (!\registers|Mux29~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux127~39_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux127~49_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~49_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \registers|ALT_INV_Mux30~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~39_combout\,
	datae => \mainALU|ALT_INV_Mux127~55_combout\,
	dataf => \mainALU|ALT_INV_Mux127~61_combout\,
	combout => \mainALU|Mux127~62_combout\);

-- Location: LABCELL_X25_Y14_N57
\mainALU|Mux139~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux139~2_combout\ = ( \mainALU|Mux127~62_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux139~1_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux127~65_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~62_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux139~1_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\registers|Mux31~8_combout\ & (\mainALU|Mux127~65_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~65_combout\,
	datad => \mainALU|ALT_INV_Mux139~1_combout\,
	dataf => \mainALU|ALT_INV_Mux127~62_combout\,
	combout => \mainALU|Mux139~2_combout\);

-- Location: LABCELL_X25_Y14_N18
\mainALU|Mux139~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux139~3_combout\ = ( \mainALU|Mux0~13_combout\ & ( \mainALU|Mux0~16_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~15_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~14_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( !\mainALU|Mux0~13_combout\ & ( \mainALU|Mux0~16_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~15_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux0~14_combout\)))) ) ) ) # ( \mainALU|Mux0~13_combout\ & ( !\mainALU|Mux0~16_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~15_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~14_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( 
-- !\mainALU|Mux0~13_combout\ & ( !\mainALU|Mux0~16_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~15_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux0~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~15_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \mainALU|ALT_INV_Mux0~14_combout\,
	datae => \mainALU|ALT_INV_Mux0~13_combout\,
	dataf => \mainALU|ALT_INV_Mux0~16_combout\,
	combout => \mainALU|Mux139~3_combout\);

-- Location: LABCELL_X25_Y14_N48
\mainALU|Mux139~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux139~4_combout\ = ( \mainALU|Mux139~2_combout\ & ( \mainALU|Mux139~3_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~62_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~83_combout\))) ) ) 
-- ) # ( !\mainALU|Mux139~2_combout\ & ( \mainALU|Mux139~3_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((\mainALU|Mux63~62_combout\ & \mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)) # 
-- (\mainALU|Mux63~83_combout\))) ) ) ) # ( \mainALU|Mux139~2_combout\ & ( !\mainALU|Mux139~3_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\) # (\mainALU|Mux63~62_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- (\mainALU|Mux63~83_combout\ & ((\mainALU|Mux155~4_combout\)))) ) ) ) # ( !\mainALU|Mux139~2_combout\ & ( !\mainALU|Mux139~3_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~62_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~83_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux63~83_combout\,
	datac => \mainALU|ALT_INV_Mux63~62_combout\,
	datad => \mainALU|ALT_INV_Mux155~4_combout\,
	datae => \mainALU|ALT_INV_Mux139~2_combout\,
	dataf => \mainALU|ALT_INV_Mux139~3_combout\,
	combout => \mainALU|Mux139~4_combout\);

-- Location: LABCELL_X21_Y14_N21
\mainALU|Mux139~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux139~0_combout\ = ( \mainALU|Add0~81_sumout\ & ( (!\ALUbaseInput[20]~23_combout\ & (\mainALU|Mux142~0_combout\ & ((\mainALU|Mux142~1_combout\) # (\registers|Mux11~10_combout\)))) # (\ALUbaseInput[20]~23_combout\ & 
-- (((\registers|Mux11~10_combout\ & \mainALU|Mux142~1_combout\)) # (\mainALU|Mux142~0_combout\))) ) ) # ( !\mainALU|Add0~81_sumout\ & ( (!\mainALU|Mux142~0_combout\ & (\ALUbaseInput[20]~23_combout\ & (\registers|Mux11~10_combout\ & 
-- \mainALU|Mux142~1_combout\))) # (\mainALU|Mux142~0_combout\ & (!\mainALU|Mux142~1_combout\ & ((\registers|Mux11~10_combout\) # (\ALUbaseInput[20]~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100010000000001110001000000000111000111110000011100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datab => \registers|ALT_INV_Mux11~10_combout\,
	datac => \mainALU|ALT_INV_Mux142~0_combout\,
	datad => \mainALU|ALT_INV_Mux142~1_combout\,
	dataf => \mainALU|ALT_INV_Add0~81_sumout\,
	combout => \mainALU|Mux139~0_combout\);

-- Location: LABCELL_X25_Y14_N36
\mainALU|Mux139~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux139~5_combout\ = ( !\mainALU|Mux142~8_combout\ & ( (!\mainALU|Mux142~7_combout\ & (((\mainALU|Mux139~0_combout\)))) # (\mainALU|Mux142~7_combout\ & ((((\mainALU|Mux139~4_combout\))))) ) ) # ( \mainALU|Mux142~8_combout\ & ( 
-- (!\mainALU|Mux142~7_combout\ & (!\ALUbaseInput[20]~23_combout\ & (!\registers|Mux11~10_combout\))) # (\mainALU|Mux142~7_combout\ & ((((\ALUbaseInput[4]~21_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010100000001101010101011111010111111000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux142~7_combout\,
	datab => \ALT_INV_ALUbaseInput[20]~23_combout\,
	datac => \registers|ALT_INV_Mux11~10_combout\,
	datad => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datae => \mainALU|ALT_INV_Mux142~8_combout\,
	dataf => \mainALU|ALT_INV_Mux139~4_combout\,
	datag => \mainALU|ALT_INV_Mux139~0_combout\,
	combout => \mainALU|Mux139~5_combout\);

-- Location: LABCELL_X25_Y15_N6
\mainALU|Mux136~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~5_combout\ = ( \ALUbaseInput[7]~14_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((!\controller|ALUControl[1]~6_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (\controller|ALUControl[0]~1_combout\))) # 
-- (\controller|ALUControl[1]~6_combout\ & ((\controller|ALUControl[3]~3_combout\))))) ) ) # ( !\ALUbaseInput[7]~14_combout\ & ( (\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[1]~6_combout\ $ (\controller|ALUControl[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000011000000001100001100000001110000110000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[7]~14_combout\,
	combout => \mainALU|Mux136~5_combout\);

-- Location: LABCELL_X25_Y15_N48
\mainALU|Mux136~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~6_combout\ = ( \ALUbaseInput[23]~16_combout\ & ( \mainALU|Add0~93_sumout\ & ( (!\mainALU|Mux155~5_combout\ & !\mainALU|Mux136~5_combout\) ) ) ) # ( !\ALUbaseInput[23]~16_combout\ & ( \mainALU|Add0~93_sumout\ & ( 
-- (!\mainALU|Mux155~5_combout\ & (!\mainALU|Mux136~5_combout\ & ((!\mainALU|Mux156~7_combout\) # (\registers|Mux8~10_combout\)))) ) ) ) # ( \ALUbaseInput[23]~16_combout\ & ( !\mainALU|Add0~93_sumout\ & ( !\mainALU|Mux136~5_combout\ ) ) ) # ( 
-- !\ALUbaseInput[23]~16_combout\ & ( !\mainALU|Add0~93_sumout\ & ( (!\mainALU|Mux136~5_combout\ & ((!\mainALU|Mux156~7_combout\) # (\registers|Mux8~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000111111110000000010001010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \registers|ALT_INV_Mux8~10_combout\,
	datad => \mainALU|ALT_INV_Mux136~5_combout\,
	datae => \ALT_INV_ALUbaseInput[23]~16_combout\,
	dataf => \mainALU|ALT_INV_Add0~93_sumout\,
	combout => \mainALU|Mux136~6_combout\);

-- Location: LABCELL_X25_Y15_N45
\mainALU|Mux136~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~4_combout\ = ( \registers|Mux8~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\ALUbaseInput[23]~16_combout\) # (\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[0]~1_combout\))) ) ) # ( 
-- !\registers|Mux8~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \ALUbaseInput[23]~16_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110000001100000111000001110000111100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \ALT_INV_ALUbaseInput[23]~16_combout\,
	dataf => \registers|ALT_INV_Mux8~10_combout\,
	combout => \mainALU|Mux136~4_combout\);

-- Location: LABCELL_X24_Y14_N30
\mainALU|Mux136~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~0_combout\ = ( \mainALU|Mux64~20_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\) # (\mainALU|Mux64~18_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~19_combout\))) ) ) ) # ( !\mainALU|Mux64~20_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((\mainALU|Mux64~18_combout\ & \registers|Mux30~8_combout\)))) # 
-- (\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~19_combout\))) ) ) ) # ( \mainALU|Mux64~20_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\) # 
-- (\mainALU|Mux64~18_combout\)))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~19_combout\ & ((!\registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~20_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & 
-- (((\mainALU|Mux64~18_combout\ & \registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~19_combout\ & ((!\registers|Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux64~19_combout\,
	datab => \mainALU|ALT_INV_Mux64~18_combout\,
	datac => \registers|ALT_INV_Mux31~8_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~20_combout\,
	dataf => \mainALU|ALT_INV_Mux64~17_combout\,
	combout => \mainALU|Mux136~0_combout\);

-- Location: LABCELL_X24_Y14_N18
\mainALU|Mux136~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~1_combout\ = ( \mainALU|Mux136~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~71_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~74_combout\))) ) ) # ( 
-- !\mainALU|Mux136~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~71_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~74_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~74_combout\,
	datad => \mainALU|ALT_INV_Mux127~71_combout\,
	dataf => \mainALU|ALT_INV_Mux136~0_combout\,
	combout => \mainALU|Mux136~1_combout\);

-- Location: MLABCELL_X28_Y15_N0
\mainALU|Mux136~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~2_combout\ = ( \mainALU|Mux0~16_combout\ & ( \mainALU|Mux0~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux0~18_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~17_combout\))) ) ) ) # ( !\mainALU|Mux0~16_combout\ & ( \mainALU|Mux0~19_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux0~18_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( \mainALU|Mux0~16_combout\ & ( !\mainALU|Mux0~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux0~18_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~17_combout\))) ) ) 
-- ) # ( !\mainALU|Mux0~16_combout\ & ( !\mainALU|Mux0~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(6) & \mainALU|Mux0~18_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~17_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \mainALU|ALT_INV_Mux0~18_combout\,
	datae => \mainALU|ALT_INV_Mux0~16_combout\,
	dataf => \mainALU|ALT_INV_Mux0~19_combout\,
	combout => \mainALU|Mux136~2_combout\);

-- Location: LABCELL_X25_Y15_N24
\mainALU|Mux136~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~3_combout\ = ( \mainALU|Mux136~1_combout\ & ( \mainALU|Mux136~2_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~70_combout\))) ) ) 
-- ) # ( !\mainALU|Mux136~1_combout\ & ( \mainALU|Mux136~2_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~70_combout\)))) ) ) ) # ( \mainALU|Mux136~1_combout\ & ( !\mainALU|Mux136~2_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~70_combout\)))) ) ) ) # ( !\mainALU|Mux136~1_combout\ & ( !\mainALU|Mux136~2_combout\ & ( (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~79_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~70_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~70_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux155~3_combout\,
	datad => \mainALU|ALT_INV_Mux63~79_combout\,
	datae => \mainALU|ALT_INV_Mux136~1_combout\,
	dataf => \mainALU|ALT_INV_Mux136~2_combout\,
	combout => \mainALU|Mux136~3_combout\);

-- Location: LABCELL_X25_Y15_N12
\mainALU|Mux136~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux136~7_combout\ = ( \mainALU|Mux136~3_combout\ & ( (\mainALU|Mux136~6_combout\ & ((!\mainALU|Mux143~4_combout\) # ((!\controller|ALUControl[3]~3_combout\ & !\mainALU|Mux136~4_combout\)))) ) ) # ( !\mainALU|Mux136~3_combout\ & ( 
-- (\mainALU|Mux136~6_combout\ & ((!\mainALU|Mux143~4_combout\) # (!\mainALU|Mux136~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001110000010100000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux143~4_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \mainALU|ALT_INV_Mux136~6_combout\,
	datad => \mainALU|ALT_INV_Mux136~4_combout\,
	dataf => \mainALU|ALT_INV_Mux136~3_combout\,
	combout => \mainALU|Mux136~7_combout\);

-- Location: LABCELL_X21_Y16_N21
\mainALU|Mux138~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~4_combout\ = ( \ALUbaseInput[21]~8_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\registers|Mux10~10_combout\) # (\controller|ALUControl[0]~1_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) ) # ( 
-- !\ALUbaseInput[21]~8_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \registers|Mux10~10_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110000010100000111000001110000111100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \registers|ALT_INV_Mux10~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[21]~8_combout\,
	combout => \mainALU|Mux138~4_combout\);

-- Location: LABCELL_X26_Y15_N30
\mainALU|Mux138~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~2_combout\ = ( \mainALU|Mux0~16_combout\ & ( \mainALU|Mux0~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~17_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux0~14_combout\)))) ) ) ) # ( !\mainALU|Mux0~16_combout\ & ( \mainALU|Mux0~15_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(6))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(6)) # (\mainALU|Mux0~14_combout\)))) ) ) ) # ( \mainALU|Mux0~16_combout\ & ( !\mainALU|Mux0~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(6))) # (\mainALU|Mux0~17_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~14_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(6))))) ) ) 
-- ) # ( !\mainALU|Mux0~16_combout\ & ( !\mainALU|Mux0~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~17_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~14_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~17_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~14_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \mainALU|ALT_INV_Mux0~16_combout\,
	dataf => \mainALU|ALT_INV_Mux0~15_combout\,
	combout => \mainALU|Mux138~2_combout\);

-- Location: LABCELL_X25_Y14_N30
\mainALU|Mux138~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~0_combout\ = ( \mainALU|Mux64~18_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~16_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~15_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux64~18_combout\ & ( \mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & (\mainALU|Mux64~16_combout\))) # (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) # 
-- ((\mainALU|Mux64~15_combout\)))) ) ) ) # ( \mainALU|Mux64~18_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~16_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~15_combout\)))) ) ) ) # ( !\mainALU|Mux64~18_combout\ & ( !\mainALU|Mux64~17_combout\ & ( (\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux64~16_combout\)) # 
-- (\registers|Mux31~8_combout\ & ((\mainALU|Mux64~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~16_combout\,
	datad => \mainALU|ALT_INV_Mux64~15_combout\,
	datae => \mainALU|ALT_INV_Mux64~18_combout\,
	dataf => \mainALU|ALT_INV_Mux64~17_combout\,
	combout => \mainALU|Mux138~0_combout\);

-- Location: LABCELL_X25_Y14_N42
\mainALU|Mux138~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~1_combout\ = ( \mainALU|Mux127~68_combout\ & ( \mainALU|Mux138~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((\mainALU|Mux127~65_combout\) # (\registers|Mux31~8_combout\)) ) ) ) # ( !\mainALU|Mux127~68_combout\ & ( 
-- \mainALU|Mux138~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & \mainALU|Mux127~65_combout\)) ) ) ) # ( \mainALU|Mux127~68_combout\ & ( !\mainALU|Mux138~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & 
-- ((\mainALU|Mux127~65_combout\) # (\registers|Mux31~8_combout\))) ) ) ) # ( !\mainALU|Mux127~68_combout\ & ( !\mainALU|Mux138~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & \mainALU|Mux127~65_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110011001111001100111111001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \registers|ALT_INV_Mux31~8_combout\,
	datad => \mainALU|ALT_INV_Mux127~65_combout\,
	datae => \mainALU|ALT_INV_Mux127~68_combout\,
	dataf => \mainALU|ALT_INV_Mux138~0_combout\,
	combout => \mainALU|Mux138~1_combout\);

-- Location: LABCELL_X26_Y15_N0
\mainALU|Mux138~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~3_combout\ = ( \mainALU|Mux63~66_combout\ & ( \mainALU|Mux138~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux138~2_combout\))) # (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux63~83_combout\) # 
-- (\mainALU|Mux155~3_combout\)))) ) ) ) # ( !\mainALU|Mux63~66_combout\ & ( \mainALU|Mux138~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux138~2_combout\))) # (\mainALU|Mux155~4_combout\ & 
-- (((!\mainALU|Mux155~3_combout\ & \mainALU|Mux63~83_combout\)))) ) ) ) # ( \mainALU|Mux63~66_combout\ & ( !\mainALU|Mux138~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux138~2_combout\ & (\mainALU|Mux155~3_combout\))) # 
-- (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux63~83_combout\) # (\mainALU|Mux155~3_combout\)))) ) ) ) # ( !\mainALU|Mux63~66_combout\ & ( !\mainALU|Mux138~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux138~2_combout\ & 
-- (\mainALU|Mux155~3_combout\))) # (\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\ & \mainALU|Mux63~83_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~4_combout\,
	datab => \mainALU|ALT_INV_Mux138~2_combout\,
	datac => \mainALU|ALT_INV_Mux155~3_combout\,
	datad => \mainALU|ALT_INV_Mux63~83_combout\,
	datae => \mainALU|ALT_INV_Mux63~66_combout\,
	dataf => \mainALU|ALT_INV_Mux138~1_combout\,
	combout => \mainALU|Mux138~3_combout\);

-- Location: LABCELL_X26_Y18_N21
\mainALU|Mux138~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~5_combout\ = ( \controller|ALUControl[3]~3_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((\controller|ALUControl[1]~6_combout\) # (\controller|ALUControl[0]~1_combout\))) ) ) ) # ( 
-- !\controller|ALUControl[3]~3_combout\ & ( \ALUbaseInput[5]~6_combout\ & ( (\controller|ALUControl[2]~7_combout\ & !\controller|ALUControl[1]~6_combout\) ) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( 
-- (\controller|ALUControl[2]~7_combout\ & \controller|ALUControl[1]~6_combout\) ) ) ) # ( !\controller|ALUControl[3]~3_combout\ & ( !\ALUbaseInput[5]~6_combout\ & ( (\controller|ALUControl[2]~7_combout\ & !\controller|ALUControl[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000101010101010101000000000000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[5]~6_combout\,
	combout => \mainALU|Mux138~5_combout\);

-- Location: LABCELL_X26_Y15_N42
\mainALU|Mux138~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~6_combout\ = ( !\mainALU|Mux155~5_combout\ & ( \mainALU|Add0~85_sumout\ & ( (!\mainALU|Mux138~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux10~10_combout\) # (\ALUbaseInput[21]~8_combout\)))) ) ) ) # ( 
-- \mainALU|Mux155~5_combout\ & ( !\mainALU|Add0~85_sumout\ & ( (!\mainALU|Mux138~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux10~10_combout\) # (\ALUbaseInput[21]~8_combout\)))) ) ) ) # ( !\mainALU|Mux155~5_combout\ & ( 
-- !\mainALU|Add0~85_sumout\ & ( (!\mainALU|Mux138~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\registers|Mux10~10_combout\) # (\ALUbaseInput[21]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000101100001111000010110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datab => \ALT_INV_ALUbaseInput[21]~8_combout\,
	datac => \mainALU|ALT_INV_Mux138~5_combout\,
	datad => \registers|ALT_INV_Mux10~10_combout\,
	datae => \mainALU|ALT_INV_Mux155~5_combout\,
	dataf => \mainALU|ALT_INV_Add0~85_sumout\,
	combout => \mainALU|Mux138~6_combout\);

-- Location: LABCELL_X26_Y15_N54
\mainALU|Mux138~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux138~7_combout\ = ( \mainALU|Mux138~6_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux138~4_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (!\mainALU|Mux138~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111011001111110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \mainALU|ALT_INV_Mux143~4_combout\,
	datac => \mainALU|ALT_INV_Mux138~4_combout\,
	datad => \mainALU|ALT_INV_Mux138~3_combout\,
	dataf => \mainALU|ALT_INV_Mux138~6_combout\,
	combout => \mainALU|Mux138~7_combout\);

-- Location: LABCELL_X25_Y15_N42
\mainALU|Mux140~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~4_combout\ = ( \registers|Mux12~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\ALUbaseInput[19]~12_combout\) # (\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[0]~1_combout\))) ) ) # ( 
-- !\registers|Mux12~10_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \ALUbaseInput[19]~12_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000001111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \ALT_INV_ALUbaseInput[19]~12_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \registers|ALT_INV_Mux12~10_combout\,
	combout => \mainALU|Mux140~4_combout\);

-- Location: LABCELL_X26_Y15_N48
\mainALU|Mux140~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~2_combout\ = ( \mainALU|Mux0~12_combout\ & ( \mainALU|Mux0~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~13_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~14_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\mainALU|Mux0~12_combout\ & ( \mainALU|Mux0~15_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~13_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~14_combout\))) ) ) ) # ( \mainALU|Mux0~12_combout\ & ( !\mainALU|Mux0~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~13_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~14_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) 
-- ) # ( !\mainALU|Mux0~12_combout\ & ( !\mainALU|Mux0~15_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~13_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~14_combout\,
	datad => \mainALU|ALT_INV_Mux0~13_combout\,
	datae => \mainALU|ALT_INV_Mux0~12_combout\,
	dataf => \mainALU|ALT_INV_Mux0~15_combout\,
	combout => \mainALU|Mux140~2_combout\);

-- Location: LABCELL_X26_Y14_N36
\mainALU|Mux140~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~0_combout\ = ( \mainALU|Mux64~15_combout\ & ( \mainALU|Mux64~13_combout\ & ( ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\))) # (\registers|Mux31~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~15_combout\ & ( \mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\)))) # 
-- (\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\)) ) ) ) # ( \mainALU|Mux64~15_combout\ & ( !\mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))) # 
-- (\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\)))) # (\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\)) ) ) ) # ( !\mainALU|Mux64~15_combout\ & ( !\mainALU|Mux64~13_combout\ & ( (!\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~16_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~14_combout\,
	datad => \mainALU|ALT_INV_Mux64~16_combout\,
	datae => \mainALU|ALT_INV_Mux64~15_combout\,
	dataf => \mainALU|ALT_INV_Mux64~13_combout\,
	combout => \mainALU|Mux140~0_combout\);

-- Location: LABCELL_X26_Y14_N33
\mainALU|Mux140~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~1_combout\ = ( \mainALU|Mux127~62_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux140~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~59_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~62_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux140~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux127~59_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~59_combout\,
	datad => \mainALU|ALT_INV_Mux140~0_combout\,
	dataf => \mainALU|ALT_INV_Mux127~62_combout\,
	combout => \mainALU|Mux140~1_combout\);

-- Location: LABCELL_X25_Y15_N57
\mainALU|Mux140~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~3_combout\ = ( \mainALU|Mux140~2_combout\ & ( \mainALU|Mux140~1_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~87_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~62_combout\))) ) ) 
-- ) # ( !\mainALU|Mux140~2_combout\ & ( \mainALU|Mux140~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~87_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~62_combout\)))) ) ) ) # ( \mainALU|Mux140~2_combout\ & ( !\mainALU|Mux140~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~87_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~62_combout\)))) ) ) ) # ( !\mainALU|Mux140~2_combout\ & ( !\mainALU|Mux140~1_combout\ & ( (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~87_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~62_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~87_combout\,
	datad => \mainALU|ALT_INV_Mux155~3_combout\,
	datae => \mainALU|ALT_INV_Mux140~2_combout\,
	dataf => \mainALU|ALT_INV_Mux140~1_combout\,
	combout => \mainALU|Mux140~3_combout\);

-- Location: LABCELL_X26_Y17_N30
\mainALU|Mux140~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~5_combout\ = ( \ALUbaseInput[3]~10_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((!\controller|ALUControl[3]~3_combout\ & ((!\controller|ALUControl[1]~6_combout\))) # (\controller|ALUControl[3]~3_combout\ & 
-- ((\controller|ALUControl[1]~6_combout\) # (\controller|ALUControl[0]~1_combout\))))) ) ) # ( !\ALUbaseInput[3]~10_combout\ & ( (\controller|ALUControl[2]~7_combout\ & (!\controller|ALUControl[3]~3_combout\ $ (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000010100000010100001011000001010000101100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \ALT_INV_ALUbaseInput[3]~10_combout\,
	combout => \mainALU|Mux140~5_combout\);

-- Location: LABCELL_X26_Y17_N36
\mainALU|Mux140~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~6_combout\ = ( !\mainALU|Mux155~5_combout\ & ( \mainALU|Add0~77_sumout\ & ( (!\mainALU|Mux140~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\ALUbaseInput[19]~12_combout\) # (\registers|Mux12~10_combout\)))) ) ) ) # ( 
-- \mainALU|Mux155~5_combout\ & ( !\mainALU|Add0~77_sumout\ & ( (!\mainALU|Mux140~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\ALUbaseInput[19]~12_combout\) # (\registers|Mux12~10_combout\)))) ) ) ) # ( !\mainALU|Mux155~5_combout\ & ( 
-- !\mainALU|Add0~77_sumout\ & ( (!\mainALU|Mux140~5_combout\ & ((!\mainALU|Mux156~7_combout\) # ((\ALUbaseInput[19]~12_combout\) # (\registers|Mux12~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001100100011001100110010001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datab => \mainALU|ALT_INV_Mux140~5_combout\,
	datac => \registers|ALT_INV_Mux12~10_combout\,
	datad => \ALT_INV_ALUbaseInput[19]~12_combout\,
	datae => \mainALU|ALT_INV_Mux155~5_combout\,
	dataf => \mainALU|ALT_INV_Add0~77_sumout\,
	combout => \mainALU|Mux140~6_combout\);

-- Location: LABCELL_X25_Y15_N15
\mainALU|Mux140~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux140~7_combout\ = ( \mainALU|Mux140~6_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux140~4_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (!\mainALU|Mux140~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111010101111101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux143~4_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \mainALU|ALT_INV_Mux140~4_combout\,
	datad => \mainALU|ALT_INV_Mux140~3_combout\,
	dataf => \mainALU|ALT_INV_Mux140~6_combout\,
	combout => \mainALU|Mux140~7_combout\);

-- Location: LABCELL_X25_Y15_N9
\mainALU|Mux133~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~4_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\registers|Mux5~10_combout\) # (\controller|ALUControl[1]~6_combout\)) # (\controller|ALUControl[0]~1_combout\))) ) ) # ( 
-- !\ALUbaseInput[26]~28_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \registers|Mux5~10_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000001111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \registers|ALT_INV_Mux5~10_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux133~4_combout\);

-- Location: LABCELL_X21_Y13_N36
\mainALU|Mux63~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~71_combout\ = ( \ALUbaseInput[28]~24_combout\ & ( \ALUbaseInput[26]~28_combout\ & ( (\mainALU|Mux31~2_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- \ALUbaseInput[30]~32_combout\)))) ) ) ) # ( !\ALUbaseInput[28]~24_combout\ & ( \ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux31~2_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\ALUbaseInput[30]~32_combout\)))) ) ) ) # ( \ALUbaseInput[28]~24_combout\ & ( !\ALUbaseInput[26]~28_combout\ & ( (\mainALU|Mux31~2_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\ALUbaseInput[30]~32_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(8))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)))))) ) ) ) # ( !\ALUbaseInput[28]~24_combout\ & ( !\ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux31~2_combout\ & 
-- (\ALUbaseInput[30]~32_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000100010000001000100010000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux31~2_combout\,
	datac => \ALT_INV_ALUbaseInput[30]~32_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_ALUbaseInput[28]~24_combout\,
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux63~71_combout\);

-- Location: LABCELL_X24_Y15_N12
\mainALU|Mux133~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~2_combout\ = ( \mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~21_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~23_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\mainALU|Mux0~25_combout\ & ( \mainALU|Mux0~19_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~21_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (((\mainALU|Mux0~23_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~21_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~23_combout\)))) ) 
-- ) ) # ( !\mainALU|Mux0~25_combout\ & ( !\mainALU|Mux0~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~21_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~21_combout\,
	datad => \mainALU|ALT_INV_Mux0~23_combout\,
	datae => \mainALU|ALT_INV_Mux0~25_combout\,
	dataf => \mainALU|ALT_INV_Mux0~19_combout\,
	combout => \mainALU|Mux133~2_combout\);

-- Location: LABCELL_X29_Y16_N57
\mainALU|Mux127~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~77_combout\ = ( \mainALU|Mux127~67_combout\ & ( \mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~73_combout\ & !\registers|Mux30~8_combout\)) ) ) ) # ( !\mainALU|Mux127~67_combout\ & ( 
-- \mainALU|Mux127~61_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # (\mainALU|Mux127~73_combout\))) ) ) ) # ( \mainALU|Mux127~67_combout\ & ( !\mainALU|Mux127~61_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- ((\registers|Mux30~8_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~73_combout\ & !\registers|Mux30~8_combout\)) ) ) ) # ( !\mainALU|Mux127~67_combout\ & ( !\mainALU|Mux127~61_combout\ & ( (\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~73_combout\ & !\registers|Mux30~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111100110011001111000000001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~73_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~67_combout\,
	dataf => \mainALU|ALT_INV_Mux127~61_combout\,
	combout => \mainALU|Mux127~77_combout\);

-- Location: LABCELL_X24_Y14_N3
\mainALU|Mux133~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~0_combout\ = ( \mainALU|Mux64~20_combout\ & ( \mainALU|Mux64~22_combout\ & ( ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~26_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~24_combout\))) # (\registers|Mux30~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~20_combout\ & ( \mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & (((\mainALU|Mux64~26_combout\)) # (\registers|Mux30~8_combout\))) # (\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux64~24_combout\))) ) ) ) # ( \mainALU|Mux64~20_combout\ & ( !\mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~26_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (((\mainALU|Mux64~24_combout\)) # (\registers|Mux30~8_combout\))) ) ) ) # ( !\mainALU|Mux64~20_combout\ & ( !\mainALU|Mux64~22_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~26_combout\))) # 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~24_combout\,
	datad => \mainALU|ALT_INV_Mux64~26_combout\,
	datae => \mainALU|ALT_INV_Mux64~20_combout\,
	dataf => \mainALU|ALT_INV_Mux64~22_combout\,
	combout => \mainALU|Mux133~0_combout\);

-- Location: LABCELL_X24_Y14_N57
\mainALU|Mux133~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~1_combout\ = ( \mainALU|Mux127~78_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux133~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~77_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~78_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux133~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux127~77_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~77_combout\,
	datad => \mainALU|ALT_INV_Mux133~0_combout\,
	dataf => \mainALU|ALT_INV_Mux127~78_combout\,
	combout => \mainALU|Mux133~1_combout\);

-- Location: LABCELL_X25_Y15_N0
\mainALU|Mux133~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~3_combout\ = ( \mainALU|Mux133~2_combout\ & ( \mainALU|Mux133~1_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~71_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~72_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux133~2_combout\ & ( \mainALU|Mux133~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~71_combout\)))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & 
-- ((\mainALU|Mux63~72_combout\)))) ) ) ) # ( \mainALU|Mux133~2_combout\ & ( !\mainALU|Mux133~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~71_combout\))) # (\mainALU|Mux155~3_combout\ & 
-- ((!\mainALU|Mux155~4_combout\) # ((\mainALU|Mux63~72_combout\)))) ) ) ) # ( !\mainALU|Mux133~2_combout\ & ( !\mainALU|Mux133~1_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~71_combout\)) # 
-- (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~72_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux63~71_combout\,
	datad => \mainALU|ALT_INV_Mux63~72_combout\,
	datae => \mainALU|ALT_INV_Mux133~2_combout\,
	dataf => \mainALU|ALT_INV_Mux133~1_combout\,
	combout => \mainALU|Mux133~3_combout\);

-- Location: LABCELL_X26_Y17_N57
\mainALU|Mux133~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~5_combout\ = ( \controller|ALUControl[1]~6_combout\ & ( \controller|ALUControl[3]~3_combout\ & ( \controller|ALUControl[2]~7_combout\ ) ) ) # ( !\controller|ALUControl[1]~6_combout\ & ( \controller|ALUControl[3]~3_combout\ & ( 
-- (\ALUbaseInput[10]~34_combout\ & (\controller|ALUControl[0]~1_combout\ & \controller|ALUControl[2]~7_combout\)) ) ) ) # ( !\controller|ALUControl[1]~6_combout\ & ( !\controller|ALUControl[3]~3_combout\ & ( \controller|ALUControl[2]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000000000110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \controller|ALT_INV_ALUControl[3]~3_combout\,
	combout => \mainALU|Mux133~5_combout\);

-- Location: LABCELL_X25_Y15_N18
\mainALU|Mux133~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~6_combout\ = ( !\mainALU|Mux133~5_combout\ & ( \mainALU|Add0~105_sumout\ & ( (!\mainALU|Mux155~5_combout\ & (((!\mainALU|Mux156~7_combout\) # (\ALUbaseInput[26]~28_combout\)) # (\registers|Mux5~10_combout\))) ) ) ) # ( 
-- !\mainALU|Mux133~5_combout\ & ( !\mainALU|Add0~105_sumout\ & ( ((!\mainALU|Mux156~7_combout\) # (\ALUbaseInput[26]~28_combout\)) # (\registers|Mux5~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111000000000000000010101010001010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \registers|ALT_INV_Mux5~10_combout\,
	datac => \ALT_INV_ALUbaseInput[26]~28_combout\,
	datad => \mainALU|ALT_INV_Mux156~7_combout\,
	datae => \mainALU|ALT_INV_Mux133~5_combout\,
	dataf => \mainALU|ALT_INV_Add0~105_sumout\,
	combout => \mainALU|Mux133~6_combout\);

-- Location: LABCELL_X25_Y15_N36
\mainALU|Mux133~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux133~7_combout\ = ( \mainALU|Mux133~6_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux133~4_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (!\mainALU|Mux133~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111010101111101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux143~4_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \mainALU|ALT_INV_Mux133~4_combout\,
	datad => \mainALU|ALT_INV_Mux133~3_combout\,
	dataf => \mainALU|ALT_INV_Mux133~6_combout\,
	combout => \mainALU|Mux133~7_combout\);

-- Location: LABCELL_X24_Y15_N54
\mainALU|Mux134~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~2_combout\ = ( \mainALU|Mux0~21_combout\ & ( \mainALU|Mux0~18_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~23_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\mainALU|Mux0~19_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\mainALU|Mux0~21_combout\ & ( \mainALU|Mux0~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~23_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~19_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \mainALU|Mux0~21_combout\ & ( !\mainALU|Mux0~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~23_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~19_combout\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\mainALU|Mux0~21_combout\ & ( !\mainALU|Mux0~18_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~23_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \mainALU|ALT_INV_Mux0~23_combout\,
	datac => \mainALU|ALT_INV_Mux0~19_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \mainALU|ALT_INV_Mux0~21_combout\,
	dataf => \mainALU|ALT_INV_Mux0~18_combout\,
	combout => \mainALU|Mux134~2_combout\);

-- Location: LABCELL_X24_Y13_N36
\mainALU|Mux134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~0_combout\ = ( \mainALU|Mux64~19_combout\ & ( \mainALU|Mux64~22_combout\ & ( ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~24_combout\)) # (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~20_combout\)))) # (\registers|Mux31~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~19_combout\ & ( \mainALU|Mux64~22_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux64~24_combout\)) # (\registers|Mux31~8_combout\))) # (\registers|Mux30~8_combout\ & (!\registers|Mux31~8_combout\ & 
-- ((\mainALU|Mux64~20_combout\)))) ) ) ) # ( \mainALU|Mux64~19_combout\ & ( !\mainALU|Mux64~22_combout\ & ( (!\registers|Mux30~8_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~24_combout\))) # (\registers|Mux30~8_combout\ & 
-- (((\mainALU|Mux64~20_combout\)) # (\registers|Mux31~8_combout\))) ) ) ) # ( !\mainALU|Mux64~19_combout\ & ( !\mainALU|Mux64~22_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & (\mainALU|Mux64~24_combout\)) # 
-- (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~24_combout\,
	datad => \mainALU|ALT_INV_Mux64~20_combout\,
	datae => \mainALU|ALT_INV_Mux64~19_combout\,
	dataf => \mainALU|ALT_INV_Mux64~22_combout\,
	combout => \mainALU|Mux134~0_combout\);

-- Location: LABCELL_X24_Y15_N6
\mainALU|Mux134~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~1_combout\ = ( \mainALU|Mux134~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & (\mainALU|Mux127~76_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux127~77_combout\)))) ) ) # ( 
-- !\mainALU|Mux134~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\ & (\mainALU|Mux127~76_combout\)) # (\registers|Mux31~8_combout\ & ((\mainALU|Mux127~77_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~76_combout\,
	datad => \mainALU|ALT_INV_Mux127~77_combout\,
	dataf => \mainALU|ALT_INV_Mux134~0_combout\,
	combout => \mainALU|Mux134~1_combout\);

-- Location: LABCELL_X24_Y15_N0
\mainALU|Mux134~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~3_combout\ = ( \mainALU|Mux63~75_combout\ & ( \mainALU|Mux134~1_combout\ & ( (!\mainALU|Mux155~3_combout\) # ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux134~2_combout\))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~71_combout\))) ) ) 
-- ) # ( !\mainALU|Mux63~75_combout\ & ( \mainALU|Mux134~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux134~2_combout\))) # 
-- (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~71_combout\)))) ) ) ) # ( \mainALU|Mux63~75_combout\ & ( !\mainALU|Mux134~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux134~2_combout\))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~71_combout\)))) ) ) ) # ( !\mainALU|Mux63~75_combout\ & ( !\mainALU|Mux134~1_combout\ & ( (\mainALU|Mux155~3_combout\ & 
-- ((!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux134~2_combout\))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~71_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~71_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux134~2_combout\,
	datad => \mainALU|ALT_INV_Mux155~4_combout\,
	datae => \mainALU|ALT_INV_Mux63~75_combout\,
	dataf => \mainALU|ALT_INV_Mux134~1_combout\,
	combout => \mainALU|Mux134~3_combout\);

-- Location: LABCELL_X26_Y17_N33
\mainALU|Mux134~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~4_combout\ = ( \ALUbaseInput[25]~5_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[1]~6_combout\) # (\registers|Mux6~10_combout\)) # (\controller|ALUControl[0]~1_combout\))) ) ) # ( 
-- !\ALUbaseInput[25]~5_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\controller|ALUControl[0]~1_combout\ & \registers|Mux6~10_combout\)) # (\controller|ALUControl[1]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010101010000000101010101000101010101010100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \registers|ALT_INV_Mux6~10_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux134~4_combout\);

-- Location: MLABCELL_X23_Y13_N27
\mainALU|Mux134~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~5_combout\ = ( \ALUbaseInput[9]~33_combout\ & ( \controller|ALUControl[1]~6_combout\ & ( (\controller|ALUControl[3]~3_combout\ & \controller|ALUControl[2]~7_combout\) ) ) ) # ( !\ALUbaseInput[9]~33_combout\ & ( 
-- \controller|ALUControl[1]~6_combout\ & ( (\controller|ALUControl[3]~3_combout\ & \controller|ALUControl[2]~7_combout\) ) ) ) # ( \ALUbaseInput[9]~33_combout\ & ( !\controller|ALUControl[1]~6_combout\ & ( (\controller|ALUControl[2]~7_combout\ & 
-- ((!\controller|ALUControl[3]~3_combout\) # (\controller|ALUControl[0]~1_combout\))) ) ) ) # ( !\ALUbaseInput[9]~33_combout\ & ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & \controller|ALUControl[2]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datae => \ALT_INV_ALUbaseInput[9]~33_combout\,
	dataf => \controller|ALT_INV_ALUControl[1]~6_combout\,
	combout => \mainALU|Mux134~5_combout\);

-- Location: LABCELL_X24_Y13_N48
\mainALU|Mux134~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~6_combout\ = ( \registers|Mux6~10_combout\ & ( \mainALU|Add0~101_sumout\ & ( (!\mainALU|Mux134~5_combout\ & !\mainALU|Mux155~5_combout\) ) ) ) # ( !\registers|Mux6~10_combout\ & ( \mainALU|Add0~101_sumout\ & ( (!\mainALU|Mux134~5_combout\ 
-- & (!\mainALU|Mux155~5_combout\ & ((!\mainALU|Mux156~7_combout\) # (\ALUbaseInput[25]~5_combout\)))) ) ) ) # ( \registers|Mux6~10_combout\ & ( !\mainALU|Add0~101_sumout\ & ( !\mainALU|Mux134~5_combout\ ) ) ) # ( !\registers|Mux6~10_combout\ & ( 
-- !\mainALU|Add0~101_sumout\ & ( (!\mainALU|Mux134~5_combout\ & ((!\mainALU|Mux156~7_combout\) # (\ALUbaseInput[25]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010101010101010101010000000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux134~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \mainALU|ALT_INV_Mux155~5_combout\,
	datad => \ALT_INV_ALUbaseInput[25]~5_combout\,
	datae => \registers|ALT_INV_Mux6~10_combout\,
	dataf => \mainALU|ALT_INV_Add0~101_sumout\,
	combout => \mainALU|Mux134~6_combout\);

-- Location: LABCELL_X25_Y15_N39
\mainALU|Mux134~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux134~7_combout\ = ( \mainALU|Mux134~6_combout\ & ( (!\mainALU|Mux143~4_combout\) # ((!\mainALU|Mux134~4_combout\ & ((!\controller|ALUControl[3]~3_combout\) # (!\mainALU|Mux134~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110101010101111111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux143~4_combout\,
	datab => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datac => \mainALU|ALT_INV_Mux134~3_combout\,
	datad => \mainALU|ALT_INV_Mux134~4_combout\,
	dataf => \mainALU|ALT_INV_Mux134~6_combout\,
	combout => \mainALU|Mux134~7_combout\);

-- Location: LABCELL_X25_Y15_N30
\mainALU|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~4_combout\ = ( \mainALU|Mux133~7_combout\ & ( \mainALU|Mux134~7_combout\ & ( (!\mainALU|Mux139~5_combout\ & (\mainALU|Mux136~7_combout\ & (\mainALU|Mux138~7_combout\ & \mainALU|Mux140~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux139~5_combout\,
	datab => \mainALU|ALT_INV_Mux136~7_combout\,
	datac => \mainALU|ALT_INV_Mux138~7_combout\,
	datad => \mainALU|ALT_INV_Mux140~7_combout\,
	datae => \mainALU|ALT_INV_Mux133~7_combout\,
	dataf => \mainALU|ALT_INV_Mux134~7_combout\,
	combout => \mainALU|Equal0~4_combout\);

-- Location: LABCELL_X24_Y17_N12
\mainALU|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~10_combout\ = ( \mainALU|Equal0~4_combout\ & ( (\mainALU|Equal0~3_combout\ & (\mainALU|Equal0~9_combout\ & (\mainALU|Equal0~2_combout\ & \mainALU|Equal0~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Equal0~3_combout\,
	datab => \mainALU|ALT_INV_Equal0~9_combout\,
	datac => \mainALU|ALT_INV_Equal0~2_combout\,
	datad => \mainALU|ALT_INV_Equal0~8_combout\,
	dataf => \mainALU|ALT_INV_Equal0~4_combout\,
	combout => \mainALU|Equal0~10_combout\);

-- Location: LABCELL_X24_Y17_N54
\branch~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \branch~1_combout\ = ( \mainALU|Equal0~10_combout\ & ( (!\branch~0_combout\) # (!\instructions|altsyncram_component|auto_generated|q_a\(26) $ (!\mainALU|Mux128~1_combout\)) ) ) # ( !\mainALU|Equal0~10_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(26)) # (!\branch~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011110011111111001111001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \ALT_INV_branch~0_combout\,
	datad => \mainALU|ALT_INV_Mux128~1_combout\,
	dataf => \mainALU|ALT_INV_Equal0~10_combout\,
	combout => \branch~1_combout\);

-- Location: LABCELL_X24_Y17_N42
\pcAddr[28]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[28]~31_combout\ = ( \branch~1_combout\ & ( \Add0~105_sumout\ & ( (!\controller|Jr~1_combout\ & (\Add1~105_sumout\)) # (\controller|Jr~1_combout\ & ((\registers|Mux3~10_combout\))) ) ) ) # ( !\branch~1_combout\ & ( \Add0~105_sumout\ & ( 
-- (!\controller|Jr~1_combout\ & ((!\isJump~0_combout\) # ((\Add1~105_sumout\)))) # (\controller|Jr~1_combout\ & (((\registers|Mux3~10_combout\)))) ) ) ) # ( \branch~1_combout\ & ( !\Add0~105_sumout\ & ( (!\controller|Jr~1_combout\ & (\Add1~105_sumout\)) # 
-- (\controller|Jr~1_combout\ & ((\registers|Mux3~10_combout\))) ) ) ) # ( !\branch~1_combout\ & ( !\Add0~105_sumout\ & ( (!\controller|Jr~1_combout\ & (\isJump~0_combout\ & (\Add1~105_sumout\))) # (\controller|Jr~1_combout\ & 
-- (((\registers|Mux3~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000010100101111110001010110111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jr~1_combout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add1~105_sumout\,
	datad => \registers|ALT_INV_Mux3~10_combout\,
	datae => \ALT_INV_branch~1_combout\,
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \pcAddr[28]~31_combout\);

-- Location: FF_X24_Y17_N44
\program_counter|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[28]~31_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(28));

-- Location: LABCELL_X19_Y20_N21
\writeData[28]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[28]~21_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux131~8_combout\ & ( (!\controller|Jal~0_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(28)))) # (\controller|Jal~0_combout\ & (\Add1~105_sumout\)) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux131~8_combout\ & ( (\controller|Jal~0_combout\ & \Add1~105_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux131~8_combout\ & ( (!\controller|Jal~0_combout\ & 
-- ((\memory|altsyncram_component|auto_generated|q_a\(28)))) # (\controller|Jal~0_combout\ & (\Add1~105_sumout\)) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux131~8_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~105_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000001011010111100000101000001010000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datac => \ALT_INV_Add1~105_sumout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux131~8_combout\,
	combout => \writeData[28]~21_combout\);

-- Location: FF_X19_Y20_N20
\registers|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[28]~21_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][28]~q\);

-- Location: LABCELL_X19_Y20_N15
\registers|Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][28]~q\,
	datab => \registers|ALT_INV_registers[4][28]~q\,
	datac => \registers|ALT_INV_registers[6][28]~q\,
	datad => \registers|ALT_INV_registers[5][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux35~8_combout\);

-- Location: LABCELL_X16_Y20_N33
\registers|Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][28]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][28]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][28]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][28]~q\,
	datab => \registers|ALT_INV_registers[13][28]~q\,
	datac => \registers|ALT_INV_registers[14][28]~q\,
	datad => \registers|ALT_INV_registers[12][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux35~7_combout\);

-- Location: MLABCELL_X13_Y20_N57
\registers|Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][28]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[2][28]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][28]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[0][28]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[1][28]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[3][28]~q\ & ( (\registers|registers[2][28]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\registers|registers[3][28]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[0][28]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[1][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][28]~q\,
	datab => \registers|ALT_INV_registers[2][28]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[0][28]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \registers|ALT_INV_registers[3][28]~q\,
	combout => \registers|Mux35~9_combout\);

-- Location: MLABCELL_X18_Y20_N54
\registers|Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~10_combout\ = ( \registers|Mux35~7_combout\ & ( \registers|Mux35~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux35~8_combout\))))) ) ) ) # ( 
-- !\registers|Mux35~7_combout\ & ( \registers|Mux35~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\registers|Mux35~8_combout\)))) ) ) ) # ( \registers|Mux35~7_combout\ & ( !\registers|Mux35~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux35~8_combout\)))) ) ) ) # ( !\registers|Mux35~7_combout\ & ( !\registers|Mux35~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux35~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100010001010001010000000001000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_Mux35~8_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux35~7_combout\,
	dataf => \registers|ALT_INV_Mux35~9_combout\,
	combout => \registers|Mux35~10_combout\);

-- Location: LABCELL_X19_Y12_N24
\registers|Mux35~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux35~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux35~4_combout\ ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux35~4_combout\ & ( 
-- (\registers|Mux35~6_combout\) # (\registers|Mux35~10_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(20) & ( !\registers|Mux35~4_combout\ & ( (\registers|Mux35~6_combout\) # (\registers|Mux35~10_combout\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( !\registers|Mux35~4_combout\ & ( (\registers|Mux35~6_combout\) # (\registers|Mux35~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux35~10_combout\,
	datac => \registers|ALT_INV_Mux35~6_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux35~4_combout\,
	combout => \registers|Mux35~11_combout\);

-- Location: MLABCELL_X23_Y14_N6
\writeData[27]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[27]~20_combout\ = ( \mainALU|Mux132~8_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(27) & (\controller|Equal10~0_combout\))) # (\controller|Jal~0_combout\ & (((\Add1~101_sumout\)))) ) ) # ( 
-- !\mainALU|Mux132~8_combout\ & ( (!\controller|Jal~0_combout\ & (((!\controller|Equal10~0_combout\)) # (\memory|altsyncram_component|auto_generated|q_a\(27)))) # (\controller|Jal~0_combout\ & (((\Add1~101_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001111110111010000111100010001000011110001000100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \ALT_INV_Add1~101_sumout\,
	datad => \controller|ALT_INV_Jal~0_combout\,
	dataf => \mainALU|ALT_INV_Mux132~8_combout\,
	combout => \writeData[27]~20_combout\);

-- Location: FF_X24_Y21_N14
\registers|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[27]~20_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][27]~q\);

-- Location: LABCELL_X21_Y19_N45
\registers|Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~7_combout\ = ( \registers|registers[12][27]~q\ & ( \registers|registers[15][27]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # 
-- (\registers|registers[13][27]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|registers[14][27]~q\))) ) ) ) # ( !\registers|registers[12][27]~q\ & ( 
-- \registers|registers[15][27]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[13][27]~q\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|registers[14][27]~q\))) ) ) ) # ( \registers|registers[12][27]~q\ & ( !\registers|registers[15][27]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[13][27]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[14][27]~q\ & (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\registers|registers[12][27]~q\ & ( !\registers|registers[15][27]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16) & \registers|registers[13][27]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[14][27]~q\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][27]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[13][27]~q\,
	datae => \registers|ALT_INV_registers[12][27]~q\,
	dataf => \registers|ALT_INV_registers[15][27]~q\,
	combout => \registers|Mux36~7_combout\);

-- Location: MLABCELL_X23_Y14_N39
\registers|Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][27]~q\,
	datab => \registers|ALT_INV_registers[6][27]~q\,
	datac => \registers|ALT_INV_registers[5][27]~q\,
	datad => \registers|ALT_INV_registers[7][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux36~8_combout\);

-- Location: MLABCELL_X23_Y23_N27
\registers|Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][27]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][27]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][27]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][27]~q\,
	datab => \registers|ALT_INV_registers[1][27]~q\,
	datac => \registers|ALT_INV_registers[0][27]~q\,
	datad => \registers|ALT_INV_registers[3][27]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux36~9_combout\);

-- Location: LABCELL_X21_Y19_N54
\registers|Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~10_combout\ = ( \registers|Mux36~8_combout\ & ( \registers|Mux36~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux36~7_combout\)))) ) ) ) # ( !\registers|Mux36~8_combout\ & ( \registers|Mux36~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- \registers|Mux36~7_combout\)))) ) ) ) # ( \registers|Mux36~8_combout\ & ( !\registers|Mux36~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux36~7_combout\)))) ) ) ) # ( !\registers|Mux36~8_combout\ & ( !\registers|Mux36~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux36~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000000010001010000000100000101010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \registers|ALT_INV_Mux36~7_combout\,
	datae => \registers|ALT_INV_Mux36~8_combout\,
	dataf => \registers|ALT_INV_Mux36~9_combout\,
	combout => \registers|Mux36~10_combout\);

-- Location: LABCELL_X21_Y19_N36
\registers|Mux36~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux36~11_combout\ = ( \registers|Mux36~6_combout\ ) # ( !\registers|Mux36~6_combout\ & ( ((\registers|Mux36~4_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(20))) # (\registers|Mux36~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux36~10_combout\,
	datac => \registers|ALT_INV_Mux36~4_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux36~6_combout\,
	combout => \registers|Mux36~11_combout\);

-- Location: LABCELL_X25_Y19_N36
\writeData[26]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[26]~19_combout\ = ( \Add1~97_sumout\ & ( \mainALU|Mux133~7_combout\ & ( ((\memory|altsyncram_component|auto_generated|q_a\(26) & \controller|Equal10~0_combout\)) # (\controller|Jal~0_combout\) ) ) ) # ( !\Add1~97_sumout\ & ( 
-- \mainALU|Mux133~7_combout\ & ( (\memory|altsyncram_component|auto_generated|q_a\(26) & (\controller|Equal10~0_combout\ & !\controller|Jal~0_combout\)) ) ) ) # ( \Add1~97_sumout\ & ( !\mainALU|Mux133~7_combout\ & ( ((!\controller|Equal10~0_combout\) # 
-- (\controller|Jal~0_combout\)) # (\memory|altsyncram_component|auto_generated|q_a\(26)) ) ) ) # ( !\Add1~97_sumout\ & ( !\mainALU|Mux133~7_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\) # 
-- (\memory|altsyncram_component|auto_generated|q_a\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110111111101111100010000000100000001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \controller|ALT_INV_Jal~0_combout\,
	datae => \ALT_INV_Add1~97_sumout\,
	dataf => \mainALU|ALT_INV_Mux133~7_combout\,
	combout => \writeData[26]~19_combout\);

-- Location: LABCELL_X24_Y24_N3
\registers|registers[8][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][26]~feeder_combout\ = ( \writeData[26]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[26]~19_combout\,
	combout => \registers|registers[8][26]~feeder_combout\);

-- Location: FF_X24_Y24_N4
\registers|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][26]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][26]~q\);

-- Location: LABCELL_X25_Y20_N6
\registers|Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][26]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][26]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][26]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][26]~q\,
	datab => \registers|ALT_INV_registers[11][26]~q\,
	datac => \registers|ALT_INV_registers[9][26]~q\,
	datad => \registers|ALT_INV_registers[10][26]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux37~5_combout\);

-- Location: LABCELL_X24_Y19_N24
\registers|Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~6_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(20) & ( \registers|Mux37~5_combout\ & ( \registers|Mux42~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registers|ALT_INV_Mux42~0_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux37~5_combout\,
	combout => \registers|Mux37~6_combout\);

-- Location: MLABCELL_X18_Y19_N3
\registers|Mux37~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux37~11_combout\ = ( \registers|Mux37~4_combout\ & ( ((\registers|Mux37~10_combout\) # (\registers|Mux37~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux37~4_combout\ & ( 
-- (\registers|Mux37~10_combout\) # (\registers|Mux37~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux37~6_combout\,
	datad => \registers|ALT_INV_Mux37~10_combout\,
	dataf => \registers|ALT_INV_Mux37~4_combout\,
	combout => \registers|Mux37~11_combout\);

-- Location: LABCELL_X25_Y19_N51
\writeData[25]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[25]~18_combout\ = ( \memory|altsyncram_component|auto_generated|q_a\(25) & ( \mainALU|Mux134~7_combout\ & ( (!\controller|Jal~0_combout\ & (\controller|Equal10~0_combout\)) # (\controller|Jal~0_combout\ & ((\Add1~93_sumout\))) ) ) ) # ( 
-- !\memory|altsyncram_component|auto_generated|q_a\(25) & ( \mainALU|Mux134~7_combout\ & ( (\controller|Jal~0_combout\ & \Add1~93_sumout\) ) ) ) # ( \memory|altsyncram_component|auto_generated|q_a\(25) & ( !\mainALU|Mux134~7_combout\ & ( 
-- (!\controller|Jal~0_combout\) # (\Add1~93_sumout\) ) ) ) # ( !\memory|altsyncram_component|auto_generated|q_a\(25) & ( !\mainALU|Mux134~7_combout\ & ( (!\controller|Jal~0_combout\ & (!\controller|Equal10~0_combout\)) # (\controller|Jal~0_combout\ & 
-- ((\Add1~93_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101010101111111100000000010101010000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datac => \controller|ALT_INV_Equal10~0_combout\,
	datad => \ALT_INV_Add1~93_sumout\,
	datae => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \mainALU|ALT_INV_Mux134~7_combout\,
	combout => \writeData[25]~18_combout\);

-- Location: LABCELL_X25_Y24_N27
\registers|registers[9][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][25]~feeder_combout\ = ( \writeData[25]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[25]~18_combout\,
	combout => \registers|registers[9][25]~feeder_combout\);

-- Location: FF_X25_Y24_N29
\registers|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][25]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][25]~q\);

-- Location: MLABCELL_X23_Y20_N24
\registers|Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~5_combout\ = ( \registers|registers[8][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[10][25]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[11][25]~q\)) ) ) ) # ( !\registers|registers[8][25]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[10][25]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[11][25]~q\)) ) ) ) # ( \registers|registers[8][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[9][25]~q\) ) ) ) # ( !\registers|registers[8][25]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[9][25]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][25]~q\,
	datab => \registers|ALT_INV_registers[11][25]~q\,
	datac => \registers|ALT_INV_registers[10][25]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[8][25]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux38~5_combout\);

-- Location: LABCELL_X20_Y21_N15
\registers|Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux38~6_combout\ = ( \registers|Mux38~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux38~5_combout\,
	combout => \registers|Mux38~6_combout\);

-- Location: LABCELL_X20_Y21_N42
\ALUbaseInput[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[25]~5_combout\ = ( \registers|Mux38~4_combout\ & ( \registers|Mux38~10_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux38~4_combout\ & ( \registers|Mux38~10_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux38~4_combout\ & ( !\registers|Mux38~10_combout\ & ( ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux38~6_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux38~4_combout\ & ( !\registers|Mux38~10_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux38~6_combout\)) # 
-- (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110111011001110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux38~6_combout\,
	datae => \registers|ALT_INV_Mux38~4_combout\,
	dataf => \registers|ALT_INV_Mux38~10_combout\,
	combout => \ALUbaseInput[25]~5_combout\);

-- Location: MLABCELL_X23_Y16_N42
\mainALU|Mux63~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~29_combout\ = ( \ALUbaseInput[17]~4_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\ALUbaseInput[17]~4_combout\ & ( \ALUbaseInput[25]~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & \instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \ALUbaseInput[17]~4_combout\ & ( !\ALUbaseInput[25]~5_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & !\instructions|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_ALUbaseInput[17]~4_combout\,
	dataf => \ALT_INV_ALUbaseInput[25]~5_combout\,
	combout => \mainALU|Mux63~29_combout\);

-- Location: MLABCELL_X18_Y16_N36
\mainALU|Mux63~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~37_combout\ = ( \mainALU|Mux63~21_combout\ & ( \mainALU|Mux63~36_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~29_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~25_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\mainALU|Mux63~21_combout\ & ( \mainALU|Mux63~36_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~29_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~25_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \mainALU|Mux63~21_combout\ & ( !\mainALU|Mux63~36_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((\mainALU|Mux63~29_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~25_combout\)))) 
-- ) ) ) # ( !\mainALU|Mux63~21_combout\ & ( !\mainALU|Mux63~36_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~29_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \mainALU|ALT_INV_Mux63~29_combout\,
	datad => \mainALU|ALT_INV_Mux63~25_combout\,
	datae => \mainALU|ALT_INV_Mux63~21_combout\,
	dataf => \mainALU|ALT_INV_Mux63~36_combout\,
	combout => \mainALU|Mux63~37_combout\);

-- Location: MLABCELL_X28_Y16_N18
\mainALU|Mux146~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux146~2_combout\ = ( \mainALU|Mux0~45_combout\ & ( \mainALU|Mux0~49_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~11_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~10_combout\))) ) ) ) # ( !\mainALU|Mux0~45_combout\ & ( \mainALU|Mux0~49_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~11_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~10_combout\)))) ) ) 
-- ) # ( \mainALU|Mux0~45_combout\ & ( !\mainALU|Mux0~49_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux0~11_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~10_combout\))) ) ) ) # ( !\mainALU|Mux0~45_combout\ & ( !\mainALU|Mux0~49_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~11_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~10_combout\,
	datad => \mainALU|ALT_INV_Mux0~11_combout\,
	datae => \mainALU|ALT_INV_Mux0~45_combout\,
	dataf => \mainALU|ALT_INV_Mux0~49_combout\,
	combout => \mainALU|Mux146~2_combout\);

-- Location: LABCELL_X25_Y16_N36
\mainALU|Mux146~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux146~0_combout\ = ( \registers|Mux31~8_combout\ & ( \mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\) # (\mainALU|Mux64~11_combout\) ) ) ) # ( !\registers|Mux31~8_combout\ & ( \mainALU|Mux64~50_combout\ & ( 
-- (!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~46_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~12_combout\)) ) ) ) # ( \registers|Mux31~8_combout\ & ( !\mainALU|Mux64~50_combout\ & ( (\registers|Mux30~8_combout\ & 
-- \mainALU|Mux64~11_combout\) ) ) ) # ( !\registers|Mux31~8_combout\ & ( !\mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~46_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~11_combout\,
	datac => \mainALU|ALT_INV_Mux64~12_combout\,
	datad => \mainALU|ALT_INV_Mux64~46_combout\,
	datae => \registers|ALT_INV_Mux31~8_combout\,
	dataf => \mainALU|ALT_INV_Mux64~50_combout\,
	combout => \mainALU|Mux146~0_combout\);

-- Location: LABCELL_X24_Y16_N0
\mainALU|Mux127~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~35_combout\ = ( \mainALU|Mux127~28_combout\ & ( \mainALU|Mux127~24_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux127~20_combout\)) # (\registers|Mux29~8_combout\))) # (\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~34_combout\)))) ) ) ) # ( !\mainALU|Mux127~28_combout\ & ( \mainALU|Mux127~24_combout\ & ( (!\registers|Mux30~8_combout\ & (!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~20_combout\)))) # 
-- (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\) # ((\mainALU|Mux127~34_combout\)))) ) ) ) # ( \mainALU|Mux127~28_combout\ & ( !\mainALU|Mux127~24_combout\ & ( (!\registers|Mux30~8_combout\ & (((\mainALU|Mux127~20_combout\)) # 
-- (\registers|Mux29~8_combout\))) # (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & (\mainALU|Mux127~34_combout\))) ) ) ) # ( !\mainALU|Mux127~28_combout\ & ( !\mainALU|Mux127~24_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- (!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~20_combout\)))) # (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\ & (\mainALU|Mux127~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~34_combout\,
	datad => \mainALU|ALT_INV_Mux127~20_combout\,
	datae => \mainALU|ALT_INV_Mux127~28_combout\,
	dataf => \mainALU|ALT_INV_Mux127~24_combout\,
	combout => \mainALU|Mux127~35_combout\);

-- Location: LABCELL_X24_Y16_N9
\mainALU|Mux146~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux146~1_combout\ = ( \mainALU|Mux127~40_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux146~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~35_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~40_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux146~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux146~0_combout\,
	datad => \mainALU|ALT_INV_Mux127~35_combout\,
	dataf => \mainALU|ALT_INV_Mux127~40_combout\,
	combout => \mainALU|Mux146~1_combout\);

-- Location: MLABCELL_X18_Y16_N24
\mainALU|Mux146~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux146~3_combout\ = ( \mainALU|Mux146~2_combout\ & ( \mainALU|Mux146~1_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~37_combout\)) # (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~42_combout\)))) ) ) 
-- ) # ( !\mainALU|Mux146~2_combout\ & ( \mainALU|Mux146~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\)) # (\mainALU|Mux63~37_combout\))) # (\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\ & 
-- \mainALU|Mux63~42_combout\)))) ) ) ) # ( \mainALU|Mux146~2_combout\ & ( !\mainALU|Mux146~1_combout\ & ( (!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~37_combout\ & (\mainALU|Mux155~4_combout\))) # (\mainALU|Mux155~3_combout\ & 
-- (((!\mainALU|Mux155~4_combout\) # (\mainALU|Mux63~42_combout\)))) ) ) ) # ( !\mainALU|Mux146~2_combout\ & ( !\mainALU|Mux146~1_combout\ & ( (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~37_combout\)) # 
-- (\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~42_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~37_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux155~4_combout\,
	datad => \mainALU|ALT_INV_Mux63~42_combout\,
	datae => \mainALU|ALT_INV_Mux146~2_combout\,
	dataf => \mainALU|ALT_INV_Mux146~1_combout\,
	combout => \mainALU|Mux146~3_combout\);

-- Location: MLABCELL_X18_Y16_N48
\mainALU|Mux146~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux146~4_combout\ = ( \registers|Mux18~8_combout\ & ( \mainALU|Mux146~3_combout\ & ( ((!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~1_combout\ & (\ALUbaseInput[13]~7_combout\))) # (\mainALU|Mux155~2_combout\) 
-- ) ) ) # ( !\registers|Mux18~8_combout\ & ( \mainALU|Mux146~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (((!\mainALU|Mux156~0_combout\ & !\mainALU|Mux155~1_combout\)))) # (\mainALU|Mux155~2_combout\ & (((\mainALU|Mux155~1_combout\)) # 
-- (\ALUbaseInput[13]~7_combout\))) ) ) ) # ( \registers|Mux18~8_combout\ & ( !\mainALU|Mux146~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~1_combout\ & 
-- (\ALUbaseInput[13]~7_combout\)))) # (\mainALU|Mux155~2_combout\ & (((!\mainALU|Mux155~1_combout\)))) ) ) ) # ( !\registers|Mux18~8_combout\ & ( !\mainALU|Mux146~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & 
-- ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~2_combout\ & (\ALUbaseInput[13]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010100000000110011110101000011000101000011111100111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[13]~7_combout\,
	datab => \mainALU|ALT_INV_Mux156~0_combout\,
	datac => \mainALU|ALT_INV_Mux155~2_combout\,
	datad => \mainALU|ALT_INV_Mux155~1_combout\,
	datae => \registers|ALT_INV_Mux18~8_combout\,
	dataf => \mainALU|ALT_INV_Mux146~3_combout\,
	combout => \mainALU|Mux146~4_combout\);

-- Location: MLABCELL_X28_Y14_N42
\mainALU|Mux147~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux147~2_combout\ = ( \mainALU|Mux0~49_combout\ & ( \mainALU|Mux0~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~11_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~9_combout\)))) ) ) ) # ( !\mainALU|Mux0~49_combout\ & ( \mainALU|Mux0~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~11_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~9_combout\))))) ) ) ) # ( \mainALU|Mux0~49_combout\ & ( !\mainALU|Mux0~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~11_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~9_combout\))))) ) ) ) # ( !\mainALU|Mux0~49_combout\ & ( !\mainALU|Mux0~10_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~11_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~11_combout\,
	datad => \mainALU|ALT_INV_Mux0~9_combout\,
	datae => \mainALU|ALT_INV_Mux0~49_combout\,
	dataf => \mainALU|ALT_INV_Mux0~10_combout\,
	combout => \mainALU|Mux147~2_combout\);

-- Location: LABCELL_X25_Y16_N48
\mainALU|Mux147~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux147~0_combout\ = ( \mainALU|Mux64~10_combout\ & ( \mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux64~12_combout\)))) # (\registers|Mux30~8_combout\ & 
-- (((\mainALU|Mux64~11_combout\)) # (\registers|Mux31~8_combout\))) ) ) ) # ( !\mainALU|Mux64~10_combout\ & ( \mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux64~12_combout\)))) # 
-- (\registers|Mux30~8_combout\ & (!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~11_combout\)))) ) ) ) # ( \mainALU|Mux64~10_combout\ & ( !\mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\ & (\registers|Mux31~8_combout\ & 
-- (\mainALU|Mux64~12_combout\))) # (\registers|Mux30~8_combout\ & (((\mainALU|Mux64~11_combout\)) # (\registers|Mux31~8_combout\))) ) ) ) # ( !\mainALU|Mux64~10_combout\ & ( !\mainALU|Mux64~50_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~12_combout\))) # (\registers|Mux30~8_combout\ & (!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~12_combout\,
	datad => \mainALU|ALT_INV_Mux64~11_combout\,
	datae => \mainALU|ALT_INV_Mux64~10_combout\,
	dataf => \mainALU|ALT_INV_Mux64~50_combout\,
	combout => \mainALU|Mux147~0_combout\);

-- Location: LABCELL_X24_Y16_N6
\mainALU|Mux147~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux147~1_combout\ = ( \mainALU|Mux127~31_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux147~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux127~35_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~31_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux147~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\registers|Mux31~8_combout\ & (\mainALU|Mux127~35_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~35_combout\,
	datad => \mainALU|ALT_INV_Mux147~0_combout\,
	dataf => \mainALU|ALT_INV_Mux127~31_combout\,
	combout => \mainALU|Mux147~1_combout\);

-- Location: LABCELL_X24_Y18_N18
\mainALU|Mux147~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux147~3_combout\ = ( \mainALU|Mux147~1_combout\ & ( \mainALU|Mux63~37_combout\ & ( (!\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\) # ((\mainALU|Mux147~2_combout\)))) # (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux63~32_combout\)) # 
-- (\mainALU|Mux155~3_combout\))) ) ) ) # ( !\mainALU|Mux147~1_combout\ & ( \mainALU|Mux63~37_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux155~3_combout\ & (\mainALU|Mux147~2_combout\))) # (\mainALU|Mux155~4_combout\ & 
-- (((\mainALU|Mux63~32_combout\)) # (\mainALU|Mux155~3_combout\))) ) ) ) # ( \mainALU|Mux147~1_combout\ & ( !\mainALU|Mux63~37_combout\ & ( (!\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\) # ((\mainALU|Mux147~2_combout\)))) # 
-- (\mainALU|Mux155~4_combout\ & (!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~32_combout\)))) ) ) ) # ( !\mainALU|Mux147~1_combout\ & ( !\mainALU|Mux63~37_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux155~3_combout\ & 
-- (\mainALU|Mux147~2_combout\))) # (\mainALU|Mux155~4_combout\ & (!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~4_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux147~2_combout\,
	datad => \mainALU|ALT_INV_Mux63~32_combout\,
	datae => \mainALU|ALT_INV_Mux147~1_combout\,
	dataf => \mainALU|ALT_INV_Mux63~37_combout\,
	combout => \mainALU|Mux147~3_combout\);

-- Location: LABCELL_X24_Y18_N24
\mainALU|Mux147~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux147~4_combout\ = ( \registers|Mux19~8_combout\ & ( \mainALU|Mux147~3_combout\ & ( ((!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~1_combout\ & (\ALUbaseInput[12]~22_combout\))) # (\mainALU|Mux155~2_combout\) 
-- ) ) ) # ( !\registers|Mux19~8_combout\ & ( \mainALU|Mux147~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~2_combout\ & (\ALUbaseInput[12]~22_combout\)))) # 
-- (\mainALU|Mux155~1_combout\ & (((\mainALU|Mux155~2_combout\)))) ) ) ) # ( \registers|Mux19~8_combout\ & ( !\mainALU|Mux147~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & (((!\mainALU|Mux156~0_combout\) # (\mainALU|Mux155~2_combout\)))) # 
-- (\mainALU|Mux155~1_combout\ & (\ALUbaseInput[12]~22_combout\ & (!\mainALU|Mux155~2_combout\))) ) ) ) # ( !\registers|Mux19~8_combout\ & ( !\mainALU|Mux147~3_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & 
-- ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~2_combout\ & (\ALUbaseInput[12]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000010101110100001101010100111000001111011111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~1_combout\,
	datab => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datac => \mainALU|ALT_INV_Mux155~2_combout\,
	datad => \mainALU|ALT_INV_Mux156~0_combout\,
	datae => \registers|ALT_INV_Mux19~8_combout\,
	dataf => \mainALU|ALT_INV_Mux147~3_combout\,
	combout => \mainALU|Mux147~4_combout\);

-- Location: LABCELL_X24_Y18_N42
\mainALU|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~3_combout\ = ( \mainALU|Mux146~4_combout\ & ( \mainALU|Mux147~4_combout\ & ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux147~5_combout\ & !\mainALU|Mux146~5_combout\)) ) ) ) # ( !\mainALU|Mux146~4_combout\ & ( \mainALU|Mux147~4_combout\ & 
-- ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux147~5_combout\ & !\mainALU|Mux146~5_combout\)) ) ) ) # ( \mainALU|Mux146~4_combout\ & ( !\mainALU|Mux147~4_combout\ & ( (!\mainALU|Mux156~6_combout\ & (!\mainALU|Mux147~5_combout\ & 
-- !\mainALU|Mux146~5_combout\)) ) ) ) # ( !\mainALU|Mux146~4_combout\ & ( !\mainALU|Mux147~4_combout\ & ( (!\mainALU|Mux147~5_combout\ & !\mainALU|Mux146~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux156~6_combout\,
	datac => \mainALU|ALT_INV_Mux147~5_combout\,
	datad => \mainALU|ALT_INV_Mux146~5_combout\,
	datae => \mainALU|ALT_INV_Mux146~4_combout\,
	dataf => \mainALU|ALT_INV_Mux147~4_combout\,
	combout => \mainALU|Equal0~3_combout\);

-- Location: LABCELL_X24_Y17_N48
\mainALU|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Equal0~11_combout\ = ( \mainALU|Equal0~8_combout\ & ( \mainALU|Equal0~2_combout\ & ( (\mainALU|Equal0~3_combout\ & (\mainALU|Equal0~9_combout\ & (\mainALU|Equal0~4_combout\ & !\mainALU|Mux128~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Equal0~3_combout\,
	datab => \mainALU|ALT_INV_Equal0~9_combout\,
	datac => \mainALU|ALT_INV_Equal0~4_combout\,
	datad => \mainALU|ALT_INV_Mux128~1_combout\,
	datae => \mainALU|ALT_INV_Equal0~8_combout\,
	dataf => \mainALU|ALT_INV_Equal0~2_combout\,
	combout => \mainALU|Equal0~11_combout\);

-- Location: LABCELL_X24_Y17_N30
\pcAddr[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[22]~25_combout\ = ( \pcAddr[22]~22_combout\ & ( \mainALU|Equal0~11_combout\ & ( (\branch~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(26) & (!\pcAddr[22]~24_combout\ & !\pcAddr[22]~23_combout\))) ) ) ) # ( 
-- !\pcAddr[22]~22_combout\ & ( \mainALU|Equal0~11_combout\ & ( (!\pcAddr[22]~24_combout\ & ((!\branch~0_combout\) # ((!\pcAddr[22]~23_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(26))))) ) ) ) # ( \pcAddr[22]~22_combout\ & ( 
-- !\mainALU|Equal0~11_combout\ & ( (\branch~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(26) & (!\pcAddr[22]~24_combout\ & !\pcAddr[22]~23_combout\))) ) ) ) # ( !\pcAddr[22]~22_combout\ & ( !\mainALU|Equal0~11_combout\ & ( 
-- (!\pcAddr[22]~24_combout\ & ((!\branch~0_combout\) # ((!\instructions|altsyncram_component|auto_generated|q_a\(26)) # (!\pcAddr[22]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000000100000000000011110000101100000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_branch~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \ALT_INV_pcAddr[22]~24_combout\,
	datad => \ALT_INV_pcAddr[22]~23_combout\,
	datae => \ALT_INV_pcAddr[22]~22_combout\,
	dataf => \mainALU|ALT_INV_Equal0~11_combout\,
	combout => \pcAddr[22]~25_combout\);

-- Location: FF_X24_Y17_N32
\program_counter|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[22]~25_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(22));

-- Location: MLABCELL_X28_Y17_N48
\pcAddr[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[23]~26_combout\ = ( \Add0~85_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~85_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\Add0~85_sumout\ & ( 
-- \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~85_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \Add0~85_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( 
-- (!\isJump~0_combout\) # (\registers|Mux8~10_combout\) ) ) ) # ( !\Add0~85_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (\registers|Mux8~10_combout\ & \isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux8~10_combout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add1~85_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \ALT_INV_Add0~85_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[23]~26_combout\);

-- Location: FF_X28_Y17_N50
\program_counter|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[23]~26_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(23));

-- Location: LABCELL_X25_Y19_N21
\writeData[23]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[23]~16_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux136~7_combout\ & ( (!\controller|Jal~0_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(23)))) # (\controller|Jal~0_combout\ & (\Add1~85_sumout\)) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux136~7_combout\ & ( (\controller|Jal~0_combout\ & \Add1~85_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux136~7_combout\ & ( (!\controller|Jal~0_combout\ & 
-- ((\memory|altsyncram_component|auto_generated|q_a\(23)))) # (\controller|Jal~0_combout\ & (\Add1~85_sumout\)) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux136~7_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~85_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000001011010111100000101000001010000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datac => \ALT_INV_Add1~85_sumout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux136~7_combout\,
	combout => \writeData[23]~16_combout\);

-- Location: LABCELL_X25_Y24_N48
\registers|registers[5][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[5][23]~feeder_combout\ = ( \writeData[23]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[23]~16_combout\,
	combout => \registers|registers[5][23]~feeder_combout\);

-- Location: FF_X25_Y24_N50
\registers|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[5][23]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[5][23]~q\);

-- Location: MLABCELL_X23_Y15_N15
\registers|Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~8_combout\ = ( \registers|registers[7][23]~q\ & ( \registers|registers[6][23]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][23]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[5][23]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|registers[7][23]~q\ & ( \registers|registers[6][23]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][23]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[5][23]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|registers[7][23]~q\ & ( !\registers|registers[6][23]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][23]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[5][23]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\registers|registers[7][23]~q\ & ( !\registers|registers[6][23]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[4][23]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[5][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][23]~q\,
	datab => \registers|ALT_INV_registers[4][23]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[7][23]~q\,
	dataf => \registers|ALT_INV_registers[6][23]~q\,
	combout => \registers|Mux40~8_combout\);

-- Location: LABCELL_X26_Y19_N45
\registers|Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][23]~q\,
	datab => \registers|ALT_INV_registers[2][23]~q\,
	datac => \registers|ALT_INV_registers[1][23]~q\,
	datad => \registers|ALT_INV_registers[0][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux40~9_combout\);

-- Location: LABCELL_X24_Y23_N27
\registers|Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][23]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][23]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][23]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][23]~q\,
	datab => \registers|ALT_INV_registers[12][23]~q\,
	datac => \registers|ALT_INV_registers[13][23]~q\,
	datad => \registers|ALT_INV_registers[15][23]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux40~7_combout\);

-- Location: MLABCELL_X23_Y15_N24
\registers|Mux40~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~10_combout\ = ( \registers|Mux40~9_combout\ & ( \registers|Mux40~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux40~8_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\registers|Mux40~9_combout\ & ( \registers|Mux40~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux40~8_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux40~9_combout\ & ( !\registers|Mux40~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux40~8_combout\)))) ) ) ) # ( !\registers|Mux40~9_combout\ & ( !\registers|Mux40~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux40~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000100000001010000000010000001100001001000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux40~8_combout\,
	datae => \registers|ALT_INV_Mux40~9_combout\,
	dataf => \registers|ALT_INV_Mux40~7_combout\,
	combout => \registers|Mux40~10_combout\);

-- Location: MLABCELL_X23_Y17_N42
\registers|Mux40~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux40~11_combout\ = ( \registers|Mux40~4_combout\ & ( \registers|Mux40~6_combout\ ) ) # ( !\registers|Mux40~4_combout\ & ( \registers|Mux40~6_combout\ ) ) # ( \registers|Mux40~4_combout\ & ( !\registers|Mux40~6_combout\ & ( 
-- (\registers|Mux40~10_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\registers|Mux40~4_combout\ & ( !\registers|Mux40~6_combout\ & ( \registers|Mux40~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux40~10_combout\,
	datae => \registers|ALT_INV_Mux40~4_combout\,
	dataf => \registers|ALT_INV_Mux40~6_combout\,
	combout => \registers|Mux40~11_combout\);

-- Location: LABCELL_X10_Y18_N45
\writeData[22]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[22]~15_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux137~5_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(22))) # (\controller|Jal~0_combout\ & ((\Add1~81_sumout\))) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux137~5_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~81_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux137~5_combout\ & ( (!\controller|Jal~0_combout\ & 
-- (\memory|altsyncram_component|auto_generated|q_a\(22))) # (\controller|Jal~0_combout\ & ((\Add1~81_sumout\))) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux137~5_combout\ & ( (\controller|Jal~0_combout\ & \Add1~81_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001001110010011110101111101011110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \ALT_INV_Add1~81_sumout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux137~5_combout\,
	combout => \writeData[22]~15_combout\);

-- Location: LABCELL_X12_Y21_N24
\registers|registers[9][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[9][22]~feeder_combout\ = ( \writeData[22]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[22]~15_combout\,
	combout => \registers|registers[9][22]~feeder_combout\);

-- Location: FF_X12_Y21_N26
\registers|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[9][22]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][22]~q\);

-- Location: MLABCELL_X13_Y21_N36
\registers|Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~5_combout\ = ( \registers|registers[10][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[11][22]~q\) ) ) ) # ( 
-- !\registers|registers[10][22]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[11][22]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \registers|registers[10][22]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[8][22]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[9][22]~q\)) ) ) ) # ( !\registers|registers[10][22]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[8][22]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[9][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][22]~q\,
	datab => \registers|ALT_INV_registers[11][22]~q\,
	datac => \registers|ALT_INV_registers[8][22]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[10][22]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux41~5_combout\);

-- Location: LABCELL_X16_Y16_N45
\registers|Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~6_combout\ = ( \registers|Mux41~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux41~5_combout\,
	combout => \registers|Mux41~6_combout\);

-- Location: LABCELL_X16_Y16_N15
\registers|Mux41~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux41~11_combout\ = ( \registers|Mux41~4_combout\ & ( ((\registers|Mux41~10_combout\) # (\registers|Mux41~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux41~4_combout\ & ( 
-- (\registers|Mux41~10_combout\) # (\registers|Mux41~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux41~6_combout\,
	datad => \registers|ALT_INV_Mux41~10_combout\,
	dataf => \registers|ALT_INV_Mux41~4_combout\,
	combout => \registers|Mux41~11_combout\);

-- Location: LABCELL_X25_Y19_N42
\writeData[21]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[21]~14_combout\ = ( \Add1~77_sumout\ & ( \mainALU|Mux138~7_combout\ & ( ((\memory|altsyncram_component|auto_generated|q_a\(21) & \controller|Equal10~0_combout\)) # (\controller|Jal~0_combout\) ) ) ) # ( !\Add1~77_sumout\ & ( 
-- \mainALU|Mux138~7_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(21) & \controller|Equal10~0_combout\)) ) ) ) # ( \Add1~77_sumout\ & ( !\mainALU|Mux138~7_combout\ & ( ((!\controller|Equal10~0_combout\) # 
-- (\memory|altsyncram_component|auto_generated|q_a\(21))) # (\controller|Jal~0_combout\) ) ) ) # ( !\Add1~77_sumout\ & ( !\mainALU|Mux138~7_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\) # 
-- (\memory|altsyncram_component|auto_generated|q_a\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010111111110101111100000000000010100101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \controller|ALT_INV_Equal10~0_combout\,
	datae => \ALT_INV_Add1~77_sumout\,
	dataf => \mainALU|ALT_INV_Mux138~7_combout\,
	combout => \writeData[21]~14_combout\);

-- Location: FF_X21_Y22_N52
\registers|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[21]~14_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][21]~q\);

-- Location: LABCELL_X20_Y21_N51
\registers|Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][21]~q\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[13][21]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[12][21]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[14][21]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[15][21]~q\ & ( (\registers|registers[13][21]~q\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[15][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[12][21]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[14][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][21]~q\,
	datab => \registers|ALT_INV_registers[14][21]~q\,
	datac => \registers|ALT_INV_registers[13][21]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[15][21]~q\,
	combout => \registers|Mux42~8_combout\);

-- Location: LABCELL_X20_Y21_N57
\registers|Mux42~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~10_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[3][21]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[0][21]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[2][21]~q\))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[1][21]~q\ & ( (\registers|registers[3][21]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[1][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[0][21]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[2][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][21]~q\,
	datab => \registers|ALT_INV_registers[2][21]~q\,
	datac => \registers|ALT_INV_registers[3][21]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[1][21]~q\,
	combout => \registers|Mux42~10_combout\);

-- Location: LABCELL_X20_Y21_N30
\registers|Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[4][21]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][21]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][21]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[4][21]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[6][21]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[4][21]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][21]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][21]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[4][21]~q\ & ( (\registers|registers[6][21]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][21]~q\,
	datab => \registers|ALT_INV_registers[6][21]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[5][21]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[4][21]~q\,
	combout => \registers|Mux42~9_combout\);

-- Location: LABCELL_X20_Y21_N18
\registers|Mux42~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|Mux42~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- \registers|Mux42~8_combout\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|Mux42~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux42~10_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|Mux42~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux42~8_combout\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\registers|Mux42~9_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux42~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000100000001000100010101010100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_Mux42~8_combout\,
	datad => \registers|ALT_INV_Mux42~10_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_Mux42~9_combout\,
	combout => \registers|Mux42~11_combout\);

-- Location: LABCELL_X19_Y21_N6
\registers|Mux42~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux42~12_combout\ = ( \registers|Mux42~7_combout\ ) # ( !\registers|Mux42~7_combout\ & ( ((\registers|Mux42~5_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(20))) # (\registers|Mux42~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux42~11_combout\,
	datac => \registers|ALT_INV_Mux42~5_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux42~7_combout\,
	combout => \registers|Mux42~12_combout\);

-- Location: LABCELL_X19_Y21_N15
\writeData[20]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[20]~13_combout\ = ( \mainALU|Mux139~5_combout\ & ( (!\controller|Jal~0_combout\ & (((!\controller|Equal10~0_combout\) # (\memory|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|Jal~0_combout\ & (\Add1~73_sumout\)) ) ) # ( 
-- !\mainALU|Mux139~5_combout\ & ( (!\controller|Jal~0_combout\ & (((\controller|Equal10~0_combout\ & \memory|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|Jal~0_combout\ & (\Add1~73_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~73_sumout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \controller|ALT_INV_Equal10~0_combout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \mainALU|ALT_INV_Mux139~5_combout\,
	combout => \writeData[20]~13_combout\);

-- Location: FF_X21_Y23_N50
\registers|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[20]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[9][20]~q\);

-- Location: LABCELL_X21_Y23_N33
\registers|Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[11][20]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][20]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[10][20]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[8][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[9][20]~q\,
	datab => \registers|ALT_INV_registers[11][20]~q\,
	datac => \registers|ALT_INV_registers[10][20]~q\,
	datad => \registers|ALT_INV_registers[8][20]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux43~5_combout\);

-- Location: MLABCELL_X18_Y18_N54
\registers|Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~6_combout\ = ( \registers|Mux43~5_combout\ & ( (\registers|Mux42~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registers|ALT_INV_Mux42~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \registers|ALT_INV_Mux43~5_combout\,
	combout => \registers|Mux43~6_combout\);

-- Location: MLABCELL_X18_Y18_N57
\registers|Mux43~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux43~11_combout\ = ( \registers|Mux43~4_combout\ & ( ((\registers|Mux43~10_combout\) # (\registers|Mux43~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux43~4_combout\ & ( 
-- (\registers|Mux43~10_combout\) # (\registers|Mux43~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux43~6_combout\,
	datad => \registers|ALT_INV_Mux43~10_combout\,
	dataf => \registers|ALT_INV_Mux43~4_combout\,
	combout => \registers|Mux43~11_combout\);

-- Location: LABCELL_X14_Y15_N42
\writeData[19]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[19]~12_combout\ = ( \memory|altsyncram_component|auto_generated|q_a\(19) & ( \mainALU|Mux140~7_combout\ & ( (!\controller|Jal~0_combout\ & ((\controller|Equal10~0_combout\))) # (\controller|Jal~0_combout\ & (\Add1~69_sumout\)) ) ) ) # ( 
-- !\memory|altsyncram_component|auto_generated|q_a\(19) & ( \mainALU|Mux140~7_combout\ & ( (\Add1~69_sumout\ & \controller|Jal~0_combout\) ) ) ) # ( \memory|altsyncram_component|auto_generated|q_a\(19) & ( !\mainALU|Mux140~7_combout\ & ( 
-- (!\controller|Jal~0_combout\) # (\Add1~69_sumout\) ) ) ) # ( !\memory|altsyncram_component|auto_generated|q_a\(19) & ( !\mainALU|Mux140~7_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\))) # (\controller|Jal~0_combout\ & 
-- (\Add1~69_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001110111011101110100010001000100010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~69_sumout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \controller|ALT_INV_Equal10~0_combout\,
	datae => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \mainALU|ALT_INV_Mux140~7_combout\,
	combout => \writeData[19]~12_combout\);

-- Location: LABCELL_X14_Y13_N54
\registers|registers[10][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[10][19]~feeder_combout\ = ( \writeData[19]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[19]~12_combout\,
	combout => \registers|registers[10][19]~feeder_combout\);

-- Location: FF_X14_Y13_N56
\registers|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[10][19]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][19]~q\);

-- Location: LABCELL_X14_Y13_N21
\registers|Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][19]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][19]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][19]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][19]~q\,
	datab => \registers|ALT_INV_registers[8][19]~q\,
	datac => \registers|ALT_INV_registers[11][19]~q\,
	datad => \registers|ALT_INV_registers[9][19]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux44~5_combout\);

-- Location: LABCELL_X12_Y15_N36
\registers|Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~6_combout\ = ( \registers|Mux44~5_combout\ & ( \registers|Mux42~0_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux44~5_combout\,
	dataf => \registers|ALT_INV_Mux42~0_combout\,
	combout => \registers|Mux44~6_combout\);

-- Location: LABCELL_X12_Y15_N48
\registers|Mux44~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux44~11_combout\ = ( \registers|Mux44~4_combout\ & ( ((\registers|Mux44~10_combout\) # (\registers|Mux44~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux44~4_combout\ & ( 
-- (\registers|Mux44~10_combout\) # (\registers|Mux44~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux44~6_combout\,
	datad => \registers|ALT_INV_Mux44~10_combout\,
	dataf => \registers|ALT_INV_Mux44~4_combout\,
	combout => \registers|Mux44~11_combout\);

-- Location: LABCELL_X12_Y18_N48
\writeData[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[17]~10_combout\ = ( \mainALU|Mux142~9_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\) # ((\memory|altsyncram_component|auto_generated|q_a\(17))))) # (\controller|Jal~0_combout\ & (((\Add1~61_sumout\)))) ) ) # ( 
-- !\mainALU|Mux142~9_combout\ & ( (!\controller|Jal~0_combout\ & (\controller|Equal10~0_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(17))))) # (\controller|Jal~0_combout\ & (((\Add1~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \ALT_INV_Add1~61_sumout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \mainALU|ALT_INV_Mux142~9_combout\,
	combout => \writeData[17]~10_combout\);

-- Location: LABCELL_X12_Y20_N18
\registers|registers[8][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[8][17]~feeder_combout\ = ( \writeData[17]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[17]~10_combout\,
	combout => \registers|registers[8][17]~feeder_combout\);

-- Location: FF_X12_Y20_N20
\registers|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[8][17]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][17]~q\);

-- Location: LABCELL_X12_Y20_N0
\registers|Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][17]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][17]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][17]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][17]~q\,
	datab => \registers|ALT_INV_registers[10][17]~q\,
	datac => \registers|ALT_INV_registers[9][17]~q\,
	datad => \registers|ALT_INV_registers[11][17]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux46~5_combout\);

-- Location: LABCELL_X20_Y19_N18
\registers|Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~6_combout\ = ( \registers|Mux46~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux46~5_combout\,
	combout => \registers|Mux46~6_combout\);

-- Location: LABCELL_X19_Y20_N39
\registers|Mux46~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux46~11_combout\ = ( \registers|Mux46~4_combout\ & ( ((\registers|Mux46~10_combout\) # (\registers|Mux46~6_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux46~4_combout\ & ( 
-- (\registers|Mux46~10_combout\) # (\registers|Mux46~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111011111110111111100111111001111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux46~6_combout\,
	datac => \registers|ALT_INV_Mux46~10_combout\,
	datae => \registers|ALT_INV_Mux46~4_combout\,
	combout => \registers|Mux46~11_combout\);

-- Location: LABCELL_X10_Y16_N15
\writeData[16]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[16]~9_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux143~8_combout\ & ( (!\controller|Jal~0_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(16)))) # (\controller|Jal~0_combout\ & (\Add1~57_sumout\)) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux143~8_combout\ & ( (\controller|Jal~0_combout\ & \Add1~57_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux143~8_combout\ & ( (!\controller|Jal~0_combout\ & 
-- ((\memory|altsyncram_component|auto_generated|q_a\(16)))) # (\controller|Jal~0_combout\ & (\Add1~57_sumout\)) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux143~8_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~57_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000001011010111100000101000001010000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datac => \ALT_INV_Add1~57_sumout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux143~8_combout\,
	combout => \writeData[16]~9_combout\);

-- Location: FF_X13_Y19_N2
\registers|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[16]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[3][16]~q\);

-- Location: MLABCELL_X13_Y19_N39
\registers|Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][16]~q\,
	datab => \registers|ALT_INV_registers[0][16]~q\,
	datac => \registers|ALT_INV_registers[2][16]~q\,
	datad => \registers|ALT_INV_registers[1][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux47~9_combout\);

-- Location: LABCELL_X12_Y19_N9
\registers|Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[15][16]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[13][16]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][16]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][16]~q\,
	datab => \registers|ALT_INV_registers[13][16]~q\,
	datac => \registers|ALT_INV_registers[15][16]~q\,
	datad => \registers|ALT_INV_registers[12][16]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux47~7_combout\);

-- Location: LABCELL_X7_Y18_N27
\registers|Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~8_combout\ = ( \registers|registers[4][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][16]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][16]~q\)) ) ) ) # ( !\registers|registers[4][16]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][16]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][16]~q\)) ) ) ) # ( \registers|registers[4][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[6][16]~q\) ) ) ) # ( !\registers|registers[4][16]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[6][16]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][16]~q\,
	datab => \registers|ALT_INV_registers[5][16]~q\,
	datac => \registers|ALT_INV_registers[6][16]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_registers[4][16]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux47~8_combout\);

-- Location: LABCELL_X14_Y18_N36
\registers|Mux47~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~10_combout\ = ( \registers|Mux47~7_combout\ & ( \registers|Mux47~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux47~9_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux47~7_combout\ & ( \registers|Mux47~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux47~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \registers|Mux47~7_combout\ & ( !\registers|Mux47~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux47~9_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux47~7_combout\ & ( !\registers|Mux47~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux47~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000001001000010000001000100010000000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_Mux47~9_combout\,
	datae => \registers|ALT_INV_Mux47~7_combout\,
	dataf => \registers|ALT_INV_Mux47~8_combout\,
	combout => \registers|Mux47~10_combout\);

-- Location: LABCELL_X14_Y18_N18
\registers|Mux47~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux47~11_combout\ = ( \registers|Mux47~6_combout\ ) # ( !\registers|Mux47~6_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux47~4_combout\)) # (\registers|Mux47~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux47~10_combout\,
	datad => \registers|ALT_INV_Mux47~4_combout\,
	dataf => \registers|ALT_INV_Mux47~6_combout\,
	combout => \registers|Mux47~11_combout\);

-- Location: LABCELL_X12_Y18_N54
\writeData[15]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[15]~28_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & ((((\mainALU|Mux156~6_combout\ & \mainALU|Mux144~4_combout\)) # (\mainALU|Mux144~5_combout\)))) # (\controller|Jal~0_combout\ & (\Add1~53_sumout\)) ) ) # ( 
-- \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(15))))) # (\controller|Jal~0_combout\ & (\Add1~53_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000110111011000110110001101100011011101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \ALT_INV_Add1~53_sumout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \mainALU|ALT_INV_Mux144~5_combout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux144~4_combout\,
	datag => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \writeData[15]~28_combout\);

-- Location: FF_X12_Y16_N23
\registers|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[15]~28_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][15]~q\);

-- Location: LABCELL_X12_Y16_N27
\registers|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][15]~q\,
	datab => \registers|ALT_INV_registers[19][15]~q\,
	datac => \registers|ALT_INV_registers[27][15]~q\,
	datad => \registers|ALT_INV_registers[31][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux48~3_combout\);

-- Location: MLABCELL_X9_Y19_N15
\registers|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[30][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[22][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[26][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][15]~q\,
	datab => \registers|ALT_INV_registers[30][15]~q\,
	datac => \registers|ALT_INV_registers[18][15]~q\,
	datad => \registers|ALT_INV_registers[26][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux48~2_combout\);

-- Location: LABCELL_X14_Y20_N57
\registers|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][15]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][15]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][15]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[20][15]~q\,
	datab => \registers|ALT_INV_registers[16][15]~q\,
	datac => \registers|ALT_INV_registers[24][15]~q\,
	datad => \registers|ALT_INV_registers[28][15]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux48~0_combout\);

-- Location: MLABCELL_X18_Y17_N9
\registers|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~1_combout\ = ( \registers|registers[29][15]~q\ & ( \registers|registers[21][15]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[17][15]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[25][15]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\registers|registers[29][15]~q\ & ( \registers|registers[21][15]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))) # (\registers|registers[17][15]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[25][15]~q\)))) ) ) ) # ( \registers|registers[29][15]~q\ & ( !\registers|registers[21][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (\registers|registers[17][15]~q\ & (!\instructions|altsyncram_component|auto_generated|q_a\(18)))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\registers|registers[25][15]~q\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|registers[29][15]~q\ & ( !\registers|registers[21][15]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[17][15]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[25][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[17][15]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[25][15]~q\,
	datae => \registers|ALT_INV_registers[29][15]~q\,
	dataf => \registers|ALT_INV_registers[21][15]~q\,
	combout => \registers|Mux48~1_combout\);

-- Location: MLABCELL_X18_Y17_N12
\registers|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~4_combout\ = ( \registers|Mux48~0_combout\ & ( \registers|Mux48~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux48~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux48~3_combout\))) ) ) ) # ( !\registers|Mux48~0_combout\ & ( \registers|Mux48~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & ((\registers|Mux48~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux48~3_combout\)))) ) ) ) # ( \registers|Mux48~0_combout\ & ( !\registers|Mux48~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & ((\registers|Mux48~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux48~3_combout\)))) ) ) ) # ( !\registers|Mux48~0_combout\ & ( !\registers|Mux48~1_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux48~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux48~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux48~3_combout\,
	datac => \registers|ALT_INV_Mux48~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_Mux48~0_combout\,
	dataf => \registers|ALT_INV_Mux48~1_combout\,
	combout => \registers|Mux48~4_combout\);

-- Location: MLABCELL_X18_Y21_N27
\registers|Mux48~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux48~11_combout\ = ( \registers|Mux48~10_combout\ & ( \registers|Mux48~6_combout\ ) ) # ( !\registers|Mux48~10_combout\ & ( \registers|Mux48~6_combout\ ) ) # ( \registers|Mux48~10_combout\ & ( !\registers|Mux48~6_combout\ ) ) # ( 
-- !\registers|Mux48~10_combout\ & ( !\registers|Mux48~6_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux48~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux48~4_combout\,
	datae => \registers|ALT_INV_Mux48~10_combout\,
	dataf => \registers|ALT_INV_Mux48~6_combout\,
	combout => \registers|Mux48~11_combout\);

-- Location: LABCELL_X14_Y20_N18
\writeData[14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[14]~32_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & ((((\mainALU|Mux155~10_combout\ & \mainALU|Mux145~3_combout\)) # (\mainALU|Mux145~4_combout\)))) # (\controller|Jal~0_combout\ & (\Add1~49_sumout\)) ) ) # ( 
-- \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(14))))) # (\controller|Jal~0_combout\ & (\Add1~49_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011011000110110001101110111011101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \ALT_INV_Add1~49_sumout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \mainALU|ALT_INV_Mux145~3_combout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux145~4_combout\,
	datag => \mainALU|ALT_INV_Mux155~10_combout\,
	combout => \writeData[14]~32_combout\);

-- Location: FF_X12_Y18_N20
\registers|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[14]~32_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[7][14]~q\);

-- Location: LABCELL_X12_Y18_N45
\registers|Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[7][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[6][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[5][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][14]~q\,
	datab => \registers|ALT_INV_registers[4][14]~q\,
	datac => \registers|ALT_INV_registers[5][14]~q\,
	datad => \registers|ALT_INV_registers[6][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux49~8_combout\);

-- Location: LABCELL_X21_Y20_N15
\registers|Mux49~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][14]~q\,
	datab => \registers|ALT_INV_registers[1][14]~q\,
	datac => \registers|ALT_INV_registers[2][14]~q\,
	datad => \registers|ALT_INV_registers[0][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux49~9_combout\);

-- Location: LABCELL_X16_Y20_N39
\registers|Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][14]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][14]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][14]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][14]~q\,
	datab => \registers|ALT_INV_registers[15][14]~q\,
	datac => \registers|ALT_INV_registers[13][14]~q\,
	datad => \registers|ALT_INV_registers[14][14]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux49~7_combout\);

-- Location: MLABCELL_X13_Y16_N54
\registers|Mux49~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~10_combout\ = ( \registers|Mux49~9_combout\ & ( \registers|Mux49~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux49~8_combout\))))) ) ) ) # ( 
-- !\registers|Mux49~9_combout\ & ( \registers|Mux49~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\registers|Mux49~8_combout\)))) ) ) ) # ( \registers|Mux49~9_combout\ & ( !\registers|Mux49~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux49~8_combout\)))) ) ) ) # ( !\registers|Mux49~9_combout\ & ( !\registers|Mux49~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux49~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000100011000000000000000100010001001000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux49~8_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux49~9_combout\,
	dataf => \registers|ALT_INV_Mux49~7_combout\,
	combout => \registers|Mux49~10_combout\);

-- Location: MLABCELL_X13_Y16_N48
\registers|Mux49~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux49~11_combout\ = ( \registers|Mux49~4_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20)) # (\registers|Mux49~6_combout\)) # (\registers|Mux49~10_combout\) ) ) # ( !\registers|Mux49~4_combout\ & ( 
-- (\registers|Mux49~6_combout\) # (\registers|Mux49~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101111111111101110111011101110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux49~10_combout\,
	datab => \registers|ALT_INV_Mux49~6_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux49~4_combout\,
	combout => \registers|Mux49~11_combout\);

-- Location: LABCELL_X29_Y17_N27
\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( \Add1~117_sumout\ ) + ( (\instructions|altsyncram_component|auto_generated|q_a\(15) & !\Mux15~0_combout\) ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Mux15~0_combout\,
	datad => \ALT_INV_Add1~117_sumout\,
	cin => \Add0~114\,
	sumout => \Add0~117_sumout\);

-- Location: LABCELL_X24_Y17_N24
\pcAddr[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[31]~34_combout\ = ( \Add1~117_sumout\ & ( \branch~1_combout\ & ( (!\controller|Jr~1_combout\) # (\registers|Mux0~10_combout\) ) ) ) # ( !\Add1~117_sumout\ & ( \branch~1_combout\ & ( (\controller|Jr~1_combout\ & \registers|Mux0~10_combout\) ) ) ) # 
-- ( \Add1~117_sumout\ & ( !\branch~1_combout\ & ( (!\controller|Jr~1_combout\ & (((\isJump~0_combout\)) # (\Add0~117_sumout\))) # (\controller|Jr~1_combout\ & (((\registers|Mux0~10_combout\)))) ) ) ) # ( !\Add1~117_sumout\ & ( !\branch~1_combout\ & ( 
-- (!\controller|Jr~1_combout\ & (\Add0~117_sumout\ & ((!\isJump~0_combout\)))) # (\controller|Jr~1_combout\ & (((\registers|Mux0~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jr~1_combout\,
	datab => \ALT_INV_Add0~117_sumout\,
	datac => \registers|ALT_INV_Mux0~10_combout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add1~117_sumout\,
	dataf => \ALT_INV_branch~1_combout\,
	combout => \pcAddr[31]~34_combout\);

-- Location: FF_X24_Y17_N26
\program_counter|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[31]~34_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(31));

-- Location: LABCELL_X31_Y17_N27
\Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~117_sumout\ = SUM(( \program_counter|q\(31) ) + ( GND ) + ( \Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \program_counter|ALT_INV_q\(31),
	cin => \Add1~114\,
	sumout => \Add1~117_sumout\);

-- Location: LABCELL_X12_Y18_N51
\writeData[31]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[31]~23_combout\ = ( \mainALU|Mux128~1_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\) # ((\memory|altsyncram_component|auto_generated|q_a\(31))))) # (\controller|Jal~0_combout\ & (((\Add1~117_sumout\)))) ) ) # ( 
-- !\mainALU|Mux128~1_combout\ & ( (!\controller|Jal~0_combout\ & (\controller|Equal10~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(31)))) # (\controller|Jal~0_combout\ & (((\Add1~117_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \ALT_INV_Add1~117_sumout\,
	dataf => \mainALU|ALT_INV_Mux128~1_combout\,
	combout => \writeData[31]~23_combout\);

-- Location: FF_X13_Y19_N29
\registers|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[31]~23_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][31]~q\);

-- Location: MLABCELL_X13_Y19_N15
\registers|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~9_combout\ = ( \registers|registers[0][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[2][31]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[3][31]~q\))) ) ) ) # ( !\registers|registers[0][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[2][31]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[3][31]~q\))) ) ) ) # ( \registers|registers[0][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[1][31]~q\) ) ) ) # ( !\registers|registers[0][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[1][31]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][31]~q\,
	datab => \registers|ALT_INV_registers[2][31]~q\,
	datac => \registers|ALT_INV_registers[3][31]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[0][31]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux32~9_combout\);

-- Location: LABCELL_X12_Y19_N39
\registers|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][31]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[13][31]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[15][31]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[14][31]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[12][31]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[14][31]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[13][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[15][31]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[14][31]~q\ & ( (\registers|registers[12][31]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][31]~q\,
	datab => \registers|ALT_INV_registers[12][31]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[13][31]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[14][31]~q\,
	combout => \registers|Mux32~7_combout\);

-- Location: LABCELL_X10_Y18_N33
\registers|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~8_combout\ = ( \registers|registers[6][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][31]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][31]~q\)) ) ) ) # ( !\registers|registers[6][31]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[5][31]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[7][31]~q\)) ) ) ) # ( \registers|registers[6][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[4][31]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|registers[6][31]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|registers[4][31]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][31]~q\,
	datab => \registers|ALT_INV_registers[5][31]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[4][31]~q\,
	datae => \registers|ALT_INV_registers[6][31]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux32~8_combout\);

-- Location: MLABCELL_X18_Y17_N54
\registers|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux32~10_combout\ = ( \registers|Mux32~7_combout\ & ( \registers|Mux32~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((!\instructions|altsyncram_component|auto_generated|q_a\(19) & \registers|Mux32~9_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux32~7_combout\ & ( \registers|Mux32~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux32~9_combout\)))) ) ) ) # ( \registers|Mux32~7_combout\ & ( !\registers|Mux32~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|Mux32~9_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( !\registers|Mux32~7_combout\ & ( !\registers|Mux32~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux32~9_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000100010000001000100010000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux32~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_Mux32~7_combout\,
	dataf => \registers|ALT_INV_Mux32~8_combout\,
	combout => \registers|Mux32~10_combout\);

-- Location: MLABCELL_X18_Y17_N18
\ALUbaseInput[31]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[31]~17_combout\ = ( \registers|Mux32~6_combout\ & ( \registers|Mux32~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux32~6_combout\ & ( \registers|Mux32~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux32~10_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux32~6_combout\ & ( !\registers|Mux32~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux32~6_combout\ & ( !\registers|Mux32~4_combout\ & ( ((\registers|Mux32~10_combout\ & !\controller|ALUsrc~0_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101111111110101010101111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux32~10_combout\,
	datad => \controller|ALT_INV_ALUsrc~0_combout\,
	datae => \registers|ALT_INV_Mux32~6_combout\,
	dataf => \registers|ALT_INV_Mux32~4_combout\,
	combout => \ALUbaseInput[31]~17_combout\);

-- Location: LABCELL_X17_Y13_N6
\mainALU|Mux128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux128~0_combout\ = ( \registers|Mux0~10_combout\ & ( \ALUbaseInput[15]~15_combout\ & ( (!\controller|ALUControl[3]~3_combout\) # (\controller|ALUControl[0]~1_combout\) ) ) ) # ( !\registers|Mux0~10_combout\ & ( \ALUbaseInput[15]~15_combout\ & ( 
-- ((!\controller|ALUControl[3]~3_combout\) # (!\ALUbaseInput[31]~17_combout\)) # (\controller|ALUControl[0]~1_combout\) ) ) ) # ( \registers|Mux0~10_combout\ & ( !\ALUbaseInput[15]~15_combout\ & ( !\controller|ALUControl[3]~3_combout\ ) ) ) # ( 
-- !\registers|Mux0~10_combout\ & ( !\ALUbaseInput[15]~15_combout\ & ( (!\controller|ALUControl[3]~3_combout\) # ((!\controller|ALUControl[0]~1_combout\ & !\ALUbaseInput[31]~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111100001111000011111111111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datae => \registers|ALT_INV_Mux0~10_combout\,
	dataf => \ALT_INV_ALUbaseInput[15]~15_combout\,
	combout => \mainALU|Mux128~0_combout\);

-- Location: LABCELL_X21_Y15_N36
\mainALU|Add0~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~131_sumout\ = SUM(( !\ALUbaseInput[31]~17_combout\ $ (((!\controller|Equal0~0_combout\ & ((!\controller|Mux5~2_combout\))) # (\controller|Equal0~0_combout\ & (!\controller|Mux1~1_combout\)))) ) + ( \registers|Mux0~10_combout\ ) + ( 
-- \mainALU|Add0~123\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101111100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal0~0_combout\,
	datab => \controller|ALT_INV_Mux1~1_combout\,
	datac => \controller|ALT_INV_Mux5~2_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	dataf => \registers|ALT_INV_Mux0~10_combout\,
	cin => \mainALU|Add0~123\,
	sumout => \mainALU|Add0~131_sumout\);

-- Location: LABCELL_X16_Y17_N21
\mainALU|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~129_combout\ = ( \registers|Mux0~10_combout\ & ( (\ALUbaseInput[31]~17_combout\) # (\controller|ALUControl[0]~1_combout\) ) ) # ( !\registers|Mux0~10_combout\ & ( (\controller|ALUControl[0]~1_combout\ & \ALUbaseInput[31]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	dataf => \registers|ALT_INV_Mux0~10_combout\,
	combout => \mainALU|Add0~129_combout\);

-- Location: LABCELL_X17_Y15_N9
\mainALU|Mux0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~35_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[7]~14_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[15]~15_combout\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \ALUbaseInput[23]~16_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(9) & ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( \ALUbaseInput[31]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datab => \ALT_INV_ALUbaseInput[15]~15_combout\,
	datac => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datad => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \mainALU|Mux0~35_combout\);

-- Location: LABCELL_X17_Y15_N27
\mainALU|Mux0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~36_combout\ = ( \mainALU|Mux0~31_combout\ & ( \mainALU|Mux0~26_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux0~35_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux0~22_combout\)))) ) ) ) # ( !\mainALU|Mux0~31_combout\ & ( \mainALU|Mux0~26_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux0~35_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux0~22_combout\)))) ) ) ) # ( \mainALU|Mux0~31_combout\ & ( !\mainALU|Mux0~26_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~35_combout\ & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux0~22_combout\)))) ) ) ) # ( 
-- !\mainALU|Mux0~31_combout\ & ( !\mainALU|Mux0~26_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~35_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux0~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux0~35_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux0~22_combout\,
	datae => \mainALU|ALT_INV_Mux0~31_combout\,
	dataf => \mainALU|ALT_INV_Mux0~26_combout\,
	combout => \mainALU|Mux0~36_combout\);

-- Location: LABCELL_X17_Y15_N18
\mainALU|Add0~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~134_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(6) & ( \mainALU|Mux0~34_combout\ & ( !\controller|ALUControl[0]~1_combout\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \mainALU|Mux0~34_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux0~36_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux31~1_combout\ & ((\ALUbaseInput[31]~17_combout\)))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( !\mainALU|Mux0~34_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux0~36_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux31~1_combout\ & 
-- ((\ALUbaseInput[31]~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000000000000000000001100000111011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux31~1_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux0~36_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \mainALU|ALT_INV_Mux0~34_combout\,
	combout => \mainALU|Add0~134_combout\);

-- Location: LABCELL_X17_Y15_N6
\mainALU|Mux64~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~36_combout\ = ( \registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[7]~14_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( \registers|Mux27~8_combout\ & ( \ALUbaseInput[15]~15_combout\ ) ) ) # ( 
-- \registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[23]~16_combout\ ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\registers|Mux27~8_combout\ & ( \ALUbaseInput[31]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datab => \ALT_INV_ALUbaseInput[15]~15_combout\,
	datac => \ALT_INV_ALUbaseInput[23]~16_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \registers|ALT_INV_Mux27~8_combout\,
	combout => \mainALU|Mux64~36_combout\);

-- Location: LABCELL_X17_Y15_N0
\mainALU|Mux64~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~37_combout\ = ( \mainALU|Mux64~32_combout\ & ( \mainALU|Mux64~23_combout\ & ( ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux64~36_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux64~27_combout\))) # (\registers|Mux30~8_combout\) ) 
-- ) ) # ( !\mainALU|Mux64~32_combout\ & ( \mainALU|Mux64~23_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux64~36_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux64~27_combout\)))) # 
-- (\registers|Mux30~8_combout\ & (\registers|Mux29~8_combout\)) ) ) ) # ( \mainALU|Mux64~32_combout\ & ( !\mainALU|Mux64~23_combout\ & ( (!\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux64~36_combout\))) # 
-- (\registers|Mux29~8_combout\ & (\mainALU|Mux64~27_combout\)))) # (\registers|Mux30~8_combout\ & (!\registers|Mux29~8_combout\)) ) ) ) # ( !\mainALU|Mux64~32_combout\ & ( !\mainALU|Mux64~23_combout\ & ( (!\registers|Mux30~8_combout\ & 
-- ((!\registers|Mux29~8_combout\ & ((\mainALU|Mux64~36_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux64~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~27_combout\,
	datad => \mainALU|ALT_INV_Mux64~36_combout\,
	datae => \mainALU|ALT_INV_Mux64~32_combout\,
	dataf => \mainALU|ALT_INV_Mux64~23_combout\,
	combout => \mainALU|Mux64~37_combout\);

-- Location: LABCELL_X17_Y15_N42
\mainALU|Add0~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Add0~139_combout\ = ( !\registers|Mux31~8_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux64~37_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux30~8_combout\ & (((\ALUbaseInput[31]~17_combout\ & 
-- \mainALU|Mux64~0_combout\))))) ) ) # ( \registers|Mux31~8_combout\ & ( ((!\controller|ALUControl[0]~1_combout\ & (\mainALU|Mux64~35_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000001100001011100000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux30~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux64~35_combout\,
	datad => \ALT_INV_ALUbaseInput[31]~17_combout\,
	datae => \registers|ALT_INV_Mux31~8_combout\,
	dataf => \mainALU|ALT_INV_Mux64~0_combout\,
	datag => \mainALU|ALT_INV_Mux64~37_combout\,
	combout => \mainALU|Add0~139_combout\);

-- Location: LABCELL_X17_Y15_N54
\mainALU|Mux128~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux128~5_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & (\mainALU|Add0~129_combout\)) # (\controller|ALUControl[1]~6_combout\ & ((((\mainALU|Add0~131_sumout\)) # 
-- (\controller|ALUControl[0]~1_combout\)))) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & (((\mainALU|Add0~134_combout\)))) # (\controller|ALUControl[1]~6_combout\ & ((((\mainALU|Add0~139_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datab => \mainALU|ALT_INV_Add0~129_combout\,
	datac => \mainALU|ALT_INV_Add0~134_combout\,
	datad => \mainALU|ALT_INV_Add0~139_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \mainALU|ALT_INV_Add0~131_sumout\,
	datag => \controller|ALT_INV_ALUControl[0]~1_combout\,
	combout => \mainALU|Mux128~5_combout\);

-- Location: LABCELL_X17_Y15_N30
\mainALU|Mux128~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux128~1_combout\ = ( !\controller|ALUControl[2]~7_combout\ & ( (((\mainALU|Mux128~5_combout\))) ) ) # ( \controller|ALUControl[2]~7_combout\ & ( (!\controller|ALUControl[1]~6_combout\ & (((!\controller|ALUControl[0]~1_combout\ & 
-- (!\controller|ALUControl[3]~3_combout\ & \mainALU|Add0~131_sumout\))) # (\mainALU|Mux128~0_combout\))) # (\controller|ALUControl[1]~6_combout\ & ((((!\controller|ALUControl[0]~1_combout\ & \mainALU|Add0~131_sumout\)) # 
-- (\controller|ALUControl[3]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000010100101111100001111000011111100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux128~0_combout\,
	datad => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datae => \controller|ALT_INV_ALUControl[2]~7_combout\,
	dataf => \mainALU|ALT_INV_Add0~131_sumout\,
	datag => \mainALU|ALT_INV_Mux128~5_combout\,
	combout => \mainALU|Mux128~1_combout\);

-- Location: LABCELL_X24_Y17_N39
\program_counter|q[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \program_counter|q[24]~0_combout\ = ( \mainALU|Mux128~1_combout\ & ( \mainALU|Equal0~10_combout\ & ( (!\controller|Jr~1_combout\ & ((!\branch~0_combout\) # ((!\instructions|altsyncram_component|auto_generated|q_a\(26)) # (\isJump~0_combout\)))) ) ) ) # ( 
-- !\mainALU|Mux128~1_combout\ & ( \mainALU|Equal0~10_combout\ & ( (!\controller|Jr~1_combout\ & ((!\branch~0_combout\) # ((\instructions|altsyncram_component|auto_generated|q_a\(26)) # (\isJump~0_combout\)))) ) ) ) # ( \mainALU|Mux128~1_combout\ & ( 
-- !\mainALU|Equal0~10_combout\ & ( (!\controller|Jr~1_combout\ & ((!\branch~0_combout\) # ((!\instructions|altsyncram_component|auto_generated|q_a\(26)) # (\isJump~0_combout\)))) ) ) ) # ( !\mainALU|Mux128~1_combout\ & ( !\mainALU|Equal0~10_combout\ & ( 
-- (!\controller|Jr~1_combout\ & ((!\branch~0_combout\) # ((!\instructions|altsyncram_component|auto_generated|q_a\(26)) # (\isJump~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000010111111000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_branch~0_combout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \controller|ALT_INV_Jr~1_combout\,
	datae => \mainALU|ALT_INV_Mux128~1_combout\,
	dataf => \mainALU|ALT_INV_Equal0~10_combout\,
	combout => \program_counter|q[24]~0_combout\);

-- Location: LABCELL_X25_Y17_N18
\pcAddr[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[12]~12_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( \program_counter|q[24]~0_combout\ & ( (\Add1~41_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add1~41_sumout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(10) & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~41_sumout\)) # (\isJump~0_combout\ 
-- & ((\registers|Mux19~8_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(10) & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~41_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux19~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~41_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add1~41_sumout\,
	datad => \registers|ALT_INV_Mux19~8_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[12]~12_combout\);

-- Location: FF_X25_Y17_N20
\program_counter|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[12]~12_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(12));

-- Location: MLABCELL_X23_Y17_N36
\pcAddr[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[13]~13_combout\ = ( \isJump~0_combout\ & ( \program_counter|q[24]~0_combout\ & ( \instructions|altsyncram_component|auto_generated|q_a\(11) ) ) ) # ( !\isJump~0_combout\ & ( \program_counter|q[24]~0_combout\ & ( \Add1~45_sumout\ ) ) ) # ( 
-- \isJump~0_combout\ & ( !\program_counter|q[24]~0_combout\ & ( \registers|Mux18~8_combout\ ) ) ) # ( !\isJump~0_combout\ & ( !\program_counter|q[24]~0_combout\ & ( \Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \ALT_INV_Add1~45_sumout\,
	datac => \ALT_INV_Add0~45_sumout\,
	datad => \registers|ALT_INV_Mux18~8_combout\,
	datae => \ALT_INV_isJump~0_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[13]~13_combout\);

-- Location: FF_X23_Y17_N38
\program_counter|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[13]~13_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(13));

-- Location: MLABCELL_X13_Y14_N12
\writeData[13]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[13]~36_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & ((((\mainALU|Mux156~6_combout\ & \mainALU|Mux146~4_combout\)) # (\mainALU|Mux146~5_combout\)))) # (\controller|Jal~0_combout\ & (\Add1~45_sumout\)) ) ) # ( 
-- \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(13))))) # (\controller|Jal~0_combout\ & (\Add1~45_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000111010001110100011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~45_sumout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \mainALU|ALT_INV_Mux146~5_combout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux146~4_combout\,
	datag => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \writeData[13]~36_combout\);

-- Location: FF_X14_Y14_N35
\registers|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[13]~36_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][13]~q\);

-- Location: LABCELL_X14_Y14_N0
\registers|Mux50~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~11_combout\ = ( \registers|registers[9][13]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[10][13]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[11][13]~q\))) ) ) ) # ( !\registers|registers[9][13]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[10][13]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[11][13]~q\))) ) ) ) # ( \registers|registers[9][13]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[8][13]~q\) ) ) ) # ( !\registers|registers[9][13]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[8][13]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][13]~q\,
	datab => \registers|ALT_INV_registers[8][13]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_registers[11][13]~q\,
	datae => \registers|ALT_INV_registers[9][13]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux50~11_combout\);

-- Location: LABCELL_X14_Y16_N48
\registers|Mux50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~5_combout\ = ( \registers|Mux50~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_Mux50~11_combout\,
	combout => \registers|Mux50~5_combout\);

-- Location: LABCELL_X7_Y16_N45
\registers|Mux50~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux50~10_combout\ = ( \registers|Mux50~4_combout\ & ( ((\registers|Mux50~9_combout\) # (\registers|Mux50~5_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\registers|Mux50~4_combout\ & ( 
-- (\registers|Mux50~9_combout\) # (\registers|Mux50~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux50~5_combout\,
	datad => \registers|ALT_INV_Mux50~9_combout\,
	dataf => \registers|ALT_INV_Mux50~4_combout\,
	combout => \registers|Mux50~10_combout\);

-- Location: LABCELL_X24_Y22_N45
\writeData[24]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[24]~17_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux135~5_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(24))) # (\controller|Jal~0_combout\ & ((\Add1~89_sumout\))) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux135~5_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~89_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux135~5_combout\ & ( (!\controller|Jal~0_combout\ & 
-- (\memory|altsyncram_component|auto_generated|q_a\(24))) # (\controller|Jal~0_combout\ & ((\Add1~89_sumout\))) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux135~5_combout\ & ( (\controller|Jal~0_combout\ & \Add1~89_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000011111111001100111111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \ALT_INV_Add1~89_sumout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux135~5_combout\,
	combout => \writeData[24]~17_combout\);

-- Location: FF_X21_Y23_N5
\registers|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[24]~17_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[10][24]~q\);

-- Location: MLABCELL_X23_Y18_N33
\registers|Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~5_combout\ = ( \registers|registers[8][24]~q\ & ( \registers|registers[11][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # 
-- (\registers|registers[10][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|registers[9][24]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\registers|registers[8][24]~q\ & ( 
-- \registers|registers[11][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[10][24]~q\ & (\instructions|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|registers[9][24]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \registers|registers[8][24]~q\ & ( !\registers|registers[11][24]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|registers[10][24]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|registers[9][24]~q\)))) ) ) ) # ( !\registers|registers[8][24]~q\ & ( !\registers|registers[11][24]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[10][24]~q\ & (\instructions|altsyncram_component|auto_generated|q_a\(17)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- \registers|registers[9][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_registers[10][24]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[9][24]~q\,
	datae => \registers|ALT_INV_registers[8][24]~q\,
	dataf => \registers|ALT_INV_registers[11][24]~q\,
	combout => \registers|Mux39~5_combout\);

-- Location: MLABCELL_X23_Y18_N3
\registers|Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux39~6_combout\ = ( \registers|Mux39~5_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux42~0_combout\,
	dataf => \registers|ALT_INV_Mux39~5_combout\,
	combout => \registers|Mux39~6_combout\);

-- Location: MLABCELL_X23_Y18_N12
\ALUbaseInput[24]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[24]~20_combout\ = ( \registers|Mux39~4_combout\ & ( \registers|Mux39~10_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux39~4_combout\ & ( \registers|Mux39~10_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux39~4_combout\ & ( !\registers|Mux39~10_combout\ & ( ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux39~6_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux39~4_combout\ & ( !\registers|Mux39~10_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux39~6_combout\)) # 
-- (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111010011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux39~6_combout\,
	datad => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datae => \registers|ALT_INV_Mux39~4_combout\,
	dataf => \registers|ALT_INV_Mux39~10_combout\,
	combout => \ALUbaseInput[24]~20_combout\);

-- Location: LABCELL_X20_Y18_N33
\mainALU|Mux63~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~27_combout\ = ( \ALUbaseInput[16]~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9)) # (\ALUbaseInput[24]~20_combout\))) ) ) # ( 
-- !\ALUbaseInput[16]~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (\instructions|altsyncram_component|auto_generated|q_a\(9) & \ALUbaseInput[24]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_ALUbaseInput[24]~20_combout\,
	dataf => \ALT_INV_ALUbaseInput[16]~19_combout\,
	combout => \mainALU|Mux63~27_combout\);

-- Location: LABCELL_X21_Y19_N30
\mainALU|Mux63~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~28_combout\ = ( \mainALU|Mux63~23_combout\ & ( \mainALU|Mux63~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~15_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(8))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux63~27_combout\))) ) ) ) # ( !\mainALU|Mux63~23_combout\ & ( \mainALU|Mux63~19_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux63~15_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux63~27_combout\))) ) ) ) # ( \mainALU|Mux63~23_combout\ & ( !\mainALU|Mux63~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\mainALU|Mux63~15_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~27_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) 
-- ) # ( !\mainALU|Mux63~23_combout\ & ( !\mainALU|Mux63~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8) & \mainALU|Mux63~15_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~27_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~27_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux63~15_combout\,
	datae => \mainALU|ALT_INV_Mux63~23_combout\,
	dataf => \mainALU|ALT_INV_Mux63~19_combout\,
	combout => \mainALU|Mux63~28_combout\);

-- Location: MLABCELL_X23_Y16_N18
\mainALU|Mux149~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux149~2_combout\ = ( \mainALU|Mux0~7_combout\ & ( \mainALU|Mux0~9_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~10_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\mainALU|Mux0~8_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\mainALU|Mux0~7_combout\ & ( \mainALU|Mux0~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux0~10_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(6)))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~8_combout\)))) ) ) ) # ( \mainALU|Mux0~7_combout\ 
-- & ( !\mainALU|Mux0~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\mainALU|Mux0~8_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\mainALU|Mux0~7_combout\ & ( !\mainALU|Mux0~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~10_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~10_combout\,
	datad => \mainALU|ALT_INV_Mux0~8_combout\,
	datae => \mainALU|ALT_INV_Mux0~7_combout\,
	dataf => \mainALU|ALT_INV_Mux0~9_combout\,
	combout => \mainALU|Mux149~2_combout\);

-- Location: LABCELL_X25_Y18_N48
\mainALU|Mux149~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux149~0_combout\ = ( \mainALU|Mux64~9_combout\ & ( \mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~11_combout\))) # (\registers|Mux31~8_combout\ & (((!\registers|Mux30~8_combout\) 
-- # (\mainALU|Mux64~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~9_combout\ & ( \mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~11_combout\ & ((!\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & 
-- (((!\registers|Mux30~8_combout\) # (\mainALU|Mux64~8_combout\)))) ) ) ) # ( \mainALU|Mux64~9_combout\ & ( !\mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\ & (((\registers|Mux30~8_combout\)) # (\mainALU|Mux64~11_combout\))) # 
-- (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~8_combout\ & \registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux64~9_combout\ & ( !\mainALU|Mux64~10_combout\ & ( (!\registers|Mux31~8_combout\ & (\mainALU|Mux64~11_combout\ & 
-- ((!\registers|Mux30~8_combout\)))) # (\registers|Mux31~8_combout\ & (((\mainALU|Mux64~8_combout\ & \registers|Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \mainALU|ALT_INV_Mux64~11_combout\,
	datac => \mainALU|ALT_INV_Mux64~8_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~9_combout\,
	dataf => \mainALU|ALT_INV_Mux64~10_combout\,
	combout => \mainALU|Mux149~0_combout\);

-- Location: LABCELL_X25_Y18_N6
\mainALU|Mux149~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux149~1_combout\ = ( \mainALU|Mux127~29_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux149~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~27_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~29_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux149~0_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~27_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datab => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux149~0_combout\,
	datad => \mainALU|ALT_INV_Mux127~27_combout\,
	dataf => \mainALU|ALT_INV_Mux127~29_combout\,
	combout => \mainALU|Mux149~1_combout\);

-- Location: LABCELL_X25_Y18_N42
\mainALU|Mux149~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux149~3_combout\ = ( \mainALU|Mux63~30_combout\ & ( \mainALU|Mux149~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\) # (\mainALU|Mux149~2_combout\)))) # (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)) # 
-- (\mainALU|Mux63~28_combout\))) ) ) ) # ( !\mainALU|Mux63~30_combout\ & ( \mainALU|Mux149~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((!\mainALU|Mux155~3_combout\) # (\mainALU|Mux149~2_combout\)))) # (\mainALU|Mux155~4_combout\ & 
-- (\mainALU|Mux63~28_combout\ & ((!\mainALU|Mux155~3_combout\)))) ) ) ) # ( \mainALU|Mux63~30_combout\ & ( !\mainALU|Mux149~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux149~2_combout\ & \mainALU|Mux155~3_combout\)))) # 
-- (\mainALU|Mux155~4_combout\ & (((\mainALU|Mux155~3_combout\)) # (\mainALU|Mux63~28_combout\))) ) ) ) # ( !\mainALU|Mux63~30_combout\ & ( !\mainALU|Mux149~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (((\mainALU|Mux149~2_combout\ & 
-- \mainALU|Mux155~3_combout\)))) # (\mainALU|Mux155~4_combout\ & (\mainALU|Mux63~28_combout\ & ((!\mainALU|Mux155~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux63~28_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux149~2_combout\,
	datad => \mainALU|ALT_INV_Mux155~3_combout\,
	datae => \mainALU|ALT_INV_Mux63~30_combout\,
	dataf => \mainALU|ALT_INV_Mux149~1_combout\,
	combout => \mainALU|Mux149~3_combout\);

-- Location: LABCELL_X25_Y18_N54
\mainALU|Mux149~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux149~4_combout\ = ( \mainALU|Mux156~0_combout\ & ( \mainALU|Mux149~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\ALUbaseInput[10]~34_combout\ & (\mainALU|Mux155~1_combout\ & \registers|Mux21~8_combout\))) # (\mainALU|Mux155~2_combout\ & 
-- (((\registers|Mux21~8_combout\) # (\mainALU|Mux155~1_combout\)) # (\ALUbaseInput[10]~34_combout\))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( \mainALU|Mux149~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # 
-- ((\ALUbaseInput[10]~34_combout\ & \registers|Mux21~8_combout\)))) # (\mainALU|Mux155~2_combout\ & (((\registers|Mux21~8_combout\) # (\mainALU|Mux155~1_combout\)) # (\ALUbaseInput[10]~34_combout\))) ) ) ) # ( \mainALU|Mux156~0_combout\ & ( 
-- !\mainALU|Mux149~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\ALUbaseInput[10]~34_combout\ & (\mainALU|Mux155~1_combout\ & \registers|Mux21~8_combout\))) # (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\registers|Mux21~8_combout\) # 
-- (\ALUbaseInput[10]~34_combout\)))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( !\mainALU|Mux149~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # ((\ALUbaseInput[10]~34_combout\ & \registers|Mux21~8_combout\)))) # 
-- (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\registers|Mux21~8_combout\) # (\ALUbaseInput[10]~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110010000100000101001010110101111101110001010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~2_combout\,
	datab => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \registers|ALT_INV_Mux21~8_combout\,
	datae => \mainALU|ALT_INV_Mux156~0_combout\,
	dataf => \mainALU|ALT_INV_Mux149~3_combout\,
	combout => \mainALU|Mux149~4_combout\);

-- Location: LABCELL_X25_Y18_N0
\writeData[10]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[10]~48_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\mainALU|Mux156~6_combout\ & ((\mainALU|Mux149~4_combout\)))) # (\mainALU|Mux149~5_combout\))) # (\controller|Jal~0_combout\ & ((((\Add1~33_sumout\))))) ) 
-- ) # ( \controller|Equal10~0_combout\ & ( ((!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(10))) # (\controller|Jal~0_combout\ & (((\Add1~33_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001110111000011000011111101001100011111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux149~5_combout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_Add1~33_sumout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux149~4_combout\,
	datag => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \writeData[10]~48_combout\);

-- Location: FF_X25_Y21_N56
\registers|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[10]~48_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[1][10]~q\);

-- Location: LABCELL_X25_Y21_N57
\registers|Mux53~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~8_combout\ = ( \registers|registers[0][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[1][10]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[3][10]~q\))) ) ) ) # ( !\registers|registers[0][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[1][10]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[3][10]~q\))) ) ) ) # ( \registers|registers[0][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[2][10]~q\) ) ) ) # ( !\registers|registers[0][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[2][10]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][10]~q\,
	datab => \registers|ALT_INV_registers[2][10]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[3][10]~q\,
	datae => \registers|ALT_INV_registers[0][10]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux53~8_combout\);

-- Location: LABCELL_X25_Y21_N21
\registers|Mux53~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~7_combout\ = ( \registers|registers[4][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[5][10]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[7][10]~q\))) ) ) ) # ( !\registers|registers[4][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[5][10]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[7][10]~q\))) ) ) ) # ( \registers|registers[4][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[6][10]~q\) ) ) ) # ( !\registers|registers[4][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & \registers|registers[6][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][10]~q\,
	datab => \registers|ALT_INV_registers[7][10]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[6][10]~q\,
	datae => \registers|ALT_INV_registers[4][10]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux53~7_combout\);

-- Location: LABCELL_X24_Y21_N33
\registers|Mux53~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~6_combout\ = ( \registers|registers[15][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[13][10]~q\) ) ) ) # ( 
-- !\registers|registers[15][10]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( (\registers|registers[13][10]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \registers|registers[15][10]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[12][10]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|registers[14][10]~q\)) ) ) ) # ( !\registers|registers[15][10]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[12][10]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[14][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][10]~q\,
	datab => \registers|ALT_INV_registers[14][10]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \registers|ALT_INV_registers[12][10]~q\,
	datae => \registers|ALT_INV_registers[15][10]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux53~6_combout\);

-- Location: LABCELL_X24_Y21_N45
\registers|Mux53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~9_combout\ = ( \registers|Mux53~7_combout\ & ( \registers|Mux53~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((\registers|Mux53~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux53~7_combout\ & ( \registers|Mux53~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux53~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( \registers|Mux53~7_combout\ & ( !\registers|Mux53~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|Mux53~8_combout\)))) ) ) ) # ( !\registers|Mux53~7_combout\ & ( !\registers|Mux53~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux53~8_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(18) & !\instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001010100000000000100000000010100010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \registers|ALT_INV_Mux53~8_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux53~7_combout\,
	dataf => \registers|ALT_INV_Mux53~6_combout\,
	combout => \registers|Mux53~9_combout\);

-- Location: MLABCELL_X18_Y21_N57
\registers|Mux53~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux53~10_combout\ = ( \registers|Mux53~5_combout\ & ( \registers|Mux53~4_combout\ ) ) # ( !\registers|Mux53~5_combout\ & ( \registers|Mux53~4_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\registers|Mux53~9_combout\) ) ) ) # ( \registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ ) ) # ( !\registers|Mux53~5_combout\ & ( !\registers|Mux53~4_combout\ & ( \registers|Mux53~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux53~9_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux53~5_combout\,
	dataf => \registers|ALT_INV_Mux53~4_combout\,
	combout => \registers|Mux53~10_combout\);

-- Location: LABCELL_X24_Y18_N54
\writeData[9]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[9]~52_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & ((((\mainALU|Mux156~6_combout\ & \mainALU|Mux150~4_combout\)) # (\mainALU|Mux150~5_combout\)))) # (\controller|Jal~0_combout\ & (\Add1~29_sumout\)) ) ) # ( 
-- \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(9))))) # (\controller|Jal~0_combout\ & (\Add1~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000111010001110100011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~29_sumout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \mainALU|ALT_INV_Mux150~5_combout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux150~4_combout\,
	datag => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \writeData[9]~52_combout\);

-- Location: FF_X14_Y14_N19
\registers|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[9]~52_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[8][9]~q\);

-- Location: LABCELL_X14_Y13_N51
\registers|Mux54~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[11][9]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[10][9]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[9][9]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][9]~q\,
	datab => \registers|ALT_INV_registers[10][9]~q\,
	datac => \registers|ALT_INV_registers[9][9]~q\,
	datad => \registers|ALT_INV_registers[11][9]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux54~11_combout\);

-- Location: LABCELL_X14_Y13_N9
\registers|Mux54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|Mux54~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & !\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_Mux54~11_combout\,
	combout => \registers|Mux54~5_combout\);

-- Location: MLABCELL_X18_Y13_N48
\registers|Mux54~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux54~10_combout\ = ( \registers|Mux54~9_combout\ ) # ( !\registers|Mux54~9_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux54~4_combout\)) # (\registers|Mux54~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux54~5_combout\,
	datad => \registers|ALT_INV_Mux54~4_combout\,
	dataf => \registers|ALT_INV_Mux54~9_combout\,
	combout => \registers|Mux54~10_combout\);

-- Location: LABCELL_X10_Y16_N39
\writeData[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[8]~8_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux151~5_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(8))) # (\controller|Jal~0_combout\ & ((\Add1~25_sumout\))) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux151~5_combout\ & ( (\controller|Jal~0_combout\ & \Add1~25_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux151~5_combout\ & ( (!\controller|Jal~0_combout\ & 
-- (\memory|altsyncram_component|auto_generated|q_a\(8))) # (\controller|Jal~0_combout\ & ((\Add1~25_sumout\))) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux151~5_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111000010100101111100000000010101010000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_Add1~25_sumout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux151~5_combout\,
	combout => \writeData[8]~8_combout\);

-- Location: FF_X14_Y20_N29
\registers|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[16][8]~q\);

-- Location: MLABCELL_X13_Y16_N9
\registers|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][8]~q\,
	datab => \registers|ALT_INV_registers[28][8]~q\,
	datac => \registers|ALT_INV_registers[20][8]~q\,
	datad => \registers|ALT_INV_registers[24][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux23~0_combout\);

-- Location: MLABCELL_X9_Y16_N30
\registers|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][8]~q\,
	datab => \registers|ALT_INV_registers[25][8]~q\,
	datac => \registers|ALT_INV_registers[29][8]~q\,
	datad => \registers|ALT_INV_registers[17][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux23~1_combout\);

-- Location: LABCELL_X10_Y17_N51
\registers|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~5_combout\ = ( \registers|registers[13][8]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[14][8]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[15][8]~q\)) ) ) ) # ( !\registers|registers[13][8]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[14][8]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[15][8]~q\)) ) ) ) # ( \registers|registers[13][8]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (\registers|registers[12][8]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|registers[13][8]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[12][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[15][8]~q\,
	datab => \registers|ALT_INV_registers[14][8]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \registers|ALT_INV_registers[12][8]~q\,
	datae => \registers|ALT_INV_registers[13][8]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux23~5_combout\);

-- Location: MLABCELL_X13_Y19_N33
\registers|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][8]~q\,
	datab => \registers|ALT_INV_registers[2][8]~q\,
	datac => \registers|ALT_INV_registers[3][8]~q\,
	datad => \registers|ALT_INV_registers[1][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux23~7_combout\);

-- Location: LABCELL_X10_Y18_N3
\registers|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][8]~q\,
	datab => \registers|ALT_INV_registers[6][8]~q\,
	datac => \registers|ALT_INV_registers[4][8]~q\,
	datad => \registers|ALT_INV_registers[5][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux23~6_combout\);

-- Location: LABCELL_X10_Y19_N48
\registers|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[10][8]~q\,
	datab => \registers|ALT_INV_registers[11][8]~q\,
	datac => \registers|ALT_INV_registers[9][8]~q\,
	datad => \registers|ALT_INV_registers[8][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux23~4_combout\);

-- Location: MLABCELL_X13_Y16_N0
\registers|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~9_combout\ = ( \registers|Mux23~6_combout\ & ( \registers|Mux23~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux23~7_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24))))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux23~5_combout\))) ) ) ) # ( 
-- !\registers|Mux23~6_combout\ & ( \registers|Mux23~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((\registers|Mux23~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux23~5_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \registers|Mux23~6_combout\ & ( !\registers|Mux23~4_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux23~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\registers|Mux23~5_combout\))) ) ) ) # ( !\registers|Mux23~6_combout\ & ( !\registers|Mux23~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux23~7_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|Mux23~5_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(24)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \registers|ALT_INV_Mux23~5_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \registers|ALT_INV_Mux23~7_combout\,
	datae => \registers|ALT_INV_Mux23~6_combout\,
	dataf => \registers|ALT_INV_Mux23~4_combout\,
	combout => \registers|Mux23~9_combout\);

-- Location: LABCELL_X12_Y16_N9
\registers|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][8]~q\,
	datab => \registers|ALT_INV_registers[19][8]~q\,
	datac => \registers|ALT_INV_registers[23][8]~q\,
	datad => \registers|ALT_INV_registers[27][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux23~3_combout\);

-- Location: LABCELL_X10_Y14_N21
\registers|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][8]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][8]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][8]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][8]~q\,
	datab => \registers|ALT_INV_registers[18][8]~q\,
	datac => \registers|ALT_INV_registers[26][8]~q\,
	datad => \registers|ALT_INV_registers[22][8]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux23~2_combout\);

-- Location: LABCELL_X10_Y16_N27
\registers|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~10_combout\ = ( \registers|Mux23~3_combout\ & ( \registers|Mux23~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\registers|Mux23~3_combout\ & ( \registers|Mux23~2_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) ) ) ) # ( \registers|Mux23~3_combout\ & ( !\registers|Mux23~2_combout\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) $ (\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\registers|Mux23~3_combout\ & ( !\registers|Mux23~2_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & !\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000111111110000111100001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_Mux23~3_combout\,
	dataf => \registers|ALT_INV_Mux23~2_combout\,
	combout => \registers|Mux23~10_combout\);

-- Location: MLABCELL_X13_Y16_N27
\registers|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux23~8_combout\ = ( \registers|Mux23~9_combout\ & ( \registers|Mux23~10_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux23~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)) 
-- ) ) ) # ( !\registers|Mux23~9_combout\ & ( \registers|Mux23~10_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux23~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( 
-- \registers|Mux23~9_combout\ & ( !\registers|Mux23~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & \registers|Mux23~1_combout\)) ) ) ) # ( 
-- !\registers|Mux23~9_combout\ & ( !\registers|Mux23~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux23~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010110011001110111000010011000100111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux23~0_combout\,
	datad => \registers|ALT_INV_Mux23~1_combout\,
	datae => \registers|ALT_INV_Mux23~9_combout\,
	dataf => \registers|ALT_INV_Mux23~10_combout\,
	combout => \registers|Mux23~8_combout\);

-- Location: LABCELL_X24_Y19_N18
\pcAddr[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[8]~8_combout\ = ( \Add1~25_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\Add1~25_sumout\ & ( \program_counter|q[24]~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & \isJump~0_combout\) ) ) ) # ( \Add1~25_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~25_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux23~8_combout\))) ) ) 
-- ) # ( !\Add1~25_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~25_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux23~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~25_sumout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \registers|ALT_INV_Mux23~8_combout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add1~25_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[8]~8_combout\);

-- Location: FF_X24_Y19_N20
\program_counter|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[8]~8_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(8));

-- Location: LABCELL_X29_Y18_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \instructions|altsyncram_component|auto_generated|q_a\(7) ) + ( \Add1~29_sumout\ ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \instructions|altsyncram_component|auto_generated|q_a\(7) ) + ( \Add1~29_sumout\ ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_Add1~29_sumout\,
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: MLABCELL_X28_Y17_N30
\pcAddr[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[9]~9_combout\ = ( \registers|Mux22~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~29_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\registers|Mux22~10_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~29_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \registers|Mux22~10_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\Add0~29_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\registers|Mux22~10_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add0~29_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~29_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_Add0~29_sumout\,
	datae => \registers|ALT_INV_Mux22~10_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[9]~9_combout\);

-- Location: FF_X28_Y17_N32
\program_counter|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[9]~9_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(9));

-- Location: LABCELL_X29_Y18_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \Add1~33_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(8) ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \Add1~33_sumout\ ) + ( \instructions|altsyncram_component|auto_generated|q_a\(8) ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_Add1~33_sumout\,
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X25_Y17_N54
\pcAddr[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[10]~10_combout\ = ( \registers|Mux21~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~33_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\registers|Mux21~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~33_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \registers|Mux21~8_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\Add0~33_sumout\) # (\isJump~0_combout\) ) ) ) # ( !\registers|Mux21~8_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & \Add0~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~33_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add0~33_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \registers|ALT_INV_Mux21~8_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[10]~10_combout\);

-- Location: FF_X25_Y17_N56
\program_counter|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[10]~10_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(10));

-- Location: LABCELL_X25_Y17_N0
\pcAddr[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[11]~11_combout\ = ( \Add0~37_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~37_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\Add0~37_sumout\ & ( 
-- \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~37_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( \Add0~37_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( 
-- (!\isJump~0_combout\) # (\registers|Mux20~8_combout\) ) ) ) # ( !\Add0~37_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (\registers|Mux20~8_combout\ & \isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~37_sumout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \registers|ALT_INV_Mux20~8_combout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add0~37_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[11]~11_combout\);

-- Location: FF_X25_Y17_N2
\program_counter|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[11]~11_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(11));

-- Location: LABCELL_X10_Y16_N3
\writeData[11]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[11]~44_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & ((((\mainALU|Mux156~6_combout\ & \mainALU|Mux148~4_combout\)) # (\mainALU|Mux148~5_combout\)))) # (\controller|Jal~0_combout\ & (\Add1~37_sumout\)) ) ) # ( 
-- \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(11))))) # (\controller|Jal~0_combout\ & (\Add1~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000111010001110100011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~37_sumout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \mainALU|ALT_INV_Mux148~5_combout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux148~4_combout\,
	datag => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \writeData[11]~44_combout\);

-- Location: FF_X14_Y18_N41
\registers|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[11]~44_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[24][11]~q\);

-- Location: LABCELL_X12_Y17_N33
\registers|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[24][11]~q\,
	datab => \registers|ALT_INV_registers[20][11]~q\,
	datac => \registers|ALT_INV_registers[16][11]~q\,
	datad => \registers|ALT_INV_registers[28][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux52~0_combout\);

-- Location: MLABCELL_X9_Y17_N15
\registers|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][11]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][11]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][11]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[25][11]~q\,
	datab => \registers|ALT_INV_registers[21][11]~q\,
	datac => \registers|ALT_INV_registers[29][11]~q\,
	datad => \registers|ALT_INV_registers[17][11]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux52~1_combout\);

-- Location: LABCELL_X12_Y16_N45
\registers|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~3_combout\ = ( \registers|registers[31][11]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[27][11]~q\) ) ) ) # ( 
-- !\registers|registers[31][11]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[27][11]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \registers|registers[31][11]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[19][11]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[23][11]~q\)) ) ) ) # ( !\registers|registers[31][11]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[19][11]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[23][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][11]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \registers|ALT_INV_registers[23][11]~q\,
	datad => \registers|ALT_INV_registers[19][11]~q\,
	datae => \registers|ALT_INV_registers[31][11]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux52~3_combout\);

-- Location: LABCELL_X6_Y17_N36
\registers|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~2_combout\ = ( \registers|registers[30][11]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[22][11]~q\) ) ) ) # ( 
-- !\registers|registers[30][11]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( (\registers|registers[22][11]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \registers|registers[30][11]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[18][11]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\registers|registers[26][11]~q\))) ) ) ) # ( !\registers|registers[30][11]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[18][11]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[26][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[18][11]~q\,
	datab => \registers|ALT_INV_registers[26][11]~q\,
	datac => \registers|ALT_INV_registers[22][11]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_registers[30][11]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux52~2_combout\);

-- Location: LABCELL_X16_Y16_N48
\registers|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux52~4_combout\ = ( \registers|Mux52~3_combout\ & ( \registers|Mux52~2_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux52~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux52~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\registers|Mux52~3_combout\ & ( \registers|Mux52~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(17))) # (\registers|Mux52~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\registers|Mux52~1_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \registers|Mux52~3_combout\ & ( !\registers|Mux52~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux52~0_combout\ & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17))))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (((\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|Mux52~1_combout\)))) ) ) ) # ( 
-- !\registers|Mux52~3_combout\ & ( !\registers|Mux52~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux52~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux52~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \registers|ALT_INV_Mux52~0_combout\,
	datac => \registers|ALT_INV_Mux52~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \registers|ALT_INV_Mux52~3_combout\,
	dataf => \registers|ALT_INV_Mux52~2_combout\,
	combout => \registers|Mux52~4_combout\);

-- Location: LABCELL_X17_Y16_N36
\ALUbaseInput[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[11]~11_combout\ = ( \registers|Mux52~5_combout\ & ( \registers|Mux52~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( !\registers|Mux52~5_combout\ & ( 
-- \registers|Mux52~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( \registers|Mux52~5_combout\ & ( !\registers|Mux52~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( !\registers|Mux52~5_combout\ & ( !\registers|Mux52~9_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- \registers|Mux52~4_combout\)))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101111101011111010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \controller|ALT_INV_ALUsrc~0_combout\,
	datad => \registers|ALT_INV_Mux52~4_combout\,
	datae => \registers|ALT_INV_Mux52~5_combout\,
	dataf => \registers|ALT_INV_Mux52~9_combout\,
	combout => \ALUbaseInput[11]~11_combout\);

-- Location: LABCELL_X24_Y18_N51
\mainALU|Mux147~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux147~5_combout\ = ( \registers|Mux19~8_combout\ & ( \mainALU|Add0~49_sumout\ & ( \mainALU|Mux155~5_combout\ ) ) ) # ( !\registers|Mux19~8_combout\ & ( \mainALU|Add0~49_sumout\ & ( ((\mainALU|Mux156~7_combout\ & !\ALUbaseInput[12]~22_combout\)) 
-- # (\mainALU|Mux155~5_combout\) ) ) ) # ( !\registers|Mux19~8_combout\ & ( !\mainALU|Add0~49_sumout\ & ( (\mainALU|Mux156~7_combout\ & !\ALUbaseInput[12]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \ALT_INV_ALUbaseInput[12]~22_combout\,
	datad => \mainALU|ALT_INV_Mux155~5_combout\,
	datae => \registers|ALT_INV_Mux19~8_combout\,
	dataf => \mainALU|ALT_INV_Add0~49_sumout\,
	combout => \mainALU|Mux147~5_combout\);

-- Location: LABCELL_X24_Y18_N30
\writeData[12]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[12]~40_combout\ = ( !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (((\mainALU|Mux156~6_combout\ & ((\mainALU|Mux147~4_combout\)))) # (\mainALU|Mux147~5_combout\))) # (\controller|Jal~0_combout\ & ((((\Add1~41_sumout\))))) ) 
-- ) # ( \controller|Equal10~0_combout\ & ( ((!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(12))) # (\controller|Jal~0_combout\ & (((\Add1~41_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001110111000011000011111101001100011111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux147~5_combout\,
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \ALT_INV_Add1~41_sumout\,
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux147~4_combout\,
	datag => \mainALU|ALT_INV_Mux156~6_combout\,
	combout => \writeData[12]~40_combout\);

-- Location: FF_X16_Y20_N50
\registers|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[12]~40_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][12]~q\);

-- Location: LABCELL_X16_Y20_N21
\registers|Mux51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][12]~q\,
	datab => \registers|ALT_INV_registers[14][12]~q\,
	datac => \registers|ALT_INV_registers[15][12]~q\,
	datad => \registers|ALT_INV_registers[13][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux51~6_combout\);

-- Location: LABCELL_X17_Y22_N12
\registers|Mux51~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][12]~q\,
	datab => \registers|ALT_INV_registers[7][12]~q\,
	datac => \registers|ALT_INV_registers[6][12]~q\,
	datad => \registers|ALT_INV_registers[4][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux51~7_combout\);

-- Location: LABCELL_X24_Y20_N42
\registers|Mux51~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[3][12]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[1][12]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[2][12]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][12]~q\,
	datab => \registers|ALT_INV_registers[1][12]~q\,
	datac => \registers|ALT_INV_registers[3][12]~q\,
	datad => \registers|ALT_INV_registers[2][12]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux51~8_combout\);

-- Location: LABCELL_X17_Y20_N12
\registers|Mux51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~9_combout\ = ( \registers|Mux51~7_combout\ & ( \registers|Mux51~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((\registers|Mux51~6_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux51~7_combout\ & ( \registers|Mux51~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux51~6_combout\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \registers|Mux51~7_combout\ & ( !\registers|Mux51~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux51~6_combout\)))) ) ) ) # ( !\registers|Mux51~7_combout\ & ( !\registers|Mux51~8_combout\ & ( 
-- (\registers|Mux51~6_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\instructions|altsyncram_component|auto_generated|q_a\(18) & \instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000011000000010011000000000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux51~6_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux51~7_combout\,
	dataf => \registers|ALT_INV_Mux51~8_combout\,
	combout => \registers|Mux51~9_combout\);

-- Location: LABCELL_X17_Y21_N33
\registers|Mux51~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux51~10_combout\ = ( \registers|Mux51~4_combout\ & ( \registers|Mux51~5_combout\ ) ) # ( !\registers|Mux51~4_combout\ & ( \registers|Mux51~5_combout\ ) ) # ( \registers|Mux51~4_combout\ & ( !\registers|Mux51~5_combout\ & ( 
-- (\registers|Mux51~9_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\registers|Mux51~4_combout\ & ( !\registers|Mux51~5_combout\ & ( \registers|Mux51~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux51~9_combout\,
	datae => \registers|ALT_INV_Mux51~4_combout\,
	dataf => \registers|ALT_INV_Mux51~5_combout\,
	combout => \registers|Mux51~10_combout\);

-- Location: LABCELL_X25_Y19_N6
\writeData[18]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[18]~11_combout\ = ( \Add1~65_sumout\ & ( \mainALU|Mux141~7_combout\ & ( ((\memory|altsyncram_component|auto_generated|q_a\(18) & \controller|Equal10~0_combout\)) # (\controller|Jal~0_combout\) ) ) ) # ( !\Add1~65_sumout\ & ( 
-- \mainALU|Mux141~7_combout\ & ( (\memory|altsyncram_component|auto_generated|q_a\(18) & (\controller|Equal10~0_combout\ & !\controller|Jal~0_combout\)) ) ) ) # ( \Add1~65_sumout\ & ( !\mainALU|Mux141~7_combout\ & ( ((!\controller|Equal10~0_combout\) # 
-- (\controller|Jal~0_combout\)) # (\memory|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\Add1~65_sumout\ & ( !\mainALU|Mux141~7_combout\ & ( (!\controller|Jal~0_combout\ & ((!\controller|Equal10~0_combout\) # 
-- (\memory|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110111111101111100010000000100000001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \controller|ALT_INV_Equal10~0_combout\,
	datac => \controller|ALT_INV_Jal~0_combout\,
	datae => \ALT_INV_Add1~65_sumout\,
	dataf => \mainALU|ALT_INV_Mux141~7_combout\,
	combout => \writeData[18]~11_combout\);

-- Location: LABCELL_X21_Y22_N54
\registers|registers[12][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[12][18]~feeder_combout\ = ( \writeData[18]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[18]~11_combout\,
	combout => \registers|registers[12][18]~feeder_combout\);

-- Location: FF_X21_Y22_N55
\registers|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[12][18]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[12][18]~q\);

-- Location: LABCELL_X20_Y21_N9
\registers|Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[12][18]~q\,
	datab => \registers|ALT_INV_registers[13][18]~q\,
	datac => \registers|ALT_INV_registers[15][18]~q\,
	datad => \registers|ALT_INV_registers[14][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux45~7_combout\);

-- Location: LABCELL_X25_Y20_N12
\registers|Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~9_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[3][18]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[2][18]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[1][18]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[0][18]~q\,
	datab => \registers|ALT_INV_registers[1][18]~q\,
	datac => \registers|ALT_INV_registers[3][18]~q\,
	datad => \registers|ALT_INV_registers[2][18]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux45~9_combout\);

-- Location: LABCELL_X19_Y19_N15
\registers|Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~8_combout\ = ( \registers|registers[4][18]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[6][18]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[7][18]~q\)) ) ) ) # ( !\registers|registers[4][18]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[6][18]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[7][18]~q\)) ) ) ) # ( \registers|registers[4][18]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16)) # (\registers|registers[5][18]~q\) ) ) ) # ( !\registers|registers[4][18]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( (\registers|registers[5][18]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][18]~q\,
	datab => \registers|ALT_INV_registers[5][18]~q\,
	datac => \registers|ALT_INV_registers[6][18]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[4][18]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux45~8_combout\);

-- Location: LABCELL_X19_Y19_N42
\registers|Mux45~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux45~10_combout\ = ( \registers|Mux45~9_combout\ & ( \registers|Mux45~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|Mux45~7_combout\)))) ) ) ) # ( !\registers|Mux45~9_combout\ & ( \registers|Mux45~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|Mux45~7_combout\)))) ) ) ) # ( \registers|Mux45~9_combout\ & ( !\registers|Mux45~8_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((!\instructions|altsyncram_component|auto_generated|q_a\(19)))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|Mux45~7_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\registers|Mux45~9_combout\ & ( !\registers|Mux45~8_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (\registers|Mux45~7_combout\ & \instructions|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100100010000000010001000100000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux45~7_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \registers|ALT_INV_Mux45~9_combout\,
	dataf => \registers|ALT_INV_Mux45~8_combout\,
	combout => \registers|Mux45~10_combout\);

-- Location: LABCELL_X19_Y19_N48
\ALUbaseInput[18]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[18]~27_combout\ = ( \registers|Mux45~6_combout\ & ( \registers|Mux45~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux45~6_combout\ & ( \registers|Mux45~4_combout\ & ( 
-- ((!\controller|ALUsrc~0_combout\ & ((\registers|Mux45~10_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( \registers|Mux45~6_combout\ & ( !\registers|Mux45~4_combout\ & ( 
-- (!\controller|ALUsrc~0_combout\) # (\ALUbaseInput[16]~3_combout\) ) ) ) # ( !\registers|Mux45~6_combout\ & ( !\registers|Mux45~4_combout\ & ( ((!\controller|ALUsrc~0_combout\ & \registers|Mux45~10_combout\)) # (\ALUbaseInput[16]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111101011111010111100101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_ALUbaseInput[16]~3_combout\,
	datad => \registers|ALT_INV_Mux45~10_combout\,
	datae => \registers|ALT_INV_Mux45~6_combout\,
	dataf => \registers|ALT_INV_Mux45~4_combout\,
	combout => \ALUbaseInput[18]~27_combout\);

-- Location: LABCELL_X19_Y19_N39
\mainALU|Mux63~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~15_combout\ = ( \ALUbaseInput[26]~28_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(9) & (((\instructions|altsyncram_component|auto_generated|q_a\(10)) # (\ALUbaseInput[10]~34_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(9) & (\ALUbaseInput[18]~27_combout\ & ((!\instructions|altsyncram_component|auto_generated|q_a\(10))))) ) ) # ( !\ALUbaseInput[26]~28_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(10) & ((!\instructions|altsyncram_component|auto_generated|q_a\(9) & ((\ALUbaseInput[10]~34_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALUbaseInput[18]~27_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000110101111100000011010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[18]~27_combout\,
	datab => \ALT_INV_ALUbaseInput[10]~34_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_ALUbaseInput[26]~28_combout\,
	combout => \mainALU|Mux63~15_combout\);

-- Location: LABCELL_X20_Y18_N42
\mainALU|Mux63~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~24_combout\ = ( \mainALU|Mux63~11_combout\ & ( \mainALU|Mux63~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~15_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~23_combout\)))) ) ) ) # ( !\mainALU|Mux63~11_combout\ & ( \mainALU|Mux63~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~15_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~23_combout\))))) ) ) ) # ( \mainALU|Mux63~11_combout\ & ( !\mainALU|Mux63~19_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~15_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~23_combout\))))) ) ) ) # ( !\mainALU|Mux63~11_combout\ & ( !\mainALU|Mux63~19_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\mainALU|Mux63~15_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((\mainALU|Mux63~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~15_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \mainALU|ALT_INV_Mux63~23_combout\,
	datae => \mainALU|ALT_INV_Mux63~11_combout\,
	dataf => \mainALU|ALT_INV_Mux63~19_combout\,
	combout => \mainALU|Mux63~24_combout\);

-- Location: LABCELL_X17_Y19_N18
\mainALU|Mux152~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~2_combout\ = ( \mainALU|Mux0~5_combout\ & ( \mainALU|Mux0~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~4_combout\))) ) ) ) # ( !\mainALU|Mux0~5_combout\ & ( \mainALU|Mux0~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~4_combout\)))) ) ) ) # ( \mainALU|Mux0~5_combout\ & ( !\mainALU|Mux0~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7))) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~6_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~4_combout\)))) ) ) ) # ( !\mainALU|Mux0~5_combout\ & ( !\mainALU|Mux0~7_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~6_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~4_combout\,
	datad => \mainALU|ALT_INV_Mux0~6_combout\,
	datae => \mainALU|ALT_INV_Mux0~5_combout\,
	dataf => \mainALU|ALT_INV_Mux0~7_combout\,
	combout => \mainALU|Mux152~2_combout\);

-- Location: LABCELL_X20_Y16_N0
\mainALU|Mux152~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~0_combout\ = ( \mainALU|Mux64~6_combout\ & ( \mainALU|Mux64~8_combout\ & ( (!\registers|Mux31~8_combout\) # ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~7_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~5_combout\))) ) ) 
-- ) # ( !\mainALU|Mux64~6_combout\ & ( \mainALU|Mux64~8_combout\ & ( (!\registers|Mux31~8_combout\ & (!\registers|Mux30~8_combout\)) # (\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~7_combout\))) # 
-- (\registers|Mux30~8_combout\ & (\mainALU|Mux64~5_combout\)))) ) ) ) # ( \mainALU|Mux64~6_combout\ & ( !\mainALU|Mux64~8_combout\ & ( (!\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\)) # (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~7_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~5_combout\)))) ) ) ) # ( !\mainALU|Mux64~6_combout\ & ( !\mainALU|Mux64~8_combout\ & ( (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\ & ((\mainALU|Mux64~7_combout\))) # (\registers|Mux30~8_combout\ & (\mainALU|Mux64~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~5_combout\,
	datad => \mainALU|ALT_INV_Mux64~7_combout\,
	datae => \mainALU|ALT_INV_Mux64~6_combout\,
	dataf => \mainALU|ALT_INV_Mux64~8_combout\,
	combout => \mainALU|Mux152~0_combout\);

-- Location: LABCELL_X17_Y16_N24
\mainALU|Mux152~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~1_combout\ = ( \mainALU|Mux152~0_combout\ & ( (!\controller|ALUControl[0]~1_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~21_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~23_combout\))) ) ) # ( 
-- !\mainALU|Mux152~0_combout\ & ( (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~21_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~23_combout\,
	datad => \mainALU|ALT_INV_Mux127~21_combout\,
	dataf => \mainALU|ALT_INV_Mux152~0_combout\,
	combout => \mainALU|Mux152~1_combout\);

-- Location: MLABCELL_X18_Y16_N30
\mainALU|Mux152~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~3_combout\ = ( \mainALU|Mux152~2_combout\ & ( \mainALU|Mux152~1_combout\ & ( (!\mainALU|Mux155~4_combout\) # ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~22_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~24_combout\))) ) ) 
-- ) # ( !\mainALU|Mux152~2_combout\ & ( \mainALU|Mux152~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (!\mainALU|Mux155~3_combout\)) # (\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~22_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~24_combout\)))) ) ) ) # ( \mainALU|Mux152~2_combout\ & ( !\mainALU|Mux152~1_combout\ & ( (!\mainALU|Mux155~4_combout\ & (\mainALU|Mux155~3_combout\)) # (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~22_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~24_combout\)))) ) ) ) # ( !\mainALU|Mux152~2_combout\ & ( !\mainALU|Mux152~1_combout\ & ( (\mainALU|Mux155~4_combout\ & 
-- ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux63~22_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux63~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~4_combout\,
	datab => \mainALU|ALT_INV_Mux155~3_combout\,
	datac => \mainALU|ALT_INV_Mux63~24_combout\,
	datad => \mainALU|ALT_INV_Mux63~22_combout\,
	datae => \mainALU|ALT_INV_Mux152~2_combout\,
	dataf => \mainALU|ALT_INV_Mux152~1_combout\,
	combout => \mainALU|Mux152~3_combout\);

-- Location: MLABCELL_X18_Y16_N42
\mainALU|Mux152~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~4_combout\ = ( \mainALU|Mux156~0_combout\ & ( \mainALU|Mux152~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\mainALU|Mux155~1_combout\ & (\registers|Mux24~8_combout\ & \ALUbaseInput[7]~14_combout\))) # (\mainALU|Mux155~2_combout\ & 
-- (((\ALUbaseInput[7]~14_combout\) # (\registers|Mux24~8_combout\)) # (\mainALU|Mux155~1_combout\))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( \mainALU|Mux152~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # 
-- ((\registers|Mux24~8_combout\ & \ALUbaseInput[7]~14_combout\)))) # (\mainALU|Mux155~2_combout\ & (((\ALUbaseInput[7]~14_combout\) # (\registers|Mux24~8_combout\)) # (\mainALU|Mux155~1_combout\))) ) ) ) # ( \mainALU|Mux156~0_combout\ & ( 
-- !\mainALU|Mux152~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & (\mainALU|Mux155~1_combout\ & (\registers|Mux24~8_combout\ & \ALUbaseInput[7]~14_combout\))) # (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\ALUbaseInput[7]~14_combout\) # 
-- (\registers|Mux24~8_combout\)))) ) ) ) # ( !\mainALU|Mux156~0_combout\ & ( !\mainALU|Mux152~3_combout\ & ( (!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux155~1_combout\) # ((\registers|Mux24~8_combout\ & \ALUbaseInput[7]~14_combout\)))) # 
-- (\mainALU|Mux155~2_combout\ & (!\mainALU|Mux155~1_combout\ & ((\ALUbaseInput[7]~14_combout\) # (\registers|Mux24~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001110000001000100011010011101110111110001010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~2_combout\,
	datab => \mainALU|ALT_INV_Mux155~1_combout\,
	datac => \registers|ALT_INV_Mux24~8_combout\,
	datad => \ALT_INV_ALUbaseInput[7]~14_combout\,
	datae => \mainALU|ALT_INV_Mux156~0_combout\,
	dataf => \mainALU|ALT_INV_Mux152~3_combout\,
	combout => \mainALU|Mux152~4_combout\);

-- Location: MLABCELL_X18_Y16_N6
\mainALU|Mux152~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux152~6_combout\ = ( \mainALU|Mux152~4_combout\ & ( (\mainALU|Mux152~5_combout\) # (\mainALU|Mux156~6_combout\) ) ) # ( !\mainALU|Mux152~4_combout\ & ( \mainALU|Mux152~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~6_combout\,
	datad => \mainALU|ALT_INV_Mux152~5_combout\,
	dataf => \mainALU|ALT_INV_Mux152~4_combout\,
	combout => \mainALU|Mux152~6_combout\);

-- Location: LABCELL_X12_Y16_N12
\writeData[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[6]~6_combout\ = ( \mainALU|Mux153~6_combout\ & ( \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(6))) # (\controller|Jal~0_combout\ & ((\Add1~17_sumout\))) ) ) ) # ( 
-- !\mainALU|Mux153~6_combout\ & ( \controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(6))) # (\controller|Jal~0_combout\ & ((\Add1~17_sumout\))) ) ) ) # ( \mainALU|Mux153~6_combout\ & ( 
-- !\controller|Equal10~0_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~17_sumout\) ) ) ) # ( !\mainALU|Mux153~6_combout\ & ( !\controller|Equal10~0_combout\ & ( (\controller|Jal~0_combout\ & \Add1~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \controller|ALT_INV_Jal~0_combout\,
	datad => \ALT_INV_Add1~17_sumout\,
	datae => \mainALU|ALT_INV_Mux153~6_combout\,
	dataf => \controller|ALT_INV_Equal10~0_combout\,
	combout => \writeData[6]~6_combout\);

-- Location: FF_X12_Y17_N26
\registers|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[28][6]~q\);

-- Location: LABCELL_X14_Y18_N57
\registers|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~0_combout\ = ( \registers|registers[24][6]~q\ & ( \registers|registers[20][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\registers|registers[16][6]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18))) # (\registers|registers[28][6]~q\))) ) ) ) # ( !\registers|registers[24][6]~q\ & ( 
-- \registers|registers[20][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[16][6]~q\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[28][6]~q\ & ((\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \registers|registers[24][6]~q\ & ( !\registers|registers[20][6]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\registers|registers[16][6]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\instructions|altsyncram_component|auto_generated|q_a\(18))) # (\registers|registers[28][6]~q\))) ) ) ) # ( !\registers|registers[24][6]~q\ & ( !\registers|registers[20][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\registers|registers[16][6]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[28][6]~q\ & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \registers|ALT_INV_registers[28][6]~q\,
	datac => \registers|ALT_INV_registers[16][6]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[24][6]~q\,
	dataf => \registers|ALT_INV_registers[20][6]~q\,
	combout => \registers|Mux57~0_combout\);

-- Location: MLABCELL_X13_Y17_N39
\registers|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~2_combout\ = ( \registers|registers[18][6]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][6]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][6]~q\))) ) ) ) # ( !\registers|registers[18][6]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[26][6]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[30][6]~q\))) ) ) ) # ( \registers|registers[18][6]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[22][6]~q\) ) ) ) # ( !\registers|registers[18][6]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[22][6]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[22][6]~q\,
	datab => \registers|ALT_INV_registers[26][6]~q\,
	datac => \registers|ALT_INV_registers[30][6]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[18][6]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux57~2_combout\);

-- Location: MLABCELL_X9_Y17_N33
\registers|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~1_combout\ = ( \registers|registers[17][6]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[25][6]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[29][6]~q\)) ) ) ) # ( !\registers|registers[17][6]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[25][6]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[29][6]~q\)) ) ) ) # ( \registers|registers[17][6]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[21][6]~q\) ) ) ) # ( !\registers|registers[17][6]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\registers|registers[21][6]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][6]~q\,
	datab => \registers|ALT_INV_registers[25][6]~q\,
	datac => \registers|ALT_INV_registers[21][6]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \registers|ALT_INV_registers[17][6]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux57~1_combout\);

-- Location: MLABCELL_X13_Y16_N33
\registers|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[19][6]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[23][6]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[31][6]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[19][6]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # (\registers|registers[27][6]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[19][6]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & ((\registers|registers[23][6]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & (\registers|registers[31][6]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\registers|registers[19][6]~q\ & ( (\registers|registers[27][6]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[31][6]~q\,
	datab => \registers|ALT_INV_registers[27][6]~q\,
	datac => \registers|ALT_INV_registers[23][6]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \registers|ALT_INV_registers[19][6]~q\,
	combout => \registers|Mux57~3_combout\);

-- Location: LABCELL_X14_Y18_N33
\registers|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux57~4_combout\ = ( \registers|Mux57~1_combout\ & ( \registers|Mux57~3_combout\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|Mux57~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|Mux57~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\registers|Mux57~1_combout\ & ( \registers|Mux57~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|Mux57~0_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(16)))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\registers|Mux57~2_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \registers|Mux57~1_combout\ & ( !\registers|Mux57~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\registers|Mux57~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- \registers|Mux57~2_combout\)))) ) ) ) # ( !\registers|Mux57~1_combout\ & ( !\registers|Mux57~3_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|Mux57~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|Mux57~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \registers|ALT_INV_Mux57~0_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \registers|ALT_INV_Mux57~2_combout\,
	datae => \registers|ALT_INV_Mux57~1_combout\,
	dataf => \registers|ALT_INV_Mux57~3_combout\,
	combout => \registers|Mux57~4_combout\);

-- Location: LABCELL_X14_Y18_N27
\ALUbaseInput[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[6]~29_combout\ = ( \registers|Mux57~5_combout\ & ( \registers|Mux57~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\registers|Mux57~5_combout\ & ( 
-- \registers|Mux57~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( \registers|Mux57~5_combout\ & ( !\registers|Mux57~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\registers|Mux57~5_combout\ & ( !\registers|Mux57~9_combout\ & ( (!\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\registers|Mux57~4_combout\)))) # (\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \registers|ALT_INV_Mux57~4_combout\,
	datae => \registers|ALT_INV_Mux57~5_combout\,
	dataf => \registers|ALT_INV_Mux57~9_combout\,
	combout => \ALUbaseInput[6]~29_combout\);

-- Location: MLABCELL_X18_Y16_N57
\mainALU|Mux153~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~5_combout\ = ( \mainALU|Add0~25_sumout\ & ( ((\mainALU|Mux156~7_combout\ & (!\ALUbaseInput[6]~29_combout\ & !\registers|Mux25~8_combout\))) # (\mainALU|Mux155~5_combout\) ) ) # ( !\mainALU|Add0~25_sumout\ & ( (\mainALU|Mux156~7_combout\ & 
-- (!\ALUbaseInput[6]~29_combout\ & !\registers|Mux25~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000001110101010101010111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \ALT_INV_ALUbaseInput[6]~29_combout\,
	datad => \registers|ALT_INV_Mux25~8_combout\,
	dataf => \mainALU|ALT_INV_Add0~25_sumout\,
	combout => \mainALU|Mux153~5_combout\);

-- Location: MLABCELL_X18_Y16_N0
\mainALU|Mux153~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux153~6_combout\ = ( \mainALU|Mux153~4_combout\ & ( (\mainALU|Mux153~5_combout\) # (\mainALU|Mux156~6_combout\) ) ) # ( !\mainALU|Mux153~4_combout\ & ( \mainALU|Mux153~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mainALU|ALT_INV_Mux156~6_combout\,
	datad => \mainALU|ALT_INV_Mux153~5_combout\,
	dataf => \mainALU|ALT_INV_Mux153~4_combout\,
	combout => \mainALU|Mux153~6_combout\);

-- Location: LABCELL_X12_Y14_N33
\writeData[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[5]~5_combout\ = ( \controller|Jal~0_combout\ & ( \mainALU|Mux154~6_combout\ & ( \Add1~13_sumout\ ) ) ) # ( !\controller|Jal~0_combout\ & ( \mainALU|Mux154~6_combout\ & ( (!\controller|Equal10~0_combout\) # 
-- (\memory|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( \controller|Jal~0_combout\ & ( !\mainALU|Mux154~6_combout\ & ( \Add1~13_sumout\ ) ) ) # ( !\controller|Jal~0_combout\ & ( !\mainALU|Mux154~6_combout\ & ( (\controller|Equal10~0_combout\ & 
-- \memory|altsyncram_component|auto_generated|q_a\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001110101111101011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal10~0_combout\,
	datab => \ALT_INV_Add1~13_sumout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \controller|ALT_INV_Jal~0_combout\,
	dataf => \mainALU|ALT_INV_Mux154~6_combout\,
	combout => \writeData[5]~5_combout\);

-- Location: FF_X12_Y13_N53
\registers|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][5]~q\);

-- Location: LABCELL_X14_Y14_N51
\registers|Mux58~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~11_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][5]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # (\registers|registers[11][5]~q\) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[9][5]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & ((\registers|registers[8][5]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[10][5]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[9][5]~q\ & ( (\registers|registers[11][5]~q\ & 
-- \instructions|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\registers|registers[9][5]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|registers[8][5]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & (\registers|registers[10][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][5]~q\,
	datab => \registers|ALT_INV_registers[10][5]~q\,
	datac => \registers|ALT_INV_registers[8][5]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \registers|ALT_INV_registers[9][5]~q\,
	combout => \registers|Mux58~11_combout\);

-- Location: LABCELL_X16_Y14_N36
\registers|Mux58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux58~5_combout\ = ( \registers|Mux58~11_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (!\instructions|altsyncram_component|auto_generated|q_a\(20) & \instructions|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \registers|ALT_INV_Mux58~11_combout\,
	combout => \registers|Mux58~5_combout\);

-- Location: LABCELL_X16_Y14_N33
\ALUbaseInput[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[5]~6_combout\ = ( \registers|Mux58~9_combout\ & ( \registers|Mux58~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( !\registers|Mux58~9_combout\ & ( 
-- \registers|Mux58~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & (((\registers|Mux58~5_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(20))))) # (\controller|ALUsrc~0_combout\ & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( \registers|Mux58~9_combout\ & ( !\registers|Mux58~4_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( 
-- !\registers|Mux58~9_combout\ & ( !\registers|Mux58~4_combout\ & ( (!\controller|ALUsrc~0_combout\ & ((\registers|Mux58~5_combout\))) # (\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011101110111011101100011011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \registers|ALT_INV_Mux58~5_combout\,
	datae => \registers|ALT_INV_Mux58~9_combout\,
	dataf => \registers|ALT_INV_Mux58~4_combout\,
	combout => \ALUbaseInput[5]~6_combout\);

-- Location: MLABCELL_X23_Y17_N54
\mainALU|Mux154~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~5_combout\ = ( \registers|Mux26~8_combout\ & ( \mainALU|Add0~21_sumout\ & ( \mainALU|Mux155~5_combout\ ) ) ) # ( !\registers|Mux26~8_combout\ & ( \mainALU|Add0~21_sumout\ & ( ((\mainALU|Mux156~7_combout\ & !\ALUbaseInput[5]~6_combout\)) # 
-- (\mainALU|Mux155~5_combout\) ) ) ) # ( !\registers|Mux26~8_combout\ & ( !\mainALU|Add0~21_sumout\ & ( (\mainALU|Mux156~7_combout\ & !\ALUbaseInput[5]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux156~7_combout\,
	datac => \ALT_INV_ALUbaseInput[5]~6_combout\,
	datad => \mainALU|ALT_INV_Mux155~5_combout\,
	datae => \registers|ALT_INV_Mux26~8_combout\,
	dataf => \mainALU|ALT_INV_Add0~21_sumout\,
	combout => \mainALU|Mux154~5_combout\);

-- Location: LABCELL_X19_Y18_N21
\mainALU|Mux154~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux154~6_combout\ = ( \mainALU|Mux154~4_combout\ & ( (\mainALU|Mux156~6_combout\) # (\mainALU|Mux154~5_combout\) ) ) # ( !\mainALU|Mux154~4_combout\ & ( \mainALU|Mux154~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux154~5_combout\,
	datad => \mainALU|ALT_INV_Mux156~6_combout\,
	dataf => \mainALU|ALT_INV_Mux154~4_combout\,
	combout => \mainALU|Mux154~6_combout\);

-- Location: MLABCELL_X13_Y15_N51
\writeData[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[4]~4_combout\ = ( \mainALU|Mux155~14_combout\ & ( \Add1~9_sumout\ & ( (!\controller|Equal10~0_combout\) # ((\controller|Jal~0_combout\) # (\memory|altsyncram_component|auto_generated|q_a\(4))) ) ) ) # ( !\mainALU|Mux155~14_combout\ & ( 
-- \Add1~9_sumout\ & ( ((\controller|Equal10~0_combout\ & \memory|altsyncram_component|auto_generated|q_a\(4))) # (\controller|Jal~0_combout\) ) ) ) # ( \mainALU|Mux155~14_combout\ & ( !\Add1~9_sumout\ & ( (!\controller|Jal~0_combout\ & 
-- ((!\controller|Equal10~0_combout\) # (\memory|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( !\mainALU|Mux155~14_combout\ & ( !\Add1~9_sumout\ & ( (\controller|Equal10~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(4) & 
-- !\controller|Jal~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000101011110000000000000101111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Equal10~0_combout\,
	datac => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \controller|ALT_INV_Jal~0_combout\,
	datae => \mainALU|ALT_INV_Mux155~14_combout\,
	dataf => \ALT_INV_Add1~9_sumout\,
	combout => \writeData[4]~4_combout\);

-- Location: LABCELL_X12_Y15_N12
\registers|registers[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[14][4]~feeder_combout\ = ( \writeData[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[4]~4_combout\,
	combout => \registers|registers[14][4]~feeder_combout\);

-- Location: FF_X12_Y15_N14
\registers|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[14][4]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][4]~q\);

-- Location: LABCELL_X19_Y18_N9
\registers|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][4]~q\ & ( (\registers|registers[14][4]~q\) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][4]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[12][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[13][4]~q\)) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[15][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & \registers|registers[14][4]~q\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[15][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[12][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[13][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_registers[14][4]~q\,
	datac => \registers|ALT_INV_registers[13][4]~q\,
	datad => \registers|ALT_INV_registers[12][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_registers[15][4]~q\,
	combout => \registers|Mux27~5_combout\);

-- Location: LABCELL_X19_Y20_N24
\registers|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][4]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[6][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[7][4]~q\)) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][4]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21)) # (\registers|registers[4][4]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[5][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[6][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[7][4]~q\)) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\registers|registers[5][4]~q\ & ( (\registers|registers[4][4]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[7][4]~q\,
	datab => \registers|ALT_INV_registers[4][4]~q\,
	datac => \registers|ALT_INV_registers[6][4]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \registers|ALT_INV_registers[5][4]~q\,
	combout => \registers|Mux27~6_combout\);

-- Location: MLABCELL_X13_Y20_N21
\registers|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][4]~q\,
	datab => \registers|ALT_INV_registers[0][4]~q\,
	datac => \registers|ALT_INV_registers[3][4]~q\,
	datad => \registers|ALT_INV_registers[2][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux27~7_combout\);

-- Location: MLABCELL_X18_Y20_N15
\registers|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~10_combout\ = ( \registers|Mux27~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux27~6_combout\)) ) ) # ( 
-- !\registers|Mux27~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux27~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000100110001001100010011010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux27~6_combout\,
	dataf => \registers|ALT_INV_Mux27~7_combout\,
	combout => \registers|Mux27~10_combout\);

-- Location: LABCELL_X16_Y18_N27
\registers|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~0_combout\ = ( \registers|registers[20][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[28][4]~q\) ) ) ) # ( 
-- !\registers|registers[20][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|registers[28][4]~q\) ) ) ) # ( \registers|registers[20][4]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[16][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & 
-- (\registers|registers[24][4]~q\)) ) ) ) # ( !\registers|registers[20][4]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[16][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[24][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \registers|ALT_INV_registers[28][4]~q\,
	datac => \registers|ALT_INV_registers[24][4]~q\,
	datad => \registers|ALT_INV_registers[16][4]~q\,
	datae => \registers|ALT_INV_registers[20][4]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux27~0_combout\);

-- Location: LABCELL_X16_Y18_N42
\registers|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[19][4]~q\,
	datab => \registers|ALT_INV_registers[31][4]~q\,
	datac => \registers|ALT_INV_registers[27][4]~q\,
	datad => \registers|ALT_INV_registers[23][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux27~3_combout\);

-- Location: LABCELL_X16_Y19_N21
\registers|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][4]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][4]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][4]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[26][4]~q\,
	datab => \registers|ALT_INV_registers[22][4]~q\,
	datac => \registers|ALT_INV_registers[18][4]~q\,
	datad => \registers|ALT_INV_registers[30][4]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux27~2_combout\);

-- Location: LABCELL_X19_Y14_N12
\registers|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~1_combout\ = ( \registers|registers[25][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[29][4]~q\) ) ) ) # ( 
-- !\registers|registers[25][4]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( (\instructions|altsyncram_component|auto_generated|q_a\(23) & \registers|registers[29][4]~q\) ) ) ) # ( \registers|registers[25][4]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[17][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- (\registers|registers[21][4]~q\)) ) ) ) # ( !\registers|registers[25][4]~q\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[17][4]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[21][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][4]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \registers|ALT_INV_registers[17][4]~q\,
	datad => \registers|ALT_INV_registers[29][4]~q\,
	datae => \registers|ALT_INV_registers[25][4]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux27~1_combout\);

-- Location: LABCELL_X16_Y18_N12
\registers|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~9_combout\ = ( \registers|Mux27~2_combout\ & ( \registers|Mux27~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|Mux27~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((\registers|Mux27~3_combout\)))) ) ) ) # ( 
-- !\registers|Mux27~2_combout\ & ( \registers|Mux27~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux27~0_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((\registers|Mux27~3_combout\)))) ) ) ) # ( \registers|Mux27~2_combout\ & ( !\registers|Mux27~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\registers|Mux27~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux27~3_combout\)))) ) ) ) # ( !\registers|Mux27~2_combout\ & ( !\registers|Mux27~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux27~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux27~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_Mux27~0_combout\,
	datad => \registers|ALT_INV_Mux27~3_combout\,
	datae => \registers|ALT_INV_Mux27~2_combout\,
	dataf => \registers|ALT_INV_Mux27~1_combout\,
	combout => \registers|Mux27~9_combout\);

-- Location: LABCELL_X19_Y18_N48
\registers|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~4_combout\ = ( \registers|registers[8][4]~q\ & ( \registers|registers[10][4]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[9][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[11][4]~q\))) ) ) ) # ( !\registers|registers[8][4]~q\ & ( \registers|registers[10][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[9][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[11][4]~q\)))) ) ) ) # ( \registers|registers[8][4]~q\ & ( !\registers|registers[10][4]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (!\instructions|altsyncram_component|auto_generated|q_a\(22))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[9][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[11][4]~q\)))) ) ) ) # ( !\registers|registers[8][4]~q\ & ( !\registers|registers[10][4]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[9][4]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (\registers|registers[11][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \registers|ALT_INV_registers[11][4]~q\,
	datad => \registers|ALT_INV_registers[9][4]~q\,
	datae => \registers|ALT_INV_registers[8][4]~q\,
	dataf => \registers|ALT_INV_registers[10][4]~q\,
	combout => \registers|Mux27~4_combout\);

-- Location: LABCELL_X19_Y18_N39
\registers|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux27~8_combout\ = ( \registers|Mux27~9_combout\ & ( \registers|Mux27~4_combout\ & ( (((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux27~5_combout\)) # (\registers|Mux27~10_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\registers|Mux27~9_combout\ & ( \registers|Mux27~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux27~5_combout\)) # (\registers|Mux27~10_combout\))) ) ) ) # ( \registers|Mux27~9_combout\ & ( !\registers|Mux27~4_combout\ & ( 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux27~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux27~5_combout\ & !\registers|Mux27~10_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\registers|Mux27~9_combout\ & ( !\registers|Mux27~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux27~10_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|Mux27~5_combout\ & !\registers|Mux27~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001000010101111101110100000010101010100101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux27~5_combout\,
	datad => \registers|ALT_INV_Mux27~10_combout\,
	datae => \registers|ALT_INV_Mux27~9_combout\,
	dataf => \registers|ALT_INV_Mux27~4_combout\,
	combout => \registers|Mux27~8_combout\);

-- Location: LABCELL_X17_Y17_N9
\mainALU|Mux155~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~13_combout\ = ( \mainALU|Mux155~11_combout\ & ( \mainALU|Mux156~7_combout\ & ( (!\mainALU|Mux155~12_combout\ & (!\registers|Mux27~8_combout\ $ (!\ALUbaseInput[4]~21_combout\))) ) ) ) # ( !\mainALU|Mux155~11_combout\ & ( 
-- \mainALU|Mux156~7_combout\ & ( (!\mainALU|Mux155~12_combout\ & ((\ALUbaseInput[4]~21_combout\) # (\registers|Mux27~8_combout\))) ) ) ) # ( \mainALU|Mux155~11_combout\ & ( !\mainALU|Mux156~7_combout\ & ( (!\registers|Mux27~8_combout\ & 
-- ((!\mainALU|Mux155~12_combout\) # (!\ALUbaseInput[4]~21_combout\))) # (\registers|Mux27~8_combout\ & (!\mainALU|Mux155~12_combout\ & !\ALUbaseInput[4]~21_combout\)) ) ) ) # ( !\mainALU|Mux155~11_combout\ & ( !\mainALU|Mux156~7_combout\ & ( 
-- (!\mainALU|Mux155~12_combout\) # ((!\registers|Mux27~8_combout\ & !\ALUbaseInput[4]~21_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000111110101010000001010000111100000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux27~8_combout\,
	datac => \mainALU|ALT_INV_Mux155~12_combout\,
	datad => \ALT_INV_ALUbaseInput[4]~21_combout\,
	datae => \mainALU|ALT_INV_Mux155~11_combout\,
	dataf => \mainALU|ALT_INV_Mux156~7_combout\,
	combout => \mainALU|Mux155~13_combout\);

-- Location: LABCELL_X17_Y19_N15
\mainALU|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~1_combout\ = ( \ALUbaseInput[1]~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(10) & !\instructions|altsyncram_component|auto_generated|q_a\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_ALUbaseInput[1]~1_combout\,
	combout => \mainALU|Mux0~1_combout\);

-- Location: MLABCELL_X18_Y19_N12
\mainALU|Mux155~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~8_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(6) & ( \mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~3_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~1_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( \mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7)) # 
-- (\mainALU|Mux0~0_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(6) & ( !\mainALU|Mux0~4_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~3_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~1_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( !\mainALU|Mux0~4_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- \mainALU|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux0~0_combout\,
	datad => \mainALU|ALT_INV_Mux0~1_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \mainALU|ALT_INV_Mux0~4_combout\,
	combout => \mainALU|Mux155~8_combout\);

-- Location: LABCELL_X17_Y18_N30
\mainALU|Mux64~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~2_combout\ = ( !\registers|Mux28~8_combout\ & ( (!\registers|Mux27~8_combout\ & (\ALUbaseInput[1]~1_combout\ & !\registers|Mux29~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registers|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_ALUbaseInput[1]~1_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~2_combout\);

-- Location: LABCELL_X20_Y16_N48
\mainALU|Mux155~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~6_combout\ = ( \mainALU|Mux64~4_combout\ & ( \mainALU|Mux64~5_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~1_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~2_combout\))) ) ) 
-- ) # ( !\mainALU|Mux64~4_combout\ & ( \mainALU|Mux64~5_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~1_combout\)))) # (\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux64~2_combout\))) ) ) ) # ( \mainALU|Mux64~4_combout\ & ( !\mainALU|Mux64~5_combout\ & ( (!\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~1_combout\)))) # (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~2_combout\)))) ) ) ) # ( !\mainALU|Mux64~4_combout\ & ( !\mainALU|Mux64~5_combout\ & ( (\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~1_combout\))) # 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~2_combout\,
	datad => \mainALU|ALT_INV_Mux64~1_combout\,
	datae => \mainALU|ALT_INV_Mux64~4_combout\,
	dataf => \mainALU|ALT_INV_Mux64~5_combout\,
	combout => \mainALU|Mux155~6_combout\);

-- Location: LABCELL_X19_Y17_N24
\mainALU|Mux127~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~15_combout\ = ( \mainALU|Mux127~6_combout\ & ( \mainALU|Mux127~10_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux29~8_combout\ & (\mainALU|Mux127~8_combout\)) # (\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~14_combout\)))) ) ) ) # ( !\mainALU|Mux127~6_combout\ & ( \mainALU|Mux127~10_combout\ & ( (!\registers|Mux29~8_combout\ & (\mainALU|Mux127~8_combout\ & ((\registers|Mux30~8_combout\)))) # (\registers|Mux29~8_combout\ & 
-- (((!\registers|Mux30~8_combout\) # (\mainALU|Mux127~14_combout\)))) ) ) ) # ( \mainALU|Mux127~6_combout\ & ( !\mainALU|Mux127~10_combout\ & ( (!\registers|Mux29~8_combout\ & (((!\registers|Mux30~8_combout\)) # (\mainALU|Mux127~8_combout\))) # 
-- (\registers|Mux29~8_combout\ & (((\mainALU|Mux127~14_combout\ & \registers|Mux30~8_combout\)))) ) ) ) # ( !\mainALU|Mux127~6_combout\ & ( !\mainALU|Mux127~10_combout\ & ( (\registers|Mux30~8_combout\ & ((!\registers|Mux29~8_combout\ & 
-- (\mainALU|Mux127~8_combout\)) # (\registers|Mux29~8_combout\ & ((\mainALU|Mux127~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux127~8_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Mux127~14_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux127~6_combout\,
	dataf => \mainALU|ALT_INV_Mux127~10_combout\,
	combout => \mainALU|Mux127~15_combout\);

-- Location: LABCELL_X19_Y17_N57
\mainALU|Mux155~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~7_combout\ = ( \mainALU|Mux127~15_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux155~6_combout\)))) # (\controller|ALUControl[0]~1_combout\ & ((!\registers|Mux31~8_combout\) # ((\mainALU|Mux127~17_combout\)))) ) ) # ( 
-- !\mainALU|Mux127~15_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux155~6_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (\registers|Mux31~8_combout\ & (\mainALU|Mux127~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~17_combout\,
	datad => \mainALU|ALT_INV_Mux155~6_combout\,
	dataf => \mainALU|ALT_INV_Mux127~15_combout\,
	combout => \mainALU|Mux155~7_combout\);

-- Location: LABCELL_X20_Y18_N6
\mainALU|Mux63~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~16_combout\ = ( \mainALU|Mux63~6_combout\ & ( \mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~11_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~15_combout\))) ) ) ) # ( !\mainALU|Mux63~6_combout\ & ( \mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((\mainALU|Mux63~11_combout\ 
-- & \instructions|altsyncram_component|auto_generated|q_a\(8))))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8))) # (\mainALU|Mux63~15_combout\))) ) ) ) # ( 
-- \mainALU|Mux63~6_combout\ & ( !\mainALU|Mux63~8_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (((!\instructions|altsyncram_component|auto_generated|q_a\(8)) # (\mainALU|Mux63~11_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~15_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\mainALU|Mux63~6_combout\ & ( !\mainALU|Mux63~8_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~11_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~15_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \mainALU|ALT_INV_Mux63~15_combout\,
	datac => \mainALU|ALT_INV_Mux63~11_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \mainALU|ALT_INV_Mux63~6_combout\,
	dataf => \mainALU|ALT_INV_Mux63~8_combout\,
	combout => \mainALU|Mux63~16_combout\);

-- Location: LABCELL_X19_Y17_N48
\mainALU|Mux155~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~9_combout\ = ( \mainALU|Mux63~18_combout\ & ( \mainALU|Mux63~16_combout\ & ( ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux155~7_combout\))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~8_combout\))) # (\mainALU|Mux155~4_combout\) ) ) 
-- ) # ( !\mainALU|Mux63~18_combout\ & ( \mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~7_combout\)) # (\mainALU|Mux155~4_combout\))) # (\mainALU|Mux155~3_combout\ & (!\mainALU|Mux155~4_combout\ & 
-- (\mainALU|Mux155~8_combout\))) ) ) ) # ( \mainALU|Mux63~18_combout\ & ( !\mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~3_combout\ & (!\mainALU|Mux155~4_combout\ & ((\mainALU|Mux155~7_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- (((\mainALU|Mux155~8_combout\)) # (\mainALU|Mux155~4_combout\))) ) ) ) # ( !\mainALU|Mux63~18_combout\ & ( !\mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~4_combout\ & ((!\mainALU|Mux155~3_combout\ & ((\mainALU|Mux155~7_combout\))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux155~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux155~4_combout\,
	datac => \mainALU|ALT_INV_Mux155~8_combout\,
	datad => \mainALU|ALT_INV_Mux155~7_combout\,
	datae => \mainALU|ALT_INV_Mux63~18_combout\,
	dataf => \mainALU|ALT_INV_Mux63~16_combout\,
	combout => \mainALU|Mux155~9_combout\);

-- Location: LABCELL_X21_Y17_N3
\mainALU|Mux155~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux155~14_combout\ = ( \mainALU|Mux155~9_combout\ & ( ((!\mainALU|Mux155~13_combout\) # ((\mainALU|Mux155~5_combout\ & \mainALU|Add0~17_sumout\))) # (\mainALU|Mux155~10_combout\) ) ) # ( !\mainALU|Mux155~9_combout\ & ( 
-- (!\mainALU|Mux155~13_combout\) # ((\mainALU|Mux155~5_combout\ & \mainALU|Add0~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110011111101111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~5_combout\,
	datab => \mainALU|ALT_INV_Mux155~10_combout\,
	datac => \mainALU|ALT_INV_Mux155~13_combout\,
	datad => \mainALU|ALT_INV_Add0~17_sumout\,
	dataf => \mainALU|ALT_INV_Mux155~9_combout\,
	combout => \mainALU|Mux155~14_combout\);

-- Location: LABCELL_X14_Y20_N9
\writeData[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[3]~3_combout\ = ( \mainALU|Mux156~9_combout\ & ( (!\controller|Jal~0_combout\ & (((!\controller|Equal10~0_combout\)) # (\memory|altsyncram_component|auto_generated|q_a\(3)))) # (\controller|Jal~0_combout\ & (((\Add1~5_sumout\)))) ) ) # ( 
-- !\mainALU|Mux156~9_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(3) & ((\controller|Equal10~0_combout\)))) # (\controller|Jal~0_combout\ & (((\Add1~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110101111001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \ALT_INV_Add1~5_sumout\,
	datad => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux156~9_combout\,
	combout => \writeData[3]~3_combout\);

-- Location: MLABCELL_X9_Y19_N54
\registers|registers[30][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|registers[30][3]~feeder_combout\ = ( \writeData[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_writeData[3]~3_combout\,
	combout => \registers|registers[30][3]~feeder_combout\);

-- Location: FF_X9_Y19_N56
\registers|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \registers|registers[30][3]~feeder_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \registers|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[30][3]~q\);

-- Location: LABCELL_X17_Y21_N36
\registers|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~2_combout\ = ( \registers|registers[18][3]~q\ & ( \registers|registers[22][3]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\registers|registers[26][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][3]~q\))) ) ) ) # ( !\registers|registers[18][3]~q\ & ( \registers|registers[22][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\registers|registers[26][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][3]~q\)))) ) ) ) # ( \registers|registers[18][3]~q\ & ( !\registers|registers[22][3]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(19) & (((!\instructions|altsyncram_component|auto_generated|q_a\(18))))) # (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\registers|registers[26][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][3]~q\)))) ) ) ) # ( !\registers|registers[18][3]~q\ & ( !\registers|registers[22][3]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(19) & ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[26][3]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- (\registers|registers[30][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][3]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[26][3]~q\,
	datae => \registers|ALT_INV_registers[18][3]~q\,
	dataf => \registers|ALT_INV_registers[22][3]~q\,
	combout => \registers|Mux60~2_combout\);

-- Location: LABCELL_X19_Y22_N48
\registers|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][3]~q\,
	datab => \registers|ALT_INV_registers[23][3]~q\,
	datac => \registers|ALT_INV_registers[19][3]~q\,
	datad => \registers|ALT_INV_registers[31][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux60~3_combout\);

-- Location: MLABCELL_X18_Y21_N12
\registers|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[29][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[21][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[25][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[21][3]~q\,
	datab => \registers|ALT_INV_registers[29][3]~q\,
	datac => \registers|ALT_INV_registers[25][3]~q\,
	datad => \registers|ALT_INV_registers[17][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux60~1_combout\);

-- Location: LABCELL_X14_Y20_N3
\registers|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[28][3]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[24][3]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[20][3]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][3]~q\,
	datab => \registers|ALT_INV_registers[20][3]~q\,
	datac => \registers|ALT_INV_registers[24][3]~q\,
	datad => \registers|ALT_INV_registers[28][3]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux60~0_combout\);

-- Location: MLABCELL_X18_Y19_N18
\registers|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux60~4_combout\ = ( \registers|Mux60~1_combout\ & ( \registers|Mux60~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux60~2_combout\)) 
-- # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux60~3_combout\)))) ) ) ) # ( !\registers|Mux60~1_combout\ & ( \registers|Mux60~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux60~2_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\registers|Mux60~3_combout\)))) ) ) ) # ( \registers|Mux60~1_combout\ & ( !\registers|Mux60~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\instructions|altsyncram_component|auto_generated|q_a\(17) & 
-- (\registers|Mux60~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((\registers|Mux60~3_combout\)))) ) ) ) # ( !\registers|Mux60~1_combout\ & ( 
-- !\registers|Mux60~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux60~2_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux60~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_Mux60~2_combout\,
	datad => \registers|ALT_INV_Mux60~3_combout\,
	datae => \registers|ALT_INV_Mux60~1_combout\,
	dataf => \registers|ALT_INV_Mux60~0_combout\,
	combout => \registers|Mux60~4_combout\);

-- Location: MLABCELL_X18_Y19_N30
\ALUbaseInput[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[3]~10_combout\ = ( \registers|Mux60~5_combout\ & ( \registers|Mux60~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( !\registers|Mux60~5_combout\ & ( 
-- \registers|Mux60~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( \registers|Mux60~5_combout\ & ( !\registers|Mux60~9_combout\ & ( (!\controller|ALUsrc~0_combout\) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( !\registers|Mux60~5_combout\ & ( !\registers|Mux60~9_combout\ & ( (!\controller|ALUsrc~0_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- (\registers|Mux60~4_combout\))) # (\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUsrc~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux60~4_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \registers|ALT_INV_Mux60~5_combout\,
	dataf => \registers|ALT_INV_Mux60~9_combout\,
	combout => \ALUbaseInput[3]~10_combout\);

-- Location: LABCELL_X20_Y22_N27
\mainALU|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux0~2_combout\ = ( \ALUbaseInput[0]~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(10) & (!\instructions|altsyncram_component|auto_generated|q_a\(8) & !\instructions|altsyncram_component|auto_generated|q_a\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_ALUbaseInput[0]~0_combout\,
	combout => \mainALU|Mux0~2_combout\);

-- Location: LABCELL_X16_Y19_N6
\mainALU|Mux156~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux0~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~2_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( \mainALU|Mux0~0_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(6)) # 
-- (\mainALU|Mux0~3_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(7) & ( !\mainALU|Mux0~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(6) & (\mainALU|Mux0~1_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(6) & ((\mainALU|Mux0~2_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(7) & ( !\mainALU|Mux0~0_combout\ & ( (\mainALU|Mux0~3_combout\ & 
-- !\instructions|altsyncram_component|auto_generated|q_a\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux0~3_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux0~1_combout\,
	datad => \mainALU|ALT_INV_Mux0~2_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \mainALU|ALT_INV_Mux0~0_combout\,
	combout => \mainALU|Mux156~3_combout\);

-- Location: MLABCELL_X18_Y15_N30
\mainALU|Mux63~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux63~14_combout\ = ( \mainALU|Mux63~13_combout\ & ( \mainALU|Mux63~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux63~1_combout\)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~3_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\mainALU|Mux63~13_combout\ & ( \mainALU|Mux63~2_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(8) & ((!\instructions|altsyncram_component|auto_generated|q_a\(7)) # ((\mainALU|Mux63~1_combout\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~3_combout\)))) ) ) ) # ( \mainALU|Mux63~13_combout\ & ( !\mainALU|Mux63~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(8) & (((\mainALU|Mux63~3_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) 
-- # ( !\mainALU|Mux63~13_combout\ & ( !\mainALU|Mux63~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(8) & (\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux63~1_combout\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(8) & (!\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux63~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \mainALU|ALT_INV_Mux63~1_combout\,
	datad => \mainALU|ALT_INV_Mux63~3_combout\,
	datae => \mainALU|ALT_INV_Mux63~13_combout\,
	dataf => \mainALU|ALT_INV_Mux63~2_combout\,
	combout => \mainALU|Mux63~14_combout\);

-- Location: LABCELL_X19_Y17_N30
\mainALU|Mux127~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux127~13_combout\ = ( \registers|Mux30~8_combout\ & ( \mainALU|Mux127~2_combout\ & ( (!\registers|Mux29~8_combout\ & ((\mainALU|Mux127~1_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~12_combout\)) ) ) ) # ( 
-- !\registers|Mux30~8_combout\ & ( \mainALU|Mux127~2_combout\ & ( (!\registers|Mux29~8_combout\) # (\mainALU|Mux127~3_combout\) ) ) ) # ( \registers|Mux30~8_combout\ & ( !\mainALU|Mux127~2_combout\ & ( (!\registers|Mux29~8_combout\ & 
-- ((\mainALU|Mux127~1_combout\))) # (\registers|Mux29~8_combout\ & (\mainALU|Mux127~12_combout\)) ) ) ) # ( !\registers|Mux30~8_combout\ & ( !\mainALU|Mux127~2_combout\ & ( (\registers|Mux29~8_combout\ & \mainALU|Mux127~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \mainALU|ALT_INV_Mux127~12_combout\,
	datac => \mainALU|ALT_INV_Mux127~1_combout\,
	datad => \mainALU|ALT_INV_Mux127~3_combout\,
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \mainALU|ALT_INV_Mux127~2_combout\,
	combout => \mainALU|Mux127~13_combout\);

-- Location: LABCELL_X17_Y18_N33
\mainALU|Mux64~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux64~3_combout\ = ( !\registers|Mux28~8_combout\ & ( (\ALUbaseInput[0]~0_combout\ & (!\registers|Mux27~8_combout\ & !\registers|Mux29~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[0]~0_combout\,
	datac => \registers|ALT_INV_Mux27~8_combout\,
	datad => \registers|ALT_INV_Mux29~8_combout\,
	dataf => \registers|ALT_INV_Mux28~8_combout\,
	combout => \mainALU|Mux64~3_combout\);

-- Location: LABCELL_X17_Y18_N48
\mainALU|Mux156~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~1_combout\ = ( \mainALU|Mux64~1_combout\ & ( \mainALU|Mux64~4_combout\ & ( (!\registers|Mux30~8_combout\) # ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~2_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux64~3_combout\))) ) ) 
-- ) # ( !\mainALU|Mux64~1_combout\ & ( \mainALU|Mux64~4_combout\ & ( (!\registers|Mux31~8_combout\ & ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~2_combout\)))) # (\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & 
-- (\mainALU|Mux64~3_combout\))) ) ) ) # ( \mainALU|Mux64~1_combout\ & ( !\mainALU|Mux64~4_combout\ & ( (!\registers|Mux31~8_combout\ & (\registers|Mux30~8_combout\ & ((\mainALU|Mux64~2_combout\)))) # (\registers|Mux31~8_combout\ & 
-- ((!\registers|Mux30~8_combout\) # ((\mainALU|Mux64~3_combout\)))) ) ) ) # ( !\mainALU|Mux64~1_combout\ & ( !\mainALU|Mux64~4_combout\ & ( (\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux64~2_combout\))) # 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \registers|ALT_INV_Mux30~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~3_combout\,
	datad => \mainALU|ALT_INV_Mux64~2_combout\,
	datae => \mainALU|ALT_INV_Mux64~1_combout\,
	dataf => \mainALU|ALT_INV_Mux64~4_combout\,
	combout => \mainALU|Mux156~1_combout\);

-- Location: LABCELL_X19_Y17_N54
\mainALU|Mux156~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~2_combout\ = ( \mainALU|Mux127~15_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux156~1_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux127~13_combout\)) # (\registers|Mux31~8_combout\))) ) ) # ( 
-- !\mainALU|Mux127~15_combout\ & ( (!\controller|ALUControl[0]~1_combout\ & (((\mainALU|Mux156~1_combout\)))) # (\controller|ALUControl[0]~1_combout\ & (!\registers|Mux31~8_combout\ & (\mainALU|Mux127~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datab => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datac => \mainALU|ALT_INV_Mux127~13_combout\,
	datad => \mainALU|ALT_INV_Mux156~1_combout\,
	dataf => \mainALU|ALT_INV_Mux127~15_combout\,
	combout => \mainALU|Mux156~2_combout\);

-- Location: LABCELL_X19_Y17_N12
\mainALU|Mux156~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~4_combout\ = ( \mainALU|Mux156~2_combout\ & ( \mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\) # (\mainALU|Mux63~14_combout\)))) # (\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\)) # 
-- (\mainALU|Mux156~3_combout\))) ) ) ) # ( !\mainALU|Mux156~2_combout\ & ( \mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\ & \mainALU|Mux63~14_combout\)))) # (\mainALU|Mux155~3_combout\ & 
-- (((\mainALU|Mux155~4_combout\)) # (\mainALU|Mux156~3_combout\))) ) ) ) # ( \mainALU|Mux156~2_combout\ & ( !\mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((!\mainALU|Mux155~4_combout\) # (\mainALU|Mux63~14_combout\)))) # 
-- (\mainALU|Mux155~3_combout\ & (\mainALU|Mux156~3_combout\ & (!\mainALU|Mux155~4_combout\))) ) ) ) # ( !\mainALU|Mux156~2_combout\ & ( !\mainALU|Mux63~16_combout\ & ( (!\mainALU|Mux155~3_combout\ & (((\mainALU|Mux155~4_combout\ & 
-- \mainALU|Mux63~14_combout\)))) # (\mainALU|Mux155~3_combout\ & (\mainALU|Mux156~3_combout\ & (!\mainALU|Mux155~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~3_combout\,
	datab => \mainALU|ALT_INV_Mux156~3_combout\,
	datac => \mainALU|ALT_INV_Mux155~4_combout\,
	datad => \mainALU|ALT_INV_Mux63~14_combout\,
	datae => \mainALU|ALT_INV_Mux156~2_combout\,
	dataf => \mainALU|ALT_INV_Mux63~16_combout\,
	combout => \mainALU|Mux156~4_combout\);

-- Location: LABCELL_X19_Y17_N0
\mainALU|Mux156~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~5_combout\ = ( \registers|Mux28~8_combout\ & ( \mainALU|Mux156~4_combout\ & ( ((!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~1_combout\ & (\ALUbaseInput[3]~10_combout\))) # (\mainALU|Mux155~2_combout\) 
-- ) ) ) # ( !\registers|Mux28~8_combout\ & ( \mainALU|Mux156~4_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~2_combout\ & (\ALUbaseInput[3]~10_combout\)))) # 
-- (\mainALU|Mux155~1_combout\ & (((\mainALU|Mux155~2_combout\)))) ) ) ) # ( \registers|Mux28~8_combout\ & ( !\mainALU|Mux156~4_combout\ & ( (!\mainALU|Mux155~1_combout\ & (((!\mainALU|Mux156~0_combout\) # (\mainALU|Mux155~2_combout\)))) # 
-- (\mainALU|Mux155~1_combout\ & (\ALUbaseInput[3]~10_combout\ & ((!\mainALU|Mux155~2_combout\)))) ) ) ) # ( !\registers|Mux28~8_combout\ & ( !\mainALU|Mux156~4_combout\ & ( (!\mainALU|Mux155~1_combout\ & ((!\mainALU|Mux155~2_combout\ & 
-- ((!\mainALU|Mux156~0_combout\))) # (\mainALU|Mux155~2_combout\ & (\ALUbaseInput[3]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001010000110001011111000011000000010111111100010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[3]~10_combout\,
	datab => \mainALU|ALT_INV_Mux156~0_combout\,
	datac => \mainALU|ALT_INV_Mux155~1_combout\,
	datad => \mainALU|ALT_INV_Mux155~2_combout\,
	datae => \registers|ALT_INV_Mux28~8_combout\,
	dataf => \mainALU|ALT_INV_Mux156~4_combout\,
	combout => \mainALU|Mux156~5_combout\);

-- Location: LABCELL_X19_Y17_N45
\mainALU|Mux156~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux156~9_combout\ = ( \mainALU|Mux156~8_combout\ ) # ( !\mainALU|Mux156~8_combout\ & ( (\mainALU|Mux156~6_combout\ & \mainALU|Mux156~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mainALU|ALT_INV_Mux156~6_combout\,
	datad => \mainALU|ALT_INV_Mux156~5_combout\,
	dataf => \mainALU|ALT_INV_Mux156~8_combout\,
	combout => \mainALU|Mux156~9_combout\);

-- Location: LABCELL_X24_Y13_N54
\pcAddr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[1]~1_combout\ = ( \registers|Mux30~8_combout\ & ( \controller|Jr~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \registers|ALT_INV_Mux30~8_combout\,
	dataf => \controller|ALT_INV_Jr~1_combout\,
	combout => \pcAddr[1]~1_combout\);

-- Location: FF_X24_Y13_N56
\program_counter|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \isJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(1));

-- Location: LABCELL_X19_Y12_N54
\writeData[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[1]~1_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux158~3_combout\ & ( (!\controller|Jal~0_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(1))) # (\controller|Jal~0_combout\ & ((\program_counter|q\(1)))) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux158~3_combout\ & ( (\controller|Jal~0_combout\ & \program_counter|q\(1)) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux158~3_combout\ & ( (!\controller|Jal~0_combout\ & 
-- (\memory|altsyncram_component|auto_generated|q_a\(1))) # (\controller|Jal~0_combout\ & ((\program_counter|q\(1)))) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux158~3_combout\ & ( (!\controller|Jal~0_combout\) # (\program_counter|q\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001110100011100000011000000110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \controller|ALT_INV_Jal~0_combout\,
	datac => \program_counter|ALT_INV_q\(1),
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux158~3_combout\,
	combout => \writeData[1]~1_combout\);

-- Location: FF_X17_Y18_N44
\registers|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[1]~1_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[2][1]~q\);

-- Location: LABCELL_X17_Y18_N45
\registers|Mux62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~8_combout\ = ( \registers|registers[0][1]~q\ & ( \registers|registers[1][1]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- (\registers|registers[2][1]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[3][1]~q\)))) ) ) ) # ( !\registers|registers[0][1]~q\ & ( \registers|registers[1][1]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (\registers|registers[2][1]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[3][1]~q\))))) ) ) ) # ( \registers|registers[0][1]~q\ & ( !\registers|registers[1][1]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (((!\instructions|altsyncram_component|auto_generated|q_a\(16))))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) 
-- & (\registers|registers[2][1]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|registers[3][1]~q\))))) ) ) ) # ( !\registers|registers[0][1]~q\ & ( !\registers|registers[1][1]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|registers[2][1]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|registers[3][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[2][1]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \registers|ALT_INV_registers[3][1]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \registers|ALT_INV_registers[0][1]~q\,
	dataf => \registers|ALT_INV_registers[1][1]~q\,
	combout => \registers|Mux62~8_combout\);

-- Location: MLABCELL_X23_Y15_N9
\registers|Mux62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[7][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[5][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \registers|registers[6][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \registers|registers[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[5][1]~q\,
	datab => \registers|ALT_INV_registers[7][1]~q\,
	datac => \registers|ALT_INV_registers[4][1]~q\,
	datad => \registers|ALT_INV_registers[6][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \registers|Mux62~7_combout\);

-- Location: MLABCELL_X28_Y20_N21
\registers|Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[15][1]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( \instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[14][1]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(16) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( \registers|registers[13][1]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(16) & ( !\instructions|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \registers|registers[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][1]~q\,
	datab => \registers|ALT_INV_registers[13][1]~q\,
	datac => \registers|ALT_INV_registers[15][1]~q\,
	datad => \registers|ALT_INV_registers[12][1]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \registers|Mux62~6_combout\);

-- Location: LABCELL_X17_Y18_N54
\registers|Mux62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux62~9_combout\ = ( \registers|Mux62~7_combout\ & ( \registers|Mux62~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & (((\registers|Mux62~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\registers|Mux62~7_combout\ & ( \registers|Mux62~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux62~8_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(19))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\instructions|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( \registers|Mux62~7_combout\ & ( !\registers|Mux62~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(20) & ((\registers|Mux62~8_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\registers|Mux62~7_combout\ & ( !\registers|Mux62~6_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|Mux62~8_combout\ & (!\instructions|altsyncram_component|auto_generated|q_a\(19) & !\instructions|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000011100000000000000100101000000000111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \registers|ALT_INV_Mux62~8_combout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \registers|ALT_INV_Mux62~7_combout\,
	dataf => \registers|ALT_INV_Mux62~6_combout\,
	combout => \registers|Mux62~9_combout\);

-- Location: LABCELL_X17_Y18_N12
\ALUbaseInput[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALUbaseInput[1]~1_combout\ = ( \registers|Mux62~4_combout\ & ( \registers|Mux62~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( !\registers|Mux62~4_combout\ & ( 
-- \registers|Mux62~5_combout\ & ( (!\controller|ALUsrc~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( \registers|Mux62~4_combout\ & ( !\registers|Mux62~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & 
-- (((\registers|Mux62~9_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(20)))) # (\controller|ALUsrc~0_combout\ & (((\instructions|altsyncram_component|auto_generated|q_a\(1))))) ) ) ) # ( !\registers|Mux62~4_combout\ & ( 
-- !\registers|Mux62~5_combout\ & ( (!\controller|ALUsrc~0_combout\ & (\registers|Mux62~9_combout\)) # (\controller|ALUsrc~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010011000111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \controller|ALT_INV_ALUsrc~0_combout\,
	datac => \registers|ALT_INV_Mux62~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \registers|ALT_INV_Mux62~4_combout\,
	dataf => \registers|ALT_INV_Mux62~5_combout\,
	combout => \ALUbaseInput[1]~1_combout\);

-- Location: LABCELL_X21_Y17_N12
\mainALU|Mux157~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux157~0_combout\ = ( \mainALU|Add0~9_sumout\ & ( ((!\registers|Mux29~8_combout\ & !\ALUbaseInput[2]~25_combout\)) # (\controller|ALUControl[1]~6_combout\) ) ) # ( !\mainALU|Add0~9_sumout\ & ( (!\registers|Mux29~8_combout\ & 
-- (!\ALUbaseInput[2]~25_combout\ & !\controller|ALUControl[1]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000111111111010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datac => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datad => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \mainALU|ALT_INV_Add0~9_sumout\,
	combout => \mainALU|Mux157~0_combout\);

-- Location: LABCELL_X17_Y19_N42
\mainALU|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux29~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(6) & ( \mainALU|Mux0~1_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(7) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \mainALU|Mux0~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & ((\mainALU|Mux0~2_combout\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(6) & ( !\mainALU|Mux0~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(7) & (\mainALU|Mux0~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\mainALU|Mux0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000000000000110011000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mainALU|ALT_INV_Mux0~0_combout\,
	datac => \mainALU|ALT_INV_Mux0~2_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \mainALU|ALT_INV_Mux0~1_combout\,
	combout => \mainALU|Mux29~0_combout\);

-- Location: LABCELL_X20_Y16_N6
\mainALU|Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux93~0_combout\ = ( \mainALU|Mux64~3_combout\ & ( \mainALU|Mux64~1_combout\ & ( (!\registers|Mux31~8_combout\) # ((\mainALU|Mux64~2_combout\ & !\registers|Mux30~8_combout\)) ) ) ) # ( !\mainALU|Mux64~3_combout\ & ( \mainALU|Mux64~1_combout\ & ( 
-- (!\registers|Mux30~8_combout\ & ((!\registers|Mux31~8_combout\) # (\mainALU|Mux64~2_combout\))) ) ) ) # ( \mainALU|Mux64~3_combout\ & ( !\mainALU|Mux64~1_combout\ & ( (!\registers|Mux31~8_combout\ & ((\registers|Mux30~8_combout\))) # 
-- (\registers|Mux31~8_combout\ & (\mainALU|Mux64~2_combout\ & !\registers|Mux30~8_combout\)) ) ) ) # ( !\mainALU|Mux64~3_combout\ & ( !\mainALU|Mux64~1_combout\ & ( (\registers|Mux31~8_combout\ & (\mainALU|Mux64~2_combout\ & !\registers|Mux30~8_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001011010101010101111000000001010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux31~8_combout\,
	datac => \mainALU|ALT_INV_Mux64~2_combout\,
	datad => \registers|ALT_INV_Mux30~8_combout\,
	datae => \mainALU|ALT_INV_Mux64~3_combout\,
	dataf => \mainALU|ALT_INV_Mux64~1_combout\,
	combout => \mainALU|Mux93~0_combout\);

-- Location: LABCELL_X20_Y16_N54
\mainALU|Mux157~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux157~3_combout\ = ( !\controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (\registers|Mux29~8_combout\ & (\ALUbaseInput[2]~25_combout\))) # (\controller|ALUControl[3]~3_combout\ & ((((\mainALU|Mux29~0_combout\))))) 
-- ) ) # ( \controller|ALUControl[1]~6_combout\ & ( (!\controller|ALUControl[3]~3_combout\ & (((\mainALU|Add0~9_sumout\)))) # (\controller|ALUControl[3]~3_combout\ & ((((\mainALU|Mux93~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001010111000010100000101000000010010101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[3]~3_combout\,
	datab => \registers|ALT_INV_Mux29~8_combout\,
	datac => \mainALU|ALT_INV_Add0~9_sumout\,
	datad => \mainALU|ALT_INV_Mux29~0_combout\,
	datae => \controller|ALT_INV_ALUControl[1]~6_combout\,
	dataf => \mainALU|ALT_INV_Mux93~0_combout\,
	datag => \ALT_INV_ALUbaseInput[2]~25_combout\,
	combout => \mainALU|Mux157~3_combout\);

-- Location: LABCELL_X19_Y16_N6
\mainALU|Mux157~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux157~7_combout\ = ( !\controller|ALUControl[3]~3_combout\ & ( (((\registers|Mux29~8_combout\)) # (\controller|ALUControl[1]~6_combout\)) # (\ALUbaseInput[2]~25_combout\) ) ) # ( \controller|ALUControl[3]~3_combout\ & ( 
-- ((\controller|ALUControl[1]~6_combout\ & ((!\registers|Mux31~8_combout\ & ((\mainALU|Mux127~11_combout\))) # (\registers|Mux31~8_combout\ & (\mainALU|Mux127~13_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111111101111111000000000000001101111111011111110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUbaseInput[2]~25_combout\,
	datab => \controller|ALT_INV_ALUControl[1]~6_combout\,
	datac => \mainALU|ALT_INV_Mux127~13_combout\,
	datad => \registers|ALT_INV_Mux31~8_combout\,
	datae => \controller|ALT_INV_ALUControl[3]~3_combout\,
	dataf => \mainALU|ALT_INV_Mux127~11_combout\,
	datag => \registers|ALT_INV_Mux29~8_combout\,
	combout => \mainALU|Mux157~7_combout\);

-- Location: LABCELL_X19_Y16_N54
\mainALU|Mux157~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux157~1_combout\ = ( !\mainALU|Mux157~7_combout\ & ( (!\mainALU|Mux155~0_combout\) # ((!\instructions|altsyncram_component|auto_generated|q_a\(6) & (!\mainALU|Mux63~12_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\mainALU|Mux63~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111101010111110111110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mainALU|ALT_INV_Mux155~0_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mainALU|ALT_INV_Mux63~12_combout\,
	datad => \mainALU|ALT_INV_Mux63~14_combout\,
	dataf => \mainALU|ALT_INV_Mux157~7_combout\,
	combout => \mainALU|Mux157~1_combout\);

-- Location: LABCELL_X20_Y16_N12
\mainALU|Mux157~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mainALU|Mux157~2_combout\ = ( \mainALU|Mux157~3_combout\ & ( \mainALU|Mux157~1_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (((!\controller|ALUControl[0]~1_combout\)))) # (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux158~1_combout\) # 
-- ((!\controller|ALUControl[0]~1_combout\ & \mainALU|Mux157~0_combout\)))) ) ) ) # ( !\mainALU|Mux157~3_combout\ & ( \mainALU|Mux157~1_combout\ & ( (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux158~1_combout\) # 
-- ((!\controller|ALUControl[0]~1_combout\ & \mainALU|Mux157~0_combout\)))) ) ) ) # ( \mainALU|Mux157~3_combout\ & ( !\mainALU|Mux157~1_combout\ & ( (!\controller|ALUControl[2]~7_combout\) # ((!\mainALU|Mux158~1_combout\) # 
-- ((!\controller|ALUControl[0]~1_combout\ & \mainALU|Mux157~0_combout\))) ) ) ) # ( !\mainALU|Mux157~3_combout\ & ( !\mainALU|Mux157~1_combout\ & ( (!\controller|ALUControl[2]~7_combout\ & (((\controller|ALUControl[0]~1_combout\)))) # 
-- (\controller|ALUControl[2]~7_combout\ & ((!\mainALU|Mux158~1_combout\) # ((!\controller|ALUControl[0]~1_combout\ & \mainALU|Mux157~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111001011110111011101111111001000100010101001110010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_ALUControl[2]~7_combout\,
	datab => \mainALU|ALT_INV_Mux158~1_combout\,
	datac => \controller|ALT_INV_ALUControl[0]~1_combout\,
	datad => \mainALU|ALT_INV_Mux157~0_combout\,
	datae => \mainALU|ALT_INV_Mux157~3_combout\,
	dataf => \mainALU|ALT_INV_Mux157~1_combout\,
	combout => \mainALU|Mux157~2_combout\);

-- Location: LABCELL_X20_Y20_N42
\writeData[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[0]~0_combout\ = ( \controller|Jal~0_combout\ & ( \mainALU|Mux159~8_combout\ & ( \program_counter|q\(0) ) ) ) # ( !\controller|Jal~0_combout\ & ( \mainALU|Mux159~8_combout\ & ( (!\controller|Equal10~0_combout\) # 
-- (\memory|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( \controller|Jal~0_combout\ & ( !\mainALU|Mux159~8_combout\ & ( \program_counter|q\(0) ) ) ) # ( !\controller|Jal~0_combout\ & ( !\mainALU|Mux159~8_combout\ & ( 
-- (\memory|altsyncram_component|auto_generated|q_a\(0) & \controller|Equal10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110000111111111111001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \program_counter|ALT_INV_q\(0),
	datad => \controller|ALT_INV_Equal10~0_combout\,
	datae => \controller|ALT_INV_Jal~0_combout\,
	dataf => \mainALU|ALT_INV_Mux159~8_combout\,
	combout => \writeData[0]~0_combout\);

-- Location: FF_X19_Y22_N53
\registers|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[23][0]~q\);

-- Location: LABCELL_X19_Y22_N9
\registers|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[31][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[27][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[23][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[23][0]~q\,
	datab => \registers|ALT_INV_registers[31][0]~q\,
	datac => \registers|ALT_INV_registers[27][0]~q\,
	datad => \registers|ALT_INV_registers[19][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux63~3_combout\);

-- Location: LABCELL_X20_Y22_N3
\registers|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~2_combout\ = ( \registers|registers[18][0]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[26][0]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][0]~q\)) ) ) ) # ( !\registers|registers[18][0]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(18) & ((\registers|registers[26][0]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(18) & (\registers|registers[30][0]~q\)) ) ) ) # ( \registers|registers[18][0]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(18)) # (\registers|registers[22][0]~q\) ) ) ) # ( !\registers|registers[18][0]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( (\instructions|altsyncram_component|auto_generated|q_a\(18) & \registers|registers[22][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][0]~q\,
	datab => \registers|ALT_INV_registers[26][0]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \registers|ALT_INV_registers[22][0]~q\,
	datae => \registers|ALT_INV_registers[18][0]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux63~2_combout\);

-- Location: MLABCELL_X18_Y20_N21
\registers|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[29][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[25][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \registers|registers[21][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \registers|registers[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][0]~q\,
	datab => \registers|ALT_INV_registers[21][0]~q\,
	datac => \registers|ALT_INV_registers[17][0]~q\,
	datad => \registers|ALT_INV_registers[25][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \registers|Mux63~1_combout\);

-- Location: MLABCELL_X23_Y22_N45
\registers|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[28][0]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( \instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[20][0]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(19) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( \registers|registers[24][0]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(19) & ( !\instructions|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \registers|registers[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][0]~q\,
	datab => \registers|ALT_INV_registers[20][0]~q\,
	datac => \registers|ALT_INV_registers[16][0]~q\,
	datad => \registers|ALT_INV_registers[24][0]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \registers|Mux63~0_combout\);

-- Location: LABCELL_X20_Y22_N57
\registers|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~4_combout\ = ( \registers|Mux63~1_combout\ & ( \registers|Mux63~0_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(17)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux63~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux63~3_combout\))) ) ) ) # ( !\registers|Mux63~1_combout\ & ( \registers|Mux63~0_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (!\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux63~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux63~3_combout\)))) ) ) ) # ( \registers|Mux63~1_combout\ & ( !\registers|Mux63~0_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(17) & (\instructions|altsyncram_component|auto_generated|q_a\(16))) # (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\registers|Mux63~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux63~3_combout\)))) ) ) ) # ( !\registers|Mux63~1_combout\ & ( !\registers|Mux63~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(17) & ((!\instructions|altsyncram_component|auto_generated|q_a\(16) & ((\registers|Mux63~2_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(16) & (\registers|Mux63~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \registers|ALT_INV_Mux63~3_combout\,
	datad => \registers|ALT_INV_Mux63~2_combout\,
	datae => \registers|ALT_INV_Mux63~1_combout\,
	dataf => \registers|ALT_INV_Mux63~0_combout\,
	combout => \registers|Mux63~4_combout\);

-- Location: LABCELL_X20_Y22_N24
\registers|Mux63~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux63~10_combout\ = ( \registers|Mux63~9_combout\ ) # ( !\registers|Mux63~9_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(20) & \registers|Mux63~4_combout\)) # (\registers|Mux63~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \registers|ALT_INV_Mux63~4_combout\,
	datad => \registers|ALT_INV_Mux63~5_combout\,
	dataf => \registers|ALT_INV_Mux63~9_combout\,
	combout => \registers|Mux63~10_combout\);

-- Location: LABCELL_X24_Y18_N9
\writeData[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[7]~7_combout\ = ( \controller|Equal10~0_combout\ & ( \mainALU|Mux152~6_combout\ & ( (!\controller|Jal~0_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(7)))) # (\controller|Jal~0_combout\ & (\Add1~21_sumout\)) ) ) ) # ( 
-- !\controller|Equal10~0_combout\ & ( \mainALU|Mux152~6_combout\ & ( (!\controller|Jal~0_combout\) # (\Add1~21_sumout\) ) ) ) # ( \controller|Equal10~0_combout\ & ( !\mainALU|Mux152~6_combout\ & ( (!\controller|Jal~0_combout\ & 
-- ((\memory|altsyncram_component|auto_generated|q_a\(7)))) # (\controller|Jal~0_combout\ & (\Add1~21_sumout\)) ) ) ) # ( !\controller|Equal10~0_combout\ & ( !\mainALU|Mux152~6_combout\ & ( (\Add1~21_sumout\ & \controller|Jal~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011111010111110101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~21_sumout\,
	datac => \controller|ALT_INV_Jal~0_combout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \controller|ALT_INV_Equal10~0_combout\,
	dataf => \mainALU|ALT_INV_Mux152~6_combout\,
	combout => \writeData[7]~7_combout\);

-- Location: FF_X13_Y21_N50
\registers|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[11][7]~q\);

-- Location: MLABCELL_X13_Y21_N27
\registers|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[11][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[10][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[9][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[11][7]~q\,
	datab => \registers|ALT_INV_registers[8][7]~q\,
	datac => \registers|ALT_INV_registers[9][7]~q\,
	datad => \registers|ALT_INV_registers[10][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux24~4_combout\);

-- Location: MLABCELL_X23_Y13_N0
\registers|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~5_combout\ = ( \registers|registers[14][7]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[13][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[15][7]~q\))) ) ) ) # ( !\registers|registers[14][7]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[13][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[15][7]~q\))) ) ) ) # ( \registers|registers[14][7]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\instructions|altsyncram_component|auto_generated|q_a\(22)) # (\registers|registers[12][7]~q\) ) ) ) # ( !\registers|registers[14][7]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( (\registers|registers[12][7]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[13][7]~q\,
	datab => \registers|ALT_INV_registers[12][7]~q\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \registers|ALT_INV_registers[15][7]~q\,
	datae => \registers|ALT_INV_registers[14][7]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux24~5_combout\);

-- Location: LABCELL_X17_Y17_N27
\registers|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~6_combout\ = ( \registers|registers[5][7]~q\ & ( \registers|registers[7][7]~q\ & ( ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[4][7]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|registers[6][7]~q\)))) # (\instructions|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\registers|registers[5][7]~q\ & ( \registers|registers[7][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[4][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[6][7]~q\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \registers|registers[5][7]~q\ & ( !\registers|registers[7][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[4][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[6][7]~q\))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\registers|registers[5][7]~q\ & ( !\registers|registers[7][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|registers[4][7]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|registers[6][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][7]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_registers[6][7]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_registers[5][7]~q\,
	dataf => \registers|ALT_INV_registers[7][7]~q\,
	combout => \registers|Mux24~6_combout\);

-- Location: LABCELL_X24_Y18_N39
\registers|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~7_combout\ = ( \registers|registers[1][7]~q\ & ( \registers|registers[0][7]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\registers|registers[2][7]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][7]~q\))) ) ) ) # ( !\registers|registers[1][7]~q\ & ( \registers|registers[0][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((!\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & ((\registers|registers[2][7]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][7]~q\)))) ) ) ) # ( \registers|registers[1][7]~q\ & ( !\registers|registers[0][7]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\instructions|altsyncram_component|auto_generated|q_a\(21))))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) 
-- & ((\registers|registers[2][7]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|registers[3][7]~q\)))) ) ) ) # ( !\registers|registers[1][7]~q\ & ( !\registers|registers[0][7]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|registers[2][7]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & 
-- (\registers|registers[3][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[3][7]~q\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \registers|ALT_INV_registers[2][7]~q\,
	datae => \registers|ALT_INV_registers[1][7]~q\,
	dataf => \registers|ALT_INV_registers[0][7]~q\,
	combout => \registers|Mux24~7_combout\);

-- Location: LABCELL_X17_Y17_N45
\registers|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~10_combout\ = ( \registers|Mux24~6_combout\ & ( \registers|Mux24~7_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23)) # (!\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\registers|Mux24~6_combout\ & ( \registers|Mux24~7_combout\ & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( \registers|Mux24~6_combout\ & ( !\registers|Mux24~7_combout\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) $ (!\instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\registers|Mux24~6_combout\ & ( !\registers|Mux24~7_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111000011110000111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_Mux24~6_combout\,
	dataf => \registers|ALT_INV_Mux24~7_combout\,
	combout => \registers|Mux24~10_combout\);

-- Location: LABCELL_X16_Y21_N30
\registers|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[28][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[24][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[20][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[16][7]~q\,
	datab => \registers|ALT_INV_registers[20][7]~q\,
	datac => \registers|ALT_INV_registers[28][7]~q\,
	datad => \registers|ALT_INV_registers[24][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux24~0_combout\);

-- Location: LABCELL_X16_Y18_N3
\registers|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[31][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[23][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[27][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][7]~q\,
	datab => \registers|ALT_INV_registers[31][7]~q\,
	datac => \registers|ALT_INV_registers[23][7]~q\,
	datad => \registers|ALT_INV_registers[19][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux24~3_combout\);

-- Location: LABCELL_X17_Y13_N36
\registers|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~2_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[30][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[26][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[22][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][7]~q\,
	datab => \registers|ALT_INV_registers[26][7]~q\,
	datac => \registers|ALT_INV_registers[22][7]~q\,
	datad => \registers|ALT_INV_registers[18][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux24~2_combout\);

-- Location: LABCELL_X16_Y12_N15
\registers|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[29][7]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[21][7]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[25][7]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[17][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][7]~q\,
	datab => \registers|ALT_INV_registers[21][7]~q\,
	datac => \registers|ALT_INV_registers[25][7]~q\,
	datad => \registers|ALT_INV_registers[17][7]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux24~1_combout\);

-- Location: LABCELL_X17_Y17_N18
\registers|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~9_combout\ = ( \registers|Mux24~2_combout\ & ( \registers|Mux24~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux24~0_combout\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21)))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & ((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((\registers|Mux24~3_combout\)))) ) ) ) # ( 
-- !\registers|Mux24~2_combout\ & ( \registers|Mux24~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (((\registers|Mux24~0_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux24~3_combout\)))) ) ) ) # ( \registers|Mux24~2_combout\ & ( !\registers|Mux24~1_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(22) & (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux24~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((\registers|Mux24~3_combout\)))) ) ) ) # ( !\registers|Mux24~2_combout\ & ( !\registers|Mux24~1_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (\registers|Mux24~0_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((\registers|Mux24~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \registers|ALT_INV_Mux24~0_combout\,
	datad => \registers|ALT_INV_Mux24~3_combout\,
	datae => \registers|ALT_INV_Mux24~2_combout\,
	dataf => \registers|ALT_INV_Mux24~1_combout\,
	combout => \registers|Mux24~9_combout\);

-- Location: LABCELL_X17_Y17_N12
\registers|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux24~8_combout\ = ( \registers|Mux24~10_combout\ & ( \registers|Mux24~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # ((\registers|Mux24~4_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(25))) 
-- ) ) ) # ( !\registers|Mux24~10_combout\ & ( \registers|Mux24~9_combout\ & ( ((\instructions|altsyncram_component|auto_generated|q_a\(24) & \registers|Mux24~5_combout\)) # (\instructions|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- \registers|Mux24~10_combout\ & ( !\registers|Mux24~9_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & ((!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|Mux24~4_combout\))) ) ) ) # ( 
-- !\registers|Mux24~10_combout\ & ( !\registers|Mux24~9_combout\ & ( (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(25) & \registers|Mux24~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100011001000110000110011011101111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \registers|ALT_INV_Mux24~4_combout\,
	datad => \registers|ALT_INV_Mux24~5_combout\,
	datae => \registers|ALT_INV_Mux24~10_combout\,
	dataf => \registers|ALT_INV_Mux24~9_combout\,
	combout => \registers|Mux24~8_combout\);

-- Location: MLABCELL_X23_Y17_N24
\pcAddr[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[7]~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(5) & ( \program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add1~21_sumout\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(5) & ( 
-- \program_counter|q[24]~0_combout\ & ( (\Add1~21_sumout\ & !\isJump~0_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(5) & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~21_sumout\)) # (\isJump~0_combout\ 
-- & ((\registers|Mux24~8_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(5) & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~21_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux24~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	datab => \registers|ALT_INV_Mux24~8_combout\,
	datac => \ALT_INV_Add1~21_sumout\,
	datad => \ALT_INV_isJump~0_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[7]~7_combout\);

-- Location: FF_X23_Y17_N26
\program_counter|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[7]~7_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(7));

-- Location: MLABCELL_X23_Y17_N0
\pcAddr[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[6]~6_combout\ = ( \registers|Mux25~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~17_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( 
-- !\registers|Mux25~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~17_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( \registers|Mux25~8_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add0~17_sumout\) ) ) ) # ( !\registers|Mux25~8_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (\Add0~17_sumout\ & !\isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	datab => \ALT_INV_Add1~17_sumout\,
	datac => \ALT_INV_isJump~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \registers|ALT_INV_Mux25~8_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[6]~6_combout\);

-- Location: FF_X23_Y17_N2
\program_counter|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[6]~6_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(6));

-- Location: MLABCELL_X28_Y17_N18
\pcAddr[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[5]~5_combout\ = ( \registers|Mux26~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~13_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(3)))) ) ) ) # ( 
-- !\registers|Mux26~8_combout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add1~13_sumout\)) # (\isJump~0_combout\ & ((\instructions|altsyncram_component|auto_generated|q_a\(3)))) ) ) ) # ( \registers|Mux26~8_combout\ & ( 
-- !\program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add0~13_sumout\) ) ) ) # ( !\registers|Mux26~8_combout\ & ( !\program_counter|q[24]~0_combout\ & ( (\Add0~13_sumout\ & !\isJump~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~13_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add1~13_sumout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \registers|ALT_INV_Mux26~8_combout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[5]~5_combout\);

-- Location: FF_X28_Y17_N20
\program_counter|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[5]~5_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(5));

-- Location: MLABCELL_X23_Y17_N18
\pcAddr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[4]~4_combout\ = ( \Add1~9_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( !\Add1~9_sumout\ & ( \program_counter|q[24]~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(2) & \isJump~0_combout\) ) ) ) # ( \Add1~9_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~9_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux27~8_combout\))) ) ) ) 
-- # ( !\Add1~9_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~9_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux27~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add0~9_sumout\,
	datad => \registers|ALT_INV_Mux27~8_combout\,
	datae => \ALT_INV_Add1~9_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[4]~4_combout\);

-- Location: FF_X23_Y17_N20
\program_counter|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[4]~4_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(4));

-- Location: LABCELL_X26_Y13_N42
\controller|Jr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Jr~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(5) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(0) & (!\instructions|altsyncram_component|auto_generated|q_a\(1) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(2) & \instructions|altsyncram_component|auto_generated|q_a\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \controller|Jr~0_combout\);

-- Location: LABCELL_X24_Y19_N48
\controller|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Equal2~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(31) & ( !\instructions|altsyncram_component|auto_generated|q_a\(28) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(29) & 
-- (\instructions|altsyncram_component|auto_generated|q_a\(27) & !\instructions|altsyncram_component|auto_generated|q_a\(30))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \controller|Equal2~0_combout\);

-- Location: LABCELL_X21_Y13_N27
\isJump~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \isJump~0_combout\ = ( \controller|Equal0~0_combout\ & ( (\controller|Jr~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(4)) ) ) # ( !\controller|Equal0~0_combout\ & ( \controller|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jr~0_combout\,
	datac => \controller|ALT_INV_Equal2~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \controller|ALT_INV_Equal0~0_combout\,
	combout => \isJump~0_combout\);

-- Location: LABCELL_X25_Y17_N36
\pcAddr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[3]~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(1) & ( \program_counter|q[24]~0_combout\ & ( (\isJump~0_combout\) # (\Add1~5_sumout\) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(1) & ( 
-- \program_counter|q[24]~0_combout\ & ( (\Add1~5_sumout\ & !\isJump~0_combout\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(1) & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~5_sumout\)) # (\isJump~0_combout\ & 
-- ((\registers|Mux28~8_combout\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(1) & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & (\Add0~5_sumout\)) # (\isJump~0_combout\ & ((\registers|Mux28~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~5_sumout\,
	datab => \ALT_INV_isJump~0_combout\,
	datac => \ALT_INV_Add0~5_sumout\,
	datad => \registers|ALT_INV_Mux28~8_combout\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[3]~3_combout\);

-- Location: FF_X25_Y17_N38
\program_counter|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[3]~3_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(3));

-- Location: MLABCELL_X9_Y20_N18
\controller|Jal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Jal~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(27) & ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(28) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(29) & (\instructions|altsyncram_component|auto_generated|q_a\(26) & !\instructions|altsyncram_component|auto_generated|q_a\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|Jal~0_combout\);

-- Location: LABCELL_X20_Y16_N18
\writeData[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeData[2]~2_combout\ = ( \mainALU|Mux157~2_combout\ & ( (!\controller|Jal~0_combout\ & (((!\controller|Equal10~0_combout\) # (\memory|altsyncram_component|auto_generated|q_a\(2))))) # (\controller|Jal~0_combout\ & (\Add1~1_sumout\)) ) ) # ( 
-- !\mainALU|Mux157~2_combout\ & ( (!\controller|Jal~0_combout\ & (((\controller|Equal10~0_combout\ & \memory|altsyncram_component|auto_generated|q_a\(2))))) # (\controller|Jal~0_combout\ & (\Add1~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ALT_INV_Jal~0_combout\,
	datab => \ALT_INV_Add1~1_sumout\,
	datac => \controller|ALT_INV_Equal10~0_combout\,
	datad => \memory|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \mainALU|ALT_INV_Mux157~2_combout\,
	combout => \writeData[2]~2_combout\);

-- Location: FF_X21_Y12_N56
\registers|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	asdata => \writeData[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registers|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers|registers[14][2]~q\);

-- Location: LABCELL_X21_Y12_N24
\registers|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~5_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[15][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[14][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[13][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[14][2]~q\,
	datab => \registers|ALT_INV_registers[13][2]~q\,
	datac => \registers|ALT_INV_registers[15][2]~q\,
	datad => \registers|ALT_INV_registers[12][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux29~5_combout\);

-- Location: MLABCELL_X18_Y14_N42
\registers|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~3_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][2]~q\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[27][2]~q\)) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[31][2]~q\))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[23][2]~q\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(23)) # (\registers|registers[19][2]~q\) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\registers|registers[23][2]~q\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(23) & (\registers|registers[27][2]~q\)) # (\instructions|altsyncram_component|auto_generated|q_a\(23) & ((\registers|registers[31][2]~q\))) ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\registers|registers[23][2]~q\ & ( (\registers|registers[19][2]~q\ & !\instructions|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[27][2]~q\,
	datab => \registers|ALT_INV_registers[19][2]~q\,
	datac => \registers|ALT_INV_registers[31][2]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \registers|ALT_INV_registers[23][2]~q\,
	combout => \registers|Mux29~3_combout\);

-- Location: MLABCELL_X18_Y14_N33
\registers|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~1_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[29][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[25][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \registers|registers[21][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \registers|registers[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[29][2]~q\,
	datab => \registers|ALT_INV_registers[17][2]~q\,
	datac => \registers|ALT_INV_registers[25][2]~q\,
	datad => \registers|ALT_INV_registers[21][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \registers|Mux29~1_combout\);

-- Location: LABCELL_X17_Y14_N57
\registers|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[28][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[20][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(24) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( \registers|registers[24][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(24) & ( !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \registers|registers[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[28][2]~q\,
	datab => \registers|ALT_INV_registers[24][2]~q\,
	datac => \registers|ALT_INV_registers[20][2]~q\,
	datad => \registers|ALT_INV_registers[16][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux29~0_combout\);

-- Location: LABCELL_X16_Y19_N45
\registers|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~2_combout\ = ( \registers|registers[18][2]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[22][2]~q\))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[30][2]~q\)) ) ) ) # ( !\registers|registers[18][2]~q\ & ( \instructions|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|registers[22][2]~q\))) # (\instructions|altsyncram_component|auto_generated|q_a\(24) & (\registers|registers[30][2]~q\)) ) ) ) # ( \registers|registers[18][2]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24)) # (\registers|registers[26][2]~q\) ) ) ) # ( !\registers|registers[18][2]~q\ & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(23) & ( (\registers|registers[26][2]~q\ & \instructions|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[30][2]~q\,
	datab => \registers|ALT_INV_registers[22][2]~q\,
	datac => \registers|ALT_INV_registers[26][2]~q\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \registers|ALT_INV_registers[18][2]~q\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \registers|Mux29~2_combout\);

-- Location: MLABCELL_X18_Y14_N0
\registers|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~9_combout\ = ( \registers|Mux29~0_combout\ & ( \registers|Mux29~2_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(21)) # ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\registers|Mux29~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux29~3_combout\))) ) ) ) # ( !\registers|Mux29~0_combout\ & ( \registers|Mux29~2_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\registers|Mux29~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux29~3_combout\)))) ) ) ) # ( \registers|Mux29~0_combout\ & ( !\registers|Mux29~2_combout\ & ( 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(21) & (((!\instructions|altsyncram_component|auto_generated|q_a\(22))))) # (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\registers|Mux29~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux29~3_combout\)))) ) ) ) # ( !\registers|Mux29~0_combout\ & ( !\registers|Mux29~2_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(21) & ((!\instructions|altsyncram_component|auto_generated|q_a\(22) & ((\registers|Mux29~1_combout\))) # (\instructions|altsyncram_component|auto_generated|q_a\(22) & (\registers|Mux29~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \registers|ALT_INV_Mux29~3_combout\,
	datac => \registers|ALT_INV_Mux29~1_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \registers|ALT_INV_Mux29~0_combout\,
	dataf => \registers|ALT_INV_Mux29~2_combout\,
	combout => \registers|Mux29~9_combout\);

-- Location: LABCELL_X19_Y24_N36
\registers|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~4_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[11][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[9][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \registers|registers[10][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \registers|registers[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[8][2]~q\,
	datab => \registers|ALT_INV_registers[9][2]~q\,
	datac => \registers|ALT_INV_registers[11][2]~q\,
	datad => \registers|ALT_INV_registers[10][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \registers|Mux29~4_combout\);

-- Location: LABCELL_X20_Y16_N39
\registers|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~7_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[3][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[2][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[1][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[1][2]~q\,
	datab => \registers|ALT_INV_registers[3][2]~q\,
	datac => \registers|ALT_INV_registers[2][2]~q\,
	datad => \registers|ALT_INV_registers[0][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux29~7_combout\);

-- Location: LABCELL_X19_Y20_N51
\registers|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~6_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[7][2]~q\ ) ) ) # ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( \instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[6][2]~q\ ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a\(21) & ( 
-- !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( \registers|registers[5][2]~q\ ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a\(21) & ( !\instructions|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \registers|registers[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_registers[4][2]~q\,
	datab => \registers|ALT_INV_registers[6][2]~q\,
	datac => \registers|ALT_INV_registers[7][2]~q\,
	datad => \registers|ALT_INV_registers[5][2]~q\,
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \registers|Mux29~6_combout\);

-- Location: LABCELL_X19_Y14_N24
\registers|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~10_combout\ = ( \registers|Mux29~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(24) & ((\registers|Mux29~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(24) & (!\instructions|altsyncram_component|auto_generated|q_a\(23))) ) ) # ( !\registers|Mux29~6_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\registers|Mux29~7_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000001011010111110100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \registers|ALT_INV_Mux29~7_combout\,
	dataf => \registers|ALT_INV_Mux29~6_combout\,
	combout => \registers|Mux29~10_combout\);

-- Location: MLABCELL_X18_Y14_N12
\registers|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers|Mux29~8_combout\ = ( \registers|Mux29~4_combout\ & ( \registers|Mux29~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25)) # (\registers|Mux29~9_combout\) ) ) ) # ( !\registers|Mux29~4_combout\ & ( 
-- \registers|Mux29~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (!\instructions|altsyncram_component|auto_generated|q_a\(24))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & ((\registers|Mux29~9_combout\))) 
-- ) ) ) # ( \registers|Mux29~4_combout\ & ( !\registers|Mux29~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & (\registers|Mux29~5_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux29~9_combout\)))) ) ) ) # ( !\registers|Mux29~4_combout\ & ( !\registers|Mux29~10_combout\ & ( (!\instructions|altsyncram_component|auto_generated|q_a\(25) & 
-- (\registers|Mux29~5_combout\ & (\instructions|altsyncram_component|auto_generated|q_a\(24)))) # (\instructions|altsyncram_component|auto_generated|q_a\(25) & (((\registers|Mux29~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111111001100000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~5_combout\,
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \registers|ALT_INV_Mux29~9_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \registers|ALT_INV_Mux29~4_combout\,
	dataf => \registers|ALT_INV_Mux29~10_combout\,
	combout => \registers|Mux29~8_combout\);

-- Location: MLABCELL_X28_Y17_N12
\pcAddr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[2]~2_combout\ = ( \Add1~1_sumout\ & ( \program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\) # (\instructions|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\Add1~1_sumout\ & ( \program_counter|q[24]~0_combout\ & ( 
-- (\instructions|altsyncram_component|auto_generated|q_a\(0) & \isJump~0_combout\) ) ) ) # ( \Add1~1_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add0~1_sumout\))) # (\isJump~0_combout\ & (\registers|Mux29~8_combout\)) ) ) ) 
-- # ( !\Add1~1_sumout\ & ( !\program_counter|q[24]~0_combout\ & ( (!\isJump~0_combout\ & ((\Add0~1_sumout\))) # (\isJump~0_combout\ & (\registers|Mux29~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registers|ALT_INV_Mux29~8_combout\,
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ALT_INV_isJump~0_combout\,
	datae => \ALT_INV_Add1~1_sumout\,
	dataf => \program_counter|ALT_INV_q[24]~0_combout\,
	combout => \pcAddr[2]~2_combout\);

-- Location: FF_X28_Y17_N14
\program_counter|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[2]~2_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(2));

-- Location: MLABCELL_X23_Y19_N6
\controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Equal0~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(28) & ( !\instructions|altsyncram_component|auto_generated|q_a\(30) & ( (!\instructions|altsyncram_component|auto_generated|q_a\(27) & 
-- (!\instructions|altsyncram_component|auto_generated|q_a\(26) & (!\instructions|altsyncram_component|auto_generated|q_a\(31) & !\instructions|altsyncram_component|auto_generated|q_a\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datae => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \controller|Equal0~0_combout\);

-- Location: LABCELL_X26_Y13_N45
\controller|Jr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Jr~1_combout\ = ( \controller|Jr~0_combout\ & ( (\controller|Equal0~0_combout\ & !\instructions|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_Equal0~0_combout\,
	datad => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \controller|ALT_INV_Jr~0_combout\,
	combout => \controller|Jr~1_combout\);

-- Location: LABCELL_X24_Y13_N33
\pcAddr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pcAddr[0]~0_combout\ = ( \registers|Mux31~8_combout\ & ( \controller|Jr~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_Jr~1_combout\,
	dataf => \registers|ALT_INV_Mux31~8_combout\,
	combout => \pcAddr[0]~0_combout\);

-- Location: FF_X24_Y13_N35
\program_counter|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clk~inputCLKENA0_outclk\,
	d => \pcAddr[0]~0_combout\,
	clrn => \resetn~inputCLKENA0_outclk\,
	ena => \isJump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \program_counter|q\(0));

-- Location: MLABCELL_X9_Y20_N24
\controller|Bne~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Bne~0_combout\ = ( \instructions|altsyncram_component|auto_generated|q_a\(26) & ( \controller|ALUsrc~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_ALUsrc~1_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \controller|Bne~0_combout\);

-- Location: MLABCELL_X9_Y20_N30
\controller|Beq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controller|Beq~0_combout\ = ( !\instructions|altsyncram_component|auto_generated|q_a\(26) & ( \controller|ALUsrc~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controller|ALT_INV_ALUsrc~1_combout\,
	dataf => \instructions|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \controller|Beq~0_combout\);

-- Location: MLABCELL_X34_Y3_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


