============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 20 2023  12:19:46 am
  Module:                 extend
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Late External Delay Assertion
Endpoint:   immext[0] (^) checked with leading edge of 'func_clk'
Beginpoint: immsrc[0] (^) triggered by leading edge of 'func_clk'
Other End Arrival Time          10000
- External Delay                  600
= Required Time                  9400
- Arrival Time                    818
= Slack Time                     8582
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------
                 Pin               Edge       Cell       Fanout Load Slew Delay  Arrival Required 
                                                                (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------
       immsrc[0]               (u) ^                         31  7.2    0   +30      430     9012 
       mux_immext_8_8/g31/sel0     ^                                         +0      430     9012 
       mux_immext_8_8/g31/z    (u) ^     unmapped_bmux8       1  0.0    0  +388      818     9400 
       immext[0]                   ^                                         +0      818     9400 
--------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
