WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500063 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 33 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500064 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10121179 heartbeat IPC: 1.31215 cumulative IPC: 1.31215 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17722881 heartbeat IPC: 1.3155 cumulative IPC: 1.31382 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25353945 heartbeat IPC: 1.31044 cumulative IPC: 1.31269 (Simulation time: 0 hr 3 min 19 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32963818 heartbeat IPC: 1.31409 cumulative IPC: 1.31304 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 40786730 heartbeat IPC: 1.2783 cumulative IPC: 1.30594 (Simulation time: 0 hr 5 min 0 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 38286667 cumulative IPC: 1.30594 (Simulation time: 0 hr 5 min 0 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 38286667 (Simulation time: 0 hr 5 min 0 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.30594 instructions: 50000000 cycles: 38286667
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.6799
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0175401
BRANCH_INDIRECT: 0.0110201
BRANCH_CONDITIONAL: 15.5916
BRANCH_DIRECT_CALL: 0.0173801
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.475781

LLC TOTAL       ACCESS:      66990  HIT:      39898  MISS:      27092
LLC LOAD         ACCESS:      33134  HIT:      18911  MISS:      14223
LLC RFO          ACCESS:       7638  HIT:       7298  MISS:        340
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      10521  HIT:      10518  MISS:          3
LLC TRANSLATION  ACCESS:      15697  HIT:       3171  MISS:      12526
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 121.363 cycles
cpu0_DTLB TOTAL       ACCESS:   13084830  HIT:   13021303  MISS:      63527
cpu0_DTLB LOAD         ACCESS:   13084830  HIT:   13021303  MISS:      63527
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 94.08 cycles
cpu0_ITLB TOTAL       ACCESS:    3544412  HIT:    3544412  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544412  HIT:    3544412  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15830282  HIT:   15683619  MISS:     146663
cpu0_L1D LOAD         ACCESS:    9801987  HIT:    9720929  MISS:      81058
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009814  HIT:    5961710  MISS:      48104
cpu0_L1D TRANSLATION  ACCESS:      18481  HIT:        980  MISS:      17501
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.1917 cycles
cpu0_L1I TOTAL       ACCESS:    4203539  HIT:    4141766  MISS:      61773
cpu0_L1I LOAD         ACCESS:    4203539  HIT:    4141766  MISS:      61773
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.0182 cycles
cpu0_L2C TOTAL       ACCESS:     119895  HIT:      56773  MISS:      63122
cpu0_L2C LOAD         ACCESS:      73551  HIT:      40417  MISS:      33134
cpu0_L2C RFO          ACCESS:      13460  HIT:       5822  MISS:       7638
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15427  HIT:       8774  MISS:       6653
cpu0_L2C TRANSLATION  ACCESS:      17457  HIT:       1760  MISS:      15697
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 70.4106 cycles
cpu0_STLB TOTAL       ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 640.877 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11852
  ROW_BUFFER_MISS:      15237
 AVG DBUS CONGESTED CYCLE:    3.98135
 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        430  FULL:          0

