#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28c2080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c2210 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x28b9ec0 .functor NOT 1, L_0x28f65d0, C4<0>, C4<0>, C4<0>;
L_0x28ba250 .functor XOR 1, L_0x28f6260, L_0x28f63e0, C4<0>, C4<0>;
L_0x28ba5e0 .functor XOR 1, L_0x28ba250, L_0x28f64b0, C4<0>, C4<0>;
v0x28f50f0_0 .net *"_ivl_10", 0 0, L_0x28f64b0;  1 drivers
v0x28f51f0_0 .net *"_ivl_12", 0 0, L_0x28ba5e0;  1 drivers
v0x28f52d0_0 .net *"_ivl_2", 0 0, L_0x28f61a0;  1 drivers
v0x28f5390_0 .net *"_ivl_4", 0 0, L_0x28f6260;  1 drivers
v0x28f5470_0 .net *"_ivl_6", 0 0, L_0x28f63e0;  1 drivers
v0x28f55a0_0 .net *"_ivl_8", 0 0, L_0x28ba250;  1 drivers
v0x28f5680_0 .net "a", 0 0, v0x28baa80_0;  1 drivers
v0x28f5720_0 .net "b", 0 0, v0x28bae10_0;  1 drivers
v0x28f57c0_0 .var "clk", 0 0;
v0x28f58f0_0 .net "out_dut", 0 0, v0x28f4ce0_0;  1 drivers
v0x28f5990_0 .net "out_ref", 0 0, L_0x28f5fc0;  1 drivers
v0x28f5a60_0 .net "sel", 0 0, v0x28f44e0_0;  1 drivers
v0x28f5b00_0 .var/2u "stats1", 159 0;
v0x28f5ba0_0 .var/2u "strobe", 0 0;
v0x28f5c40_0 .net "tb_match", 0 0, L_0x28f65d0;  1 drivers
v0x28f5d00_0 .net "tb_mismatch", 0 0, L_0x28b9ec0;  1 drivers
v0x28f5dc0_0 .net "wavedrom_enable", 0 0, v0x28f45b0_0;  1 drivers
v0x28f5e90_0 .net "wavedrom_title", 511 0, v0x28f46a0_0;  1 drivers
L_0x28f61a0 .concat [ 1 0 0 0], L_0x28f5fc0;
L_0x28f6260 .concat [ 1 0 0 0], L_0x28f5fc0;
L_0x28f63e0 .concat [ 1 0 0 0], v0x28f4ce0_0;
L_0x28f64b0 .concat [ 1 0 0 0], L_0x28f5fc0;
L_0x28f65d0 .cmp/eeq 1, L_0x28f61a0, L_0x28ba5e0;
S_0x28c79b0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x28c2210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x28b98b0_0 .net "a", 0 0, v0x28baa80_0;  alias, 1 drivers
v0x28b9c40_0 .net "b", 0 0, v0x28bae10_0;  alias, 1 drivers
v0x28b9fd0_0 .net "out", 0 0, L_0x28f5fc0;  alias, 1 drivers
v0x28ba360_0 .net "sel", 0 0, v0x28f44e0_0;  alias, 1 drivers
L_0x28f5fc0 .functor MUXZ 1, v0x28baa80_0, v0x28bae10_0, v0x28f44e0_0, C4<>;
S_0x28f3cb0 .scope module, "stim1" "stimulus_gen" 3 95, 3 16 0, S_0x28c2210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28baa80_0 .var "a", 0 0;
v0x28bae10_0 .var "b", 0 0;
v0x28f4440_0 .net "clk", 0 0, v0x28f57c0_0;  1 drivers
v0x28f44e0_0 .var "sel", 0 0;
v0x28f45b0_0 .var "wavedrom_enable", 0 0;
v0x28f46a0_0 .var "wavedrom_title", 511 0;
E_0x28c75b0/0 .event negedge, v0x28f4440_0;
E_0x28c75b0/1 .event posedge, v0x28f4440_0;
E_0x28c75b0 .event/or E_0x28c75b0/0, E_0x28c75b0/1;
E_0x28c7350 .event negedge, v0x28f4440_0;
E_0x28b29f0 .event posedge, v0x28f4440_0;
S_0x28f3fe0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x28f3cb0;
 .timescale -12 -12;
v0x28ba6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f4240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x28f3cb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f4800 .scope module, "top_module1" "top_module" 3 107, 4 1 0, S_0x28c2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x28f4ac0_0 .net "a", 0 0, v0x28baa80_0;  alias, 1 drivers
v0x28f4bd0_0 .net "b", 0 0, v0x28bae10_0;  alias, 1 drivers
v0x28f4ce0_0 .var "out", 0 0;
v0x28f4d80_0 .net "sel", 0 0, v0x28f44e0_0;  alias, 1 drivers
E_0x28c7100 .event anyedge, v0x28ba360_0, v0x28b98b0_0, v0x28b9c40_0;
S_0x28f4ed0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x28c2210;
 .timescale -12 -12;
E_0x28c4de0 .event anyedge, v0x28f5ba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f5ba0_0;
    %nor/r;
    %assign/vec4 v0x28f5ba0_0, 0;
    %wait E_0x28c4de0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f3cb0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28c7350;
    %wait E_0x28b29f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28b29f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %wait E_0x28c7350;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28f4240;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c75b0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28f44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bae10_0, 0;
    %assign/vec4 v0x28baa80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28f4800;
T_4 ;
    %wait E_0x28c7100;
    %load/vec4 v0x28f4d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x28f4ac0_0;
    %store/vec4 v0x28f4ce0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x28f4bd0_0;
    %store/vec4 v0x28f4ce0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x28c2210;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f57c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f5ba0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x28c2210;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f57c0_0;
    %inv;
    %store/vec4 v0x28f57c0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x28c2210;
T_7 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f4440_0, v0x28f5d00_0, v0x28f5680_0, v0x28f5720_0, v0x28f5a60_0, v0x28f5990_0, v0x28f58f0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x28c2210;
T_8 ;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x28c2210;
T_9 ;
    %wait E_0x28c75b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f5b00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f5b00_0, 4, 32;
    %load/vec4 v0x28f5c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f5b00_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f5b00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f5b00_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x28f5990_0;
    %load/vec4 v0x28f5990_0;
    %load/vec4 v0x28f58f0_0;
    %xor;
    %load/vec4 v0x28f5990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f5b00_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x28f5b00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f5b00_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mux2to1/mux2to1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/mux2to1/iter0/response3/top_module.sv";
