
---------- Begin Simulation Statistics ----------
final_tick                                20037057500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    353                       # Simulator instruction rate (inst/s)
host_mem_usage                                8307336                       # Number of bytes of host memory used
host_op_rate                                      362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20093.45                       # Real time elapsed on the host
host_tick_rate                                 826456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7091352                       # Number of instructions simulated
sim_ops                                       7283103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016606                       # Number of seconds simulated
sim_ticks                                 16606342500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.623949                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213451                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               220909                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                407                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3796                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            222647                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2884                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              608                       # Number of indirect misses.
system.cpu.branchPred.lookups                  251760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10817                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          670                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1487750                       # Number of instructions committed
system.cpu.committedOps                       1514174                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.216377                       # CPI: cycles per instruction
system.cpu.discardedOps                          8157                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             819136                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74458                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           398507                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1573550                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310909                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      321                       # number of quiesce instructions executed
system.cpu.numCycles                          4785165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       321                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1027623     67.87%     67.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1380      0.09%     67.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75239      4.97%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                409932     27.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1514174                       # Class of committed instruction
system.cpu.quiesceCycles                     21784983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3211615                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        367285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130680                       # Transaction distribution
system.membus.trans_dist::ReadResp             133821                       # Transaction distribution
system.membus.trans_dist::WriteReq              53369                       # Transaction distribution
system.membus.trans_dist::WriteResp             53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          221                       # Transaction distribution
system.membus.trans_dist::WriteClean               47                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2803                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           225                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       180509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        180509                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       361973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 738664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       186624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       186624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11787136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            548384                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000746                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027300                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  547975     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     409      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              548384                       # Request fanout histogram
system.membus.reqLayer6.occupancy           886643031                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7235625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8370015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1371000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5721670                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          769096375                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14877750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299863                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299863                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       733184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       873134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11730944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13886440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1452899625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1223641520                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    710743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3946444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2959833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3946444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10852721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3946444                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2959833                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6906277                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3946444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6906277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6906277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17758998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2959833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6906277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9866110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2959833                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1017683                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3977516                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2959833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9866110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1017683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13843626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       352256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       361018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11272192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213405                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213405    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213405                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    476929125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701828000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1936397494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11839332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27625108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1975861933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39464440                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39524658                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78989097                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1975861933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51363989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27625108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2054851031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35517996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    931360774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    177589978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1144468747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    513037714                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    528823490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1041861205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35517996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1444398488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    706413468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2186329952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       186624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       187840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       186624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       186624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2916                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2935                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11238116                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73225                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11311341                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11238116                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11238116                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11238116                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73225                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11311341                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3228416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    501198382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1017683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1171601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503447884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1032858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11839332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    177589978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3946444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194408612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1032858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11899550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    678788361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3946444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1017683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1171601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697856497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006461380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          212                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          212                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50444                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4197273315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  651775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7619092065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32198.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58448.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        74                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121546                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46882                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50444                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    151                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.838491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.126161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.706008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          322      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321      2.59%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          177      1.43%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.33%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          345      2.79%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.20%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          199      1.61%     13.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          152      1.23%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10548     85.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12377                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     614.905660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1395.533729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     76.89%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.47%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      8.02%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.47%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.89%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.94%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.77%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.83%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.47%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.94%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           212                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     237.952830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.354599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    387.573626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            126     59.43%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      5.66%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      6.60%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.30%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.94%     75.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      3.30%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.94%     80.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.47%     80.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.47%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.94%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     17.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           212                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8342720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3228544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360364                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3228416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       502.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16606199875                       # Total gap between requests
system.mem_ctrls.avgGap                      91706.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8305088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60217.955880411355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 500115422.766933798790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1017683.454378951923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1167746.600432937033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1098375.515258703148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11839331.869735915214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 177532168.808393537998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3946443.956578638870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1001125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7585629245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18397275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14064420                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18726918125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4317140875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 380225556625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5646514500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50056.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58329.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69423.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46417.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69876560.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1405319.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   8251422.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   5514174.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13351063745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    898380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2359579165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 642                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42416661.993769                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    218848980.559628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       967250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545241750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6421309000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13615748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       720861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           720861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       720861                       # number of overall hits
system.cpu.icache.overall_hits::total          720861                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2916                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2916                       # number of overall misses
system.cpu.icache.overall_misses::total          2916                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126999375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126999375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126999375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126999375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       723777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       723777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       723777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       723777                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43552.597737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43552.597737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43552.597737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43552.597737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2916                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122514875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122514875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122514875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122514875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42014.703361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42014.703361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42014.703361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42014.703361                       # average overall mshr miss latency
system.cpu.icache.replacements                   2715                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       720861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          720861                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126999375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126999375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       723777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       723777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43552.597737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43552.597737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122514875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122514875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42014.703361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42014.703361                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.073800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              848371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            312.475506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.073800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1450470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1450470                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       120475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120475                       # number of overall hits
system.cpu.dcache.overall_hits::total          120475                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          414                       # number of overall misses
system.cpu.dcache.overall_misses::total           414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33253000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33253000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33253000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33253000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003425                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80321.256039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80321.256039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80321.256039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80321.256039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          221                       # number of writebacks
system.cpu.dcache.writebacks::total               221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24954750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24954750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24954750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24954750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7550500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7550500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002664                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77499.223602                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77499.223602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77499.223602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77499.223602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.909605                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.909605                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17351750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17351750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74792.025862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74792.025862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16468875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16468875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7550500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7550500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        73195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        73195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.365994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.365994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15901250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15901250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87369.505495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87369.505495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8485875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8485875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87483.247423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87483.247423                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1887146250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1887146250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.582597                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.582597                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        30210                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        30210                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       150299                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       150299                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1818946656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1818946656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12102.187347                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12102.187347                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.444791                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5311                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.918539                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.444791                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1927951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1927951                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20037057500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20037206250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    353                       # Simulator instruction rate (inst/s)
host_mem_usage                                8307336                       # Number of bytes of host memory used
host_op_rate                                      362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20093.54                       # Real time elapsed on the host
host_tick_rate                                 826459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7091361                       # Number of instructions simulated
sim_ops                                       7283118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016606                       # Number of seconds simulated
sim_ticks                                 16606491250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.622230                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213453                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               220915                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                408                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3798                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            222648                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2884                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3493                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              609                       # Number of indirect misses.
system.cpu.branchPred.lookups                  251768                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10819                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          670                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1487759                       # Number of instructions committed
system.cpu.committedOps                       1514189                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.216518                       # CPI: cycles per instruction
system.cpu.discardedOps                          8164                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             819155                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74459                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           398508                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1573740                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310895                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      321                       # number of quiesce instructions executed
system.cpu.numCycles                          4785403                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       321                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1027631     67.87%     67.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1380      0.09%     67.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75245      4.97%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                409932     27.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1514189                       # Class of committed instruction
system.cpu.quiesceCycles                     21784983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3211663                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        367289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130680                       # Transaction distribution
system.membus.trans_dist::ReadResp             133823                       # Transaction distribution
system.membus.trans_dist::WriteReq              53369                       # Transaction distribution
system.membus.trans_dist::WriteResp             53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          223                       # Transaction distribution
system.membus.trans_dist::WriteClean               47                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2803                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           227                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       180509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        180509                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       361979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 738670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       186624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       186624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11787392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            548386                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000746                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027300                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  547977     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     409      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              548386                       # Request fanout histogram
system.membus.reqLayer6.occupancy           886657281                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7235625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8370015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1371000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5733170                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          769096375                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14877750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299863                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299863                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       733184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       873134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11730944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13886440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1452899625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1223641520                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    710743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3946409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2959806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3946409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10852624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3946409                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2959806                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6906215                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3946409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6906215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6906215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17758839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2959806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6906215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9866022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2959806                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1017674                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3977481                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2959806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9866022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1017674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13843502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       352256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       361018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11272192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213405                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213405    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213405                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    476929125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701828000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1936380149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11839226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27624860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1975844235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39464086                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39524303                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78988390                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1975844235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51363529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27624860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2054832625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35517677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    931352431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    177588387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1144458496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    513033119                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    528818753                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1041851872                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35517677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1444385550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    706407141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2186310368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       186624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       187840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       186624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       186624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2916                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2935                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11238015                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11311240                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11238015                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11238015                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11238015                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11311240                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3228544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          270                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    501193893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1017674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1179298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503451083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1040557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11839226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    177588387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3946409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194414579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1040557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11899443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    678782280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3946409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1017674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1179298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697865661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006461380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          212                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          212                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50446                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4197273315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  651785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7619144565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32198.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58448.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        74                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46882                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    151                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.838491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.126161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.706008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          322      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321      2.59%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          177      1.43%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.33%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          345      2.79%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.20%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          199      1.61%     13.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          152      1.23%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10548     85.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12377                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     614.905660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1395.533729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     76.89%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.47%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      8.02%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.47%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.89%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.94%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.77%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.83%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.47%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.94%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           212                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     237.952830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.354599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    387.573626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            126     59.43%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      5.66%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      6.60%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.30%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.94%     75.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      3.30%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.94%     80.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.47%     80.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.47%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.94%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     17.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           212                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8342848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3228544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3228544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       502.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16606523125                       # Total gap between requests
system.mem_ctrls.avgGap                      91706.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8305088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60217.416487664123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 500110943.062701463699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1017674.338641523616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1175443.969839203637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1098365.676734993467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11839225.820806667209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 177530578.592271864414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3946408.606935555581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1001125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7585629245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18397275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14116920                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18726918125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4317140875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 380225556625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5646514500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50056.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58329.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69423.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46284.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69358956.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1405319.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   8251422.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   5514174.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13351063745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    898380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2359727915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 642                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42416661.993769                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    218848980.559628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       967250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545241750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6421457750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13615748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       720874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           720874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       720874                       # number of overall hits
system.cpu.icache.overall_hits::total          720874                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2916                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2916                       # number of overall misses
system.cpu.icache.overall_misses::total          2916                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126999375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126999375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126999375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126999375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       723790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       723790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       723790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       723790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43552.597737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43552.597737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43552.597737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43552.597737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2916                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122514875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122514875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122514875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122514875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42014.703361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42014.703361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42014.703361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42014.703361                       # average overall mshr miss latency
system.cpu.icache.replacements                   2715                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       720874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          720874                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126999375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126999375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       723790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       723790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43552.597737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43552.597737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122514875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122514875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42014.703361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42014.703361                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.073817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2204511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            712.051357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.073817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1450496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1450496                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       120479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120479                       # number of overall hits
system.cpu.dcache.overall_hits::total          120479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          416                       # number of overall misses
system.cpu.dcache.overall_misses::total           416                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33373000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33373000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33373000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33373000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120895                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80223.557692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80223.557692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80223.557692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80223.557692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          223                       # number of writebacks
system.cpu.dcache.writebacks::total               223                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25072125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25072125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25072125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25072125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7550500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7550500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002680                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002680                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77383.101852                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77383.101852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77383.101852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77383.101852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.909605                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.909605                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    311                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17471750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17471750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74665.598291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74665.598291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16586250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16586250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7550500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7550500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73067.180617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73067.180617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.365994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.365994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15901250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15901250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87369.505495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87369.505495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8485875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8485875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87483.247423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87483.247423                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1887146250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1887146250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.582597                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.582597                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        30210                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        30210                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       150299                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       150299                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1818946656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1818946656                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12102.187347                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12102.187347                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.444751                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              124713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   149                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.444751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1927977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1927977                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20037206250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
