; regex my beloved:
; '<,'>s/\v(\d+)(.*)(0x....\.....|-)(RW|WO|WO1|RO|W1C|-)GPIO(.*)0x(.*)/#define GPIO_\5(p) REG(p + 0x\6) \/\/ \2 (p. \1)

;                                                                            ;
;                              Sysctl registers                              ;
;                                                                            ;

sysctl_base_addr: .equ 0x400FE000

SYSCTL_DID0: .equ 0x000 ; Device Identification 0 (p. 238)
SYSCTL_DID1: .equ 0x004 ; Device Identification 1 (p. 240)
SYSCTL_PBORCTL: .equ 0x030 ; Brown-Out Reset Control (p. 243)
SYSCTL_RIS: .equ 0x050 ; Raw Interrupt Status (p. 244)
SYSCTL_IMC: .equ 0x054 ; Interrupt Mask Control (p. 247)
SYSCTL_1CMISC: .equ 0x058 ; Masked Interrupt Status and Clear (p. 249)
SYSCTL_RESC: .equ 0x05C ; Reset Cause (p. 252)
SYSCTL_RCC: .equ 0x060 ; Run-Mode Clock Configuration (p. 254)
SYSCTL_GPIOHBCTL: .equ 0x06C ; GPIO High-Performance Bus Control (p. 258)
SYSCTL_RCC2: .equ 0x070 ; Run-Mode Clock Configuration 2 (p. 260)
SYSCTL_MOSCCTL: .equ 0x07C ; Main Oscillator Control (p. 263)
SYSCTL_DSLPCLKCFG: .equ 0x144 ; Deep Sleep Clock Configuration (p. 264)
SYSCTL_SYSPROP: .equ 0x14C ; System Properties (p. 266)
SYSCTL_PIOSCCAL: .equ 0x150 ; Precision Internal Oscillator Calibration (p. 268)
SYSCTL_PIOSCSTAT: .equ 0x154 ; Precision Internal Oscillator Statistics (p. 270)
SYSCTL_PLLFREQ0: .equ 0x160 ; PLL Frequency 0 (p. 271)
SYSCTL_PLLFREQ1: .equ 0x164 ; PLL Frequency 1 (p. 272)
SYSCTL_PLLSTAT: .equ 0x168 ; PLL Status (p. 273)
SYSCTL_SLPPWRCFG: .equ 0x188 ; Sleep Power Configuration (p. 274)
SYSCTL_DSLPPWRCFG: .equ 0x18C ; Deep-Sleep Power Configuration (p. 276)
SYSCTL_LDOSPCTL: .equ 0x1B4 ; LDO Sleep Power Control (p. 278)
SYSCTL_LDOSPCAL: .equ 0x1B8 ; LDO Sleep Power Calibration (p. 280)
SYSCTL_LDODPCTL: .equ 0x1BC ; LDO Deep-Sleep Power Control (p. 281)
SYSCTL_LDODPCAL: .equ 0x1C0 ; LDO Deep-Sleep Power Calibration (p. 283)
SYSCTL_SDPMST: .equ 0x1CC ; Sleep / Deep-Sleep Power Mode Status (p. 284)
SYSCTL_PPWD: .equ 0x300 ; Watchdog Timer Peripheral Present (p. 287)
SYSCTL_PPTIMER: .equ 0x304 ; 16/32-Bit General-Purpose Timer Peripheral Present (p. 288)
SYSCTL_PPGPIO: .equ 0x308 ; General-Purpose Input/Output Peripheral Present (p. 290)
SYSCTL_PPDMA: .equ 0x30C ; Micro Direct Memory Access Peripheral Present (p. 293)
SYSCTL_PPHIB: .equ 0x314 ; Hibernation Peripheral Present (p. 294)
SYSCTL_PPUART: .equ 0x318 ; Universal Asynchronous Receiver/Transmitter Peripheral Present (p. 295)
SYSCTL_PPSSI: .equ 0x31C ; Synchronous Serial Interface Peripheral Present (p. 297)
SYSCTL_PPI2C: .equ 0x320 ; Inter-Integrated Circuit Peripheral Present (p. 299)
SYSCTL_PPUSB: .equ 0x328 ; Universal Serial Bus Peripheral Present (p. 301)
SYSCTL_PPCAN: .equ 0x334 ; Controller Area Network Peripheral Present (p. 302)
SYSCTL_PPADC: .equ 0x338 ; Analog-to-Digital Converter Peripheral Present (p. 303)
SYSCTL_PPACMP: .equ 0x33C ; Analog Comparator Peripheral Present (p. 304)
SYSCTL_PPPWM: .equ 0x340 ; Pulse Width Modulator Peripheral Present (p. 305)
SYSCTL_PPQEI: .equ 0x344 ; Quadrature Encoder Interface Peripheral Present (p. 306)
SYSCTL_PPEEPROM: .equ 0x358 ; EEPROM Peripheral Present (p. 307)
SYSCTL_PPWTIMER: .equ 0x35C ; 32/64-Bit Wide General-Purpose Timer Peripheral Present (p. 308)
SYSCTL_SRWD: .equ 0x500 ; Watchdog Timer Software Reset (p. 310)
SYSCTL_SRTIMER: .equ 0x504 ; 16/32-Bit General-Purpose Timer Software Reset (p. 312)
SYSCTL_SRGPIO: .equ 0x508 ; General-Purpose Input/Output Software Reset (p. 314)
SYSCTL_SRDMA: .equ 0x50C ; Micro Direct Memory Access Software Reset (p. 316)
SYSCTL_SRHIB: .equ 0x514 ; Hibernation Software Reset (p. 317)
SYSCTL_SRUART: .equ 0x518 ; Universal Asynchronous Receiver/Transmitter Software Reset (p. 318)
SYSCTL_SRSSI: .equ 0x51C ; Synchronous Serial Interface Software Reset (p. 320)
SYSCTL_SRI2C: .equ 0x520 ; Inter-Integrated Circuit Software Reset (p. 322)
SYSCTL_SRUSB: .equ 0x528 ; Universal Serial Bus Software Reset (p. 324)
SYSCTL_SRCAN: .equ 0x534 ; Controller Area Network Software Reset (p. 325)
SYSCTL_SRADC: .equ 0x538 ; Analog-to-Digital Converter Software Reset (p. 327)
SYSCTL_SRACMP: .equ 0x53C ; Analog Comparator Software Reset (p. 329)
SYSCTL_SRPWM: .equ 0x540 ; Pulse Width Modulator Software Reset (p. 330)
SYSCTL_SRQEI: .equ 0x544 ; Quadrature Encoder Interface Software Reset (p. 332)
SYSCTL_SREEPROM: .equ 0x558 ; EEPROM Software Reset (p. 334)
SYSCTL_SRWTIMER: .equ 0x55C ; 32/64-Bit Wide General-Purpose Timer Software Reset (p. 335)
SYSCTL_RCGCWD: .equ 0x600 ; Watchdog Timer Run Mode Clock Gating Control (p. 337)
SYSCTL_RCGCTIMER: .equ 0x604 ; 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (p. 338)
SYSCTL_RCGCGPIO: .equ 0x608 ; General-Purpose Input/Output Run Mode Clock Gating Control (p. 340)
SYSCTL_RCGCDMA: .equ 0x60C ; Micro Direct Memory Access Run Mode Clock Gating Control (p. 342)
SYSCTL_RCGCHIB: .equ 0x614 ; Hibernation Run Mode Clock Gating Control (p. 343)
SYSCTL_RCGCUART: .equ 0x618 ; Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (p. 344)
SYSCTL_RCGCSSI: .equ 0x61C ; Synchronous Serial Interface Run Mode Clock Gating Control (p. 346)
SYSCTL_RCGCI2C: .equ 0x620 ; Inter-Integrated Circuit Run Mode Clock Gating Control (p. 348)
SYSCTL_RCGCUSB: .equ 0x628 ; Universal Serial Bus Run Mode Clock Gating Control (p. 350)
SYSCTL_RCGCCAN: .equ 0x634 ; Controller Area Network Run Mode Clock Gating Control (p. 351)
SYSCTL_RCGCADC: .equ 0x638 ; Analog-to-Digital Converter Run Mode Clock Gating Control (p. 352)
SYSCTL_RCGCACMP: .equ 0x63C ; Analog Comparator Run Mode Clock Gating Control (p. 353)
SYSCTL_RCGCPWM: .equ 0x640 ; Pulse Width Modulator Run Mode Clock Gating Control (p. 354)
SYSCTL_RCGCQEI: .equ 0x644 ; Quadrature Encoder Interface Run Mode Clock Gating Control (p. 355)
SYSCTL_RCGCEEPROM: .equ 0x658 ; EEPROM Run Mode Clock Gating Control (p. 356)
SYSCTL_RCGCWTIMER: .equ 0x65C ; 32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control (p. 357)
SYSCTL_SCGCWD: .equ 0x700 ; Watchdog Timer Sleep Mode Clock Gating Control (p. 359)
SYSCTL_SCGCTIMER: .equ 0x704 ; 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (p. 360)
SYSCTL_SCGCGPIO: .equ 0x708 ; General-Purpose Input/Output Sleep Mode Clock Gating Control (p. 362)
SYSCTL_SCGCDMA: .equ 0x70C ; Micro Direct Memory Access Sleep Mode Clock Gating Control (p. 364)
SYSCTL_SCGCHIB: .equ 0x714 ; Hibernation Sleep Mode Clock Gating Control (p. 365)
SYSCTL_SCGCUART: .equ 0x718 ; Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (p. 366)
SYSCTL_SCGCSSI: .equ 0x71C ; Synchronous Serial Interface Sleep Mode Clock Gating Control (p. 368)
SYSCTL_SCGCI2C: .equ 0x720 ; Inter-Integrated Circuit Sleep Mode Clock Gating Control (p. 370)
SYSCTL_SCGCUSB: .equ 0x728 ; Universal Serial Bus Sleep Mode Clock Gating Control (p. 372)
SYSCTL_SCGCCAN: .equ 0x734 ; Controller Area Network Sleep Mode Clock Gating Control (p. 373)
SYSCTL_SCGCADC: .equ 0x738 ; Analog-to-Digital Converter Sleep Mode Clock Gating Control (p. 374)
SYSCTL_SCGCACMP: .equ 0x73C ; Analog Comparator Sleep Mode Clock Gating Control (p. 375)
SYSCTL_SCGCPWM: .equ 0x740 ; Pulse Width Modulator Sleep Mode Clock Gating Control (p. 376)
SYSCTL_SCGCQEI: .equ 0x744 ; Quadrature Encoder Interface Sleep Mode Clock Gating Control (p. 377)
SYSCTL_SCGCEEPROM: .equ 0x758 ; EEPROM Sleep Mode Clock Gating Control (p. 378)
SYSCTL_SCGCWTIMER: .equ 0x75C ; 32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (p. 379)
SYSCTL_DCGCWD: .equ 0x800 ; Watchdog Timer Deep-Sleep Mode Clock Gating Control (p. 381)
SYSCTL_DCGCTIMER: .equ 0x804 ; 16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (p. 382)
SYSCTL_DCGCGPIO: .equ 0x808 ; General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (p. 384)
SYSCTL_DCGCDMA: .equ 0x80C ; Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (p. 386)
SYSCTL_DCGCHIB: .equ 0x814 ; Hibernation Deep-Sleep Mode Clock Gating Control (p. 387)
SYSCTL_DCGCUART: .equ 0x818 ; Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (p. 388)
SYSCTL_DCGCSSI: .equ 0x81C ; Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (p. 390)
SYSCTL_DCGCI2C: .equ 0x820 ; Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (p. 392)
SYSCTL_DCGCUSB: .equ 0x828 ; Universal Serial Bus Deep-Sleep Mode Clock Gating Control (p. 394)
SYSCTL_DCGCCAN: .equ 0x834 ; Controller Area Network Deep-Sleep Mode Clock Gating Control (p. 395)
SYSCTL_DCGCADC: .equ 0x838 ; Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (p. 396)
SYSCTL_DCGCACMP: .equ 0x83C ; Analog Comparator Deep-Sleep Mode Clock Gating Control (p. 397)
SYSCTL_DCGCPWM: .equ 0x840 ; Pulse Width Modulator Deep-Sleep Mode Clock Gating Control (p. 398)
SYSCTL_DCGCQEI: .equ 0x844 ; Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control (p. 399)
SYSCTL_DCGCEEPROM: .equ 0x858 ; EEPROM Deep-Sleep Mode Clock Gating Control (p. 400)
SYSCTL_DCGCWTIMER: .equ 0x85C ; 32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (p. 401)
SYSCTL_PRWD: .equ 0xA00 ; Watchdog Timer Peripheral Ready (p. 403)
SYSCTL_PRTIMER: .equ 0xA04 ; 16/32-Bit General-Purpose Timer Peripheral Ready (p. 404)
SYSCTL_PRGPIO: .equ 0xA08 ; General-Purpose Input/Output Peripheral Ready (p. 406)
SYSCTL_PRDMA: .equ 0xA0C ; Micro Direct Memory Access Peripheral Ready (p. 408)
SYSCTL_PRHIB: .equ 0xA14 ; Hibernation Peripheral Ready (p. 409)
SYSCTL_PRUART: .equ 0xA18 ; Universal Asynchronous Receiver/Transmitter Peripheral Ready (p. 410)
SYSCTL_PRSSI: .equ 0xA1C ; Synchronous Serial Interface Peripheral Ready (p. 412)
SYSCTL_PRI2C: .equ 0xA20 ; Inter-Integrated Circuit Peripheral Ready (p. 414)
SYSCTL_PRUSB: .equ 0xA28 ; Universal Serial Bus Peripheral Ready (p. 416)
SYSCTL_PRCAN: .equ 0xA34 ; Controller Area Network Peripheral Ready (p. 417)
SYSCTL_PRADC: .equ 0xA38 ; Analog-to-Digital Converter Peripheral Ready (p. 418)
SYSCTL_PRACMP: .equ 0xA3C ; Analog Comparator Peripheral Ready (p. 419)
SYSCTL_PRPWM: .equ 0xA40 ; Pulse Width Modulator Peripheral Ready (p. 420)
SYSCTL_PRQEI: .equ 0xA44 ; Quadrature Encoder Interface Peripheral Ready (p. 421)
SYSCTL_PREEPROM: .equ 0xA58 ; EEPROM Peripheral Ready (p. 422)
SYSCTL_PRWTIMER: .equ 0xA5C ; 32/64-Bit Wide General-Purpose Timer Peripheral Ready (p. 423)

;                                                                            ;
;                           GPIO registers                                   ;
;                                                                            ;

gpio_port_a_base_addr: .equ 0x40004000
gpio_port_b_base_addr: .equ 0x40005000
gpio_port_c_base_addr: .equ 0x40006000
gpio_port_d_base_addr: .equ 0x40007000
gpio_port_e_base_addr: .equ 0x40024000
gpio_port_f_base_addr: .equ 0x40025000

GPIO_DATA: .equ 0x000 ; GPIO Data (p. 662)
GPIO_DIR: .equ 0x400 ; GPIO Direction (p. 663)
GPIO_IS: .equ 0x404 ; GPIO Interrupt Sense (p. 664)
GPIO_IBE: .equ 0x408 ; GPIO Interrupt Both Edges (p. 665)
GPIO_IEV: .equ 0x40C ; GPIO Interrupt Event (p. 666)
GPIO_IM: .equ 0x410 ; GPIO Interrupt Mask (p. 667)
GPIO_RIS: .equ 0x414 ; GPIO Raw Interrupt Status (p. 668)
GPIO_MIS: .equ 0x418 ; GPIO Masked Interrupt Status (p. 669)
GPIO_ICR: .equ 0x41C ; GPIO Interrupt Clear (p. 670)
GPIO_AFSEL: .equ 0x420 ; GPIO Alternate Function Select (p. 671)
GPIO_DR2R: .equ 0x500 ; GPIO 2-mA Drive Select (p. 673)
GPIO_DR4R: .equ 0x504 ; GPIO 4-mA Drive Select (p. 674)
GPIO_DR8R: .equ 0x508 ; GPIO 8-mA Drive Select (p. 675)
GPIO_ODR: .equ 0x50C ; GPIO Open Drain Select (p. 676)
GPIO_PUR: .equ 0x510 ; GPIO Pull-Up Select (p. 677)
GPIO_PDR: .equ 0x514 ; GPIO Pull-Down Select (p. 679)
GPIO_SLR: .equ 0x518 ; GPIO Slew Rate Control Select (p. 681)
GPIO_DEN: .equ 0x51C ; GPIO Digital Enable (p. 682)
GPIO_LOCK: .equ 0x520 ; GPIO Lock (p. 684)
GPIO_CR: .equ 0x524 ; GPIO Commit (p. 685)
GPIO_AMSEL: .equ 0x528 ; GPIO Analog Mode Select (p. 687)
GPIO_PCTL: .equ 0x52C ; GPIO Port Control (p. 688)
GPIO_ADCCTL: .equ 0x530 ; GPIO ADC Control (p. 690)
GPIO_DMACTL: .equ 0x534 ; GPIO DMA Control (p. 691)
GPIO_PeriphID4: .equ 0xFD0 ; GPIO Peripheral Identification 4 (p. 692)
GPIO_PeriphID5: .equ 0xFD4 ; GPIO Peripheral Identification 5 (p. 693)
GPIO_PeriphID6: .equ 0xFD8 ; GPIO Peripheral Identification 6 (p. 694)
GPIO_PeriphID7: .equ 0xFDC ; GPIO Peripheral Identification 7 (p. 695)
GPIO_PeriphID0: .equ 0xFE0 ; GPIO Peripheral Identification 0 (p. 696)
GPIO_PeriphID1: .equ 0xFE4 ; GPIO Peripheral Identification 1 (p. 697)
GPIO_PeriphID2: .equ 0xFE8 ; GPIO Peripheral Identification 2 (p. 698)
GPIO_PeriphID3: .equ 0xFEC ; GPIO Peripheral Identification 3 (p. 699)
GPIO_PCellID0: .equ 0xFF0 ; GPIO PrimeCell Identification 0 (p. 700)
GPIO_PCellID1: .equ 0xFF4 ; GPIO PrimeCell Identification 1 (p. 701)
GPIO_PCellID2: .equ 0xFF8 ; GPIO PrimeCell Identification 2 (p. 702)
GPIO_PCellID3: .equ 0xFFC ; GPIO PrimeCell Identification 3 (p. 703)

;                                                                            ;
;                              Timer registers                               ;
;                                                                            ;

timer_0_base_addr: .equ 0x40030000
timer_1_base_addr: .equ 0x40031000
timer_2_base_addr: .equ 0x40032000
timer_3_base_addr: .equ 0x40033000
timer_4_base_addr: .equ 0x40034000
timer_5_base_addr: .equ 0x40035000
timer_wide_0_base_addr: .equ 0x40036000
timer_wide_1_base_addr: .equ 0x40037000
timer_wide_2_base_addr: .equ 0x4004c000
timer_wide_3_base_addr: .equ 0x4004d000
timer_wide_4_base_addr: .equ 0x4004e000
timer_wide_5_base_addr: .equ 0x4004f000

GPTM_CFG: .equ 0x000 ; GPTM Configuration (p. 727)
GPTM_TAMR: .equ 0x004 ; GPTM Timer A Mode (p. 729)
GPTM_TBMR: .equ 0x008 ; GPTM Timer B Mode (p. 733)
GPTM_CTL: .equ 0x00C ; GPTM Control (p. 737)
GPTM_SYNC: .equ 0x010 ; GPTM Synchronize (p. 741)
GPTM_IMR: .equ 0x018 ; GPTM Interrupt Mask (p. 745)
GPTM_RIS: .equ 0x01C ; GPTM Raw Interrupt Status (p. 748)
GPTM_MIS: .equ 0x020 ; GPTM Masked Interrupt Status (p. 751)
GPTM_ICR: .equ 0x024 ; GPTM Interrupt Clear (p. 754)
GPTM_TAILR: .equ 0x028 ; GPTM Timer A Interval Load (p. 756)
GPTM_TBILR: .equ 0x02C ; GPTM Timer B Interval Load (p. 757)
GPTM_TAMATCHR: .equ 0x030 ; GPTM Timer A Match (p. 758)
GPTM_TBMATCHR: .equ 0x034 ; GPTM Timer B Match (p. 759)
GPTM_TAPR: .equ 0x038 ; GPTM Timer A Prescale (p. 760)
GPTM_TBPR: .equ 0x03C ; GPTM Timer B Prescale (p. 761)
GPTM_TAPMR: .equ 0x040 ; GPTM TimerA Prescale Match (p. 762)
GPTM_TBPMR: .equ 0x044 ; GPTM TimerB Prescale Match (p. 763)
GPTM_TAR: .equ 0x048 ; GPTM Timer A (p. 764)
GPTM_TBR: .equ 0x04C ; GPTM Timer B (p. 765)
GPTM_TAV: .equ 0x050 ; GPTM Timer A Value (p. 766)
GPTM_TBV: .equ 0x054 ; GPTM Timer B Value (p. 767)
GPTM_RTCPD: .equ 0x058 ; GPTM RTC Predivide (p. 768)
GPTM_TAPS: .equ 0x05C ; GPTM Timer A Prescale Snapshot (p. 769)
GPTM_TBPS: .equ 0x060 ; GPTM Timer B Prescale Snapshot (p. 770)
GPTM_TAPV: .equ 0x064 ; GPTM Timer A Prescale Value (p. 771)
GPTM_TBPV: .equ 0x068 ; GPTM Timer B Prescale Value (p. 772)
GPTM_PP: .equ 0xFC0 ; GPTM Peripheral Properties (p. 773)

;                                                                            ;
;                               I2C Registers                                ;
;                                                                            ;

I2C_0_base_addr: .equ 0x40020000
I2C_1_base_addr: .equ 0x40021000
I2C_2_base_addr: .equ 0x40022000
I2C_3_base_addr: .equ 0x40023000

I2C_MSA: .equ 0x000 ; I2C Master Slave Address (p. 1019)
I2C_MCS: .equ 0x004 ; I2C Master Control/Status (p. 1020)
I2C_MDR: .equ 0x008 ; I2C Master Data (p. 1025)
I2C_MTPR: .equ 0x00C ; I2C Master Timer Period (p. 1026)
I2C_MIMR: .equ 0x010 ; I2C Master Interrupt Mask (p. 1027)
I2C_MRIS: .equ 0x014 ; I2C Master Raw Interrupt Status (p. 1028)
I2C_MMIS: .equ 0x018 ; I2C Master Masked Interrupt Status (p. 1029)
I2C_MICR: .equ 0x01C ; I2C Master Interrupt Clear (p. 1030)
I2C_MCR: .equ 0x020 ; I2C Master Configuration (p. 1031)
I2C_MCLKOCNT: .equ 0x024 ; I2C Master Clock Low Timeout Count (p. 1033)
I2C_MBMON: .equ 0x02C ; I2C Master Bus Monitor (p. 1034)
I2C_MCR2: .equ 0x038 ; I2C Master Configuration 2 (p. 1035)
I2C_SOAR: .equ 0x800 ; I2C Slave Own Address (p. 1036)
I2C_SCSR: .equ 0x804 ; I2C Slave Control/Status (p. 1037)
I2C_SDR: .equ 0x808 ; I2C Slave Data (p. 1039)
I2C_SIMR: .equ 0x80C ; I2C Slave Interrupt Mask (p. 1040)
I2C_SRIS: .equ 0x810 ; I2C Slave Raw Interrupt Status (p. 1041)
I2C_SMIS: .equ 0x814 ; I2C Slave Masked Interrupt Status (p. 1042)
I2C_SICR: .equ 0x818 ; I2C Slave Interrupt Clear (p. 1043)
I2C_SOAR2: .equ 0x81C ; I2C Slave Own Address 2 (p. 1044)
I2C_SACKCTL: .equ 0x820 ; I2C Slave ACK Control (p. 1045)
I2C_PP: .equ 0xFC0 ; I2C Peripheral Properties (p. 1046)
I2C_PC: .equ 0xFC4 ; I2C Peripheral Configuration (p. 1047)


;                                                                              ;
;                                uDMA Registers                                ; 
;                                                                              ;

DMA_SRCENDP: .equ 0x000 ; DMA Channel Source Address End Pointer (p. 609)
DMA_DSTENDP: .equ 0x004 ; DMA Channel Destination Address End Pointer (p. 610)
DMA_CHCTL: .equ 0x008 ; DMA Channel Control Word (p. 611)
DMA_STAT: .equ 0x000 ; DMA Status (p. 616)
DMA_CFG: .equ 0x004 ; DMA Configuration (p. 618)
DMA_CTLBASE: .equ 0x008 ; DMA Channel Control Base Pointer (p. 619)
DMA_ALTBASE: .equ 0x00C ; DMA Alternate Channel Control Base Pointer (p. 620)
DMA_WAITSTAT: .equ 0x010 ; DMA Channel Wait-on-Request Status (p. 621)
DMA_SWREQ: .equ 0x014 ; DMA Channel Software Request (p. 622)
DMA_USEBURSTSET: .equ 0x018 ; DMA Channel Useburst Set (p. 623)
DMA_USEBURSTCLR: .equ 0x01C ; DMA Channel Useburst Clear (p. 624)
DMA_REQMASKSET: .equ 0x020 ; DMA Channel Request Mask Set (p. 625)
DMA_REQMASKCLR: .equ 0x024 ; DMA Channel Request Mask Clear (p. 626)
DMA_ENASET: .equ 0x028 ; DMA Channel Enable Set (p. 627)
DMA_ENACLR: .equ 0x02C ; DMA Channel Enable Clear (p. 628)
DMA_ALTSET: .equ 0x030 ; DMA Channel Primary Alternate Set (p. 629)
DMA_ALTCLR: .equ 0x034 ; DMA Channel Primary Alternate Clear (p. 630)
DMA_PRIOSET: .equ 0x038 ; DMA Channel Priority Set (p. 631)
DMA_PRIOCLR: .equ 0x03C ; DMA Channel Priority Clear (p. 632)
DMA_ERRCLR: .equ 0x04C ; DMA Bus Error Clear (p. 633)
DMA_CHASGN: .equ 0x500 ; DMA Channel Assignment (p. 634)
DMA_CHIS: .equ 0x504 ; DMA Channel Interrupt Status (p. 635)
DMA_CHMAP0: .equ 0x510 ; DMA Channel Map Select 0 (p. 636)
DMA_CHMAP1: .equ 0x514 ; DMA Channel Map Select 1 (p. 637)
DMA_CHMAP2: .equ 0x518 ; DMA Channel Map Select 2 (p. 638)
DMA_CHMAP3: .equ 0x51C ; DMA Channel Map Select 3 (p. 639)
DMA_PeriphID4: .equ 0xFD0 ; DMA Peripheral Identification 4 (p. 644)
DMA_PeriphID0: .equ 0xFE0 ; DMA Peripheral Identification 0 (p. 640)
DMA_PeriphID1: .equ 0xFE4 ; DMA Peripheral Identification 1 (p. 641)
DMA_PeriphID2: .equ 0xFE8 ; DMA Peripheral Identification 2 (p. 642)
DMA_PeriphID3: .equ 0xFEC ; DMA Peripheral Identification 3 (p. 643)
DMA_PCellID0: .equ 0xFF0 ; DMA PrimeCell Identification 0 (p. 645)
DMA_PCellID1: .equ 0xFF4 ; DMA PrimeCell Identification 1 (p. 646)
DMA_PCellID2: .equ 0xFF8 ; DMA PrimeCell Identification 2 (p. 647)
DMA_PCellID3: .equ 0xFFC ; DMA PrimeCell Identification 3 (p. 648)
