
assign out_assign = (sel_b1 & sel_b2) ? b : a;

always @(*) begin
    if (sel_b1 & sel_b2)
        out_always = b;
    else
        out_always = a;
end
endmodule