Software and firmware that provide a reliable high-performance control link for particle physics electronics, by implementing a simple A32/D32 control protocol for reading and modifying memory-mapped resources within FPGA-based hardware devices ([website](https://ipbus.web.cern.ch/doc/user/html/index.html) and [paper](https://iopscience.iop.org/article/10.1088/1748-0221/10/02/C02019/pdf)).

## Bus topology
