<dec f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.h' l='71' type='AVRCC::CondCodes llvm::AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const'/>
<def f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='240' ll='261' type='AVRCC::CondCodes llvm::AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='351' u='c' c='_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='471' u='c' c='_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
