// Seed: 3319627581
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output logic id_4,
    output wire id_5,
    output supply0 id_6,
    input wire id_7,
    output wor id_8,
    input wire id_9,
    input tri id_10,
    output supply1 id_11,
    input wand id_12,
    input tri0 id_13
);
  always_comb @(posedge id_7 or -1 or posedge -1) id_4 = id_7 - -1;
  logic [-1 : -1 'b0] id_15;
  assign id_0 = -1;
  supply1 id_16 = -1;
  always @(id_3 or 1) begin : LABEL_0
    disable id_17;
  end
  assign module_1.id_1 = 0;
  wire [1 : 1] id_18;
  assign id_2 = id_12;
  wire id_19;
endmodule
module module_1 #(
    parameter id_20 = 32'd13,
    parameter id_4  = 32'd57
) (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    output wand id_3,
    output supply0 _id_4,
    input supply1 id_5,
    input wire id_6,
    output logic id_7,
    output wor id_8,
    output tri id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    output tri id_18,
    input tri0 id_19,
    input tri _id_20
);
  assign id_7 = 1;
  wire id_22;
  wire id_23;
  logic [1 : id_4] id_24;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_1,
      id_19,
      id_7,
      id_0,
      id_3,
      id_11,
      id_18,
      id_11,
      id_16,
      id_8,
      id_2,
      id_5
  );
  logic id_25;
  always_comb @(posedge id_1++) id_7 <= 1'b0 == -1;
  logic [id_20 : {  -1  {  1  }  }] id_26 = id_16;
  wire id_27;
endmodule
