# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/bram_sim.v" \
"../../../../DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/conv.v" \
"../../../../DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/ctrl.v" \
"../../../../DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/dp.v" \
"../../../../DLIC_2020_hw5_conv.srcs/sim_1/imports/Downloads/conv_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
