{"vcs1":{"timestamp_begin":1729477282.647026829, "rt":1.67, "ut":0.41, "st":0.27}}
{"vcselab":{"timestamp_begin":1729477284.407335372, "rt":1.28, "ut":0.23, "st":0.20}}
{"link":{"timestamp_begin":1729477285.770668115, "rt":0.37, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729477281.963976924}
{"VCS_COMP_START_TIME": 1729477281.963976924}
{"VCS_COMP_END_TIME": 1729477287.726820998}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330216}}
{"stitch_vcselab": {"peak_mem": 215156}}
