module testing_sram
(
  input wire read,
  input wire write,
  input wire [15:0] addr,
  input wire [127:0] valueIn,
  input wire dump,
  input wire dumpNum,
  output wire [127:0] valueOut
);
reg tmp=0;
reg [8:0]tmp2=511;

defparam sRAM.W_DATA_SIZE_WORDS=16;

on_chip_sram_wrapper sRAM(
              .init_file_number(0),
              .dump_file_number(dumpNum),
              .mem_clr(tmp),
              .mem_init(tmp),
              .mem_dump(dump),
              .start_address(tmp),
              .last_address(tmp2),
              .verbose(tmp),
              .read_enable(read),
              .write_enable(write),
              .address(addr),
              .read_data(valueOut),
              .write_data(valueIn)
              );

endmodule