{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 13:34:23 2011 " "Info: Processing started: Tue Oct 11 13:34:23 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_adder -c fast_adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fast_adder -c fast_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Info: Found design unit 1: adder-arch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_enable.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file d_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-mux_2_to_1_arch " "Info: Found design unit 1: mux_2_to_1-mux_2_to_1_arch" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_enable.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 d_flip_flop_en-d_enable_arch " "Info: Found design unit 2: d_flip_flop_en-d_enable_arch" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_enable.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Info: Found entity 1: mux_2_to_1" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_enable.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 d_flip_flop_en " "Info: Found entity 2: d_flip_flop_en" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_enable.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-arch " "Info: Found design unit 1: d_latch-arch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Info: Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec_7seg_hex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Dec_7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_hex-a " "Info: Found design unit 1: dec_7seg_hex-a" {  } { { "Dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/Dec_7seg_hex.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_hex " "Info: Found entity 1: dec_7seg_hex" {  } { { "Dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/Dec_7seg_hex.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch " "Info: Found design unit 1: decoder-arch" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fast_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_adder-arch " "Info: Found design unit 1: fast_adder-arch" {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 fast_adder " "Info: Found entity 1: fast_adder" {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_slave-arch " "Info: Found design unit 1: master_slave-arch" {  } { { "master_slave.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/master_slave.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 master_slave " "Info: Found entity 1: master_slave" {  } { { "master_slave.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/master_slave.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexer8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer8-arch " "Info: Found design unit 1: multiplexer8-arch" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8 " "Info: Found entity 1: multiplexer8" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Info: Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-arch_and_gate " "Info: Found design unit 1: and_gate-arch_and_gate" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 registerfile_8_by_8-struct " "Info: Found design unit 2: registerfile_8_by_8-struct" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Info: Found entity 1: and_gate" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 registerfile_8_by_8 " "Info: Found entity 2: registerfile_8_by_8" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_adder-arch_adder " "Info: Found design unit 1: test_adder-arch_adder" {  } { { "test_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/test_adder.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 test_adder " "Info: Found entity 1: test_adder" {  } { { "test_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/test_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fast_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_fast_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_fast_adder-arch_test " "Info: Found design unit 1: test_fast_adder-arch_test" {  } { { "test_fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/test_fast_adder.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 test_fast_adder " "Info: Found entity 1: test_fast_adder" {  } { { "test_fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/test_fast_adder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_registerfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_registerfile-arch_test " "Info: Found design unit 1: test_registerfile-arch_test" {  } { { "test_registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/test_registerfile.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 test_registerfile " "Info: Found entity 1: test_registerfile" {  } { { "test_registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/test_registerfile.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_adder " "Info: Elaborating entity \"fast_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile_8_by_8 registerfile_8_by_8:rf " "Info: Elaborating entity \"registerfile_8_by_8\" for hierarchy \"registerfile_8_by_8:rf\"" {  } { { "fast_adder.vhd" "rf" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder registerfile_8_by_8:rf\|decoder:DEC " "Info: Elaborating entity \"decoder\" for hierarchy \"registerfile_8_by_8:rf\|decoder:DEC\"" {  } { { "registerfile.vhd" "DEC" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o decoder.vhd(11) " "Warning (10631): VHDL Process Statement warning at decoder.vhd(11): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[0\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[1\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[2\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[3\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[4\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[5\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[6\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] decoder.vhd(11) " "Info (10041): Inferred latch for \"o\[7\]\" at decoder.vhd(11)" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/decoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate registerfile_8_by_8:rf\|and_gate:AND1 " "Info: Elaborating entity \"and_gate\" for hierarchy \"registerfile_8_by_8:rf\|and_gate:AND1\"" {  } { { "registerfile.vhd" "AND1" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg registerfile_8_by_8:rf\|reg:R1 " "Info: Elaborating entity \"reg\" for hierarchy \"registerfile_8_by_8:rf\|reg:R1\"" {  } { { "registerfile.vhd" "R1" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop_en registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0 " "Info: Elaborating entity \"d_flip_flop_en\" for hierarchy \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\"" {  } { { "reg.vhd" "r0" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/reg.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|mux_2_to_1:enable " "Info: Elaborating entity \"mux_2_to_1\" for hierarchy \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|mux_2_to_1:enable\"" {  } { { "d_enable.vhd" "enable" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_enable.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_slave registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff " "Info: Elaborating entity \"master_slave\" for hierarchy \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\"" {  } { { "d_enable.vhd" "d_ff" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_enable.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master " "Info: Elaborating entity \"d_latch\" for hierarchy \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\"" {  } { { "master_slave.vhd" "master" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/master_slave.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer8 registerfile_8_by_8:rf\|multiplexer8:MUXA " "Info: Elaborating entity \"multiplexer8\" for hierarchy \"registerfile_8_by_8:rf\|multiplexer8:MUXA\"" {  } { { "registerfile.vhd" "MUXA" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o multiplexer8.vhd(19) " "Warning (10631): VHDL Process Statement warning at multiplexer8.vhd(19): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[0\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[1\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[2\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[3\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[4\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[5\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[6\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] multiplexer8.vhd(19) " "Info (10041): Inferred latch for \"o\[7\]\" at multiplexer8.vhd(19)" {  } { { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:a " "Info: Elaborating entity \"adder\" for hierarchy \"adder:a\"" {  } { { "fast_adder.vhd" "a" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_s adder.vhd(19) " "Warning (10631): VHDL Process Statement warning at adder.vhd(19): inferring latch(es) for signal or variable \"next_s\", which holds its previous value in one or more paths through the process" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_LOOP_DOES_NOT_TERM" "adder.vhd(83) " "Error (10536): VHDL Loop Statement error at adder.vhd(83): loop must terminate within 10,000 iterations" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 83 0 0 } }  } 0 10536 "VHDL Loop Statement error at %1!s!: loop must terminate within 10,000 iterations" 0 0 "" 0 0}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "adder:a " "Error: Can't elaborate user hierarchy \"adder:a\"" {  } { { "fast_adder.vhd" "a" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 47 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Error: Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 13:34:33 2011 " "Error: Processing ended: Tue Oct 11 13:34:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Error: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Error: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
