Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto d5f7fc9a3a2046a0b35530570d8d590d --debug typical --relax --mt 2 -L fifo_generator_v13_1_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_USB_behav xil_defaultlib.Sim_USB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4(C_COMMON_...
Compiling module xil_defaultlib.Ex_Fifo
Compiling module xil_defaultlib.Sim_USB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim_USB_behav
