{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -Oz)",
  "modules": {
    "Top": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:23.1-65.10"
      },
      "ports": {
        "CLK_50M": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "UART_0_0_rxd": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UART_0_0_txd": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$add${workspace}/PS_BRAM.srcs/sources_1/new/Top.v:40$3": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:40.26-40.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "$eq${workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36$2": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36.13-36.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 69 ]
          }
        },
        "$procdff$10": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:33.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
            "Q": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        "$procdff$11": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:33.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Q": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ]
          }
        },
        "$procmux$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36.13-36.32|{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 69 ],
            "Y": [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ]
          }
        },
        "$procmux$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36.13-36.32|{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 69 ],
            "Y": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
          }
        },
        "u_ila_0": {
          "hide_name": 0,
          "type": "ila_0",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:44.11-48.12"
          },
          "port_directions": {
            "clk": "input",
            "probe0": "input",
            "probe1": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "probe0": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ],
            "probe1": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
          }
        },
        "u_zynq": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_wrapper",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:51.23-62.24"
          },
          "port_directions": {
            "BRAM_PORTB_0_addr": "input",
            "BRAM_PORTB_0_clk": "input",
            "BRAM_PORTB_0_din": "input",
            "BRAM_PORTB_0_dout": "output",
            "BRAM_PORTB_0_en": "input",
            "BRAM_PORTB_0_rst": "input",
            "BRAM_PORTB_0_we": "input",
            "UART_0_0_rxd": "input",
            "UART_0_0_txd": "output"
          },
          "connections": {
            "BRAM_PORTB_0_addr": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "BRAM_PORTB_0_clk": [ 2 ],
            "BRAM_PORTB_0_din": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "BRAM_PORTB_0_dout": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
            "BRAM_PORTB_0_en": [ "1" ],
            "BRAM_PORTB_0_rst": [ "0" ],
            "BRAM_PORTB_0_we": [ "0", "0", "0", "0" ],
            "UART_0_0_rxd": [ 3 ],
            "UART_0_0_txd": [ 4 ]
          }
        }
      },
      "netnames": {
        "$0\\BRAM_addr[31:0]": {
          "hide_name": 1,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:33.5-42.8"
          }
        },
        "$0\\BRAM_addr_Lag[31:0]": {
          "hide_name": 1,
          "bits": [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:33.5-42.8"
          }
        },
        "$add${workspace}/PS_BRAM.srcs/sources_1/new/Top.v:40$3_Y": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:40.26-40.43"
          }
        },
        "$eq${workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36$2_Y": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:36.13-36.32"
          }
        },
        "$procmux$5_Y": {
          "hide_name": 1,
          "bits": [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
          }
        },
        "$procmux$6_CMP": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "$procmux$8_Y": {
          "hide_name": 1,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
          }
        },
        "$procmux$9_CMP": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "BRAM_addr": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:29.21-29.30"
          }
        },
        "BRAM_addr_Lag": {
          "hide_name": 0,
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:31.21-31.34"
          }
        },
        "BRAM_dout": {
          "hide_name": 0,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:30.21-30.30"
          }
        },
        "CLK_50M": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:24.21-24.28"
          }
        },
        "UART_0_0_rxd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:25.21-25.33"
          }
        },
        "UART_0_0_txd": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.srcs/sources_1/new/Top.v:26.21-26.33"
          }
        }
      }
    },
    "ZYNQ_CORE": {
      "attributes": {
        "HW_HANDOFF": "ZYNQ_CORE.hwdef",
        "CORE_GENERATION_INFO": "ZYNQ_CORE,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=ZYNQ_CORE,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=8,numReposBlks=8,numNonXlnxBlks=0,numHierBlks=0,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=6,da_bram_cntlr_cnt=6,da_clkrst_cnt=5,da_ps7_cnt=2,synth_mode=OOC_per_IP}",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:14.1-630.10"
      },
      "ports": {
        "BRAM_PORTB_0_addr": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "BRAM_PORTB_0_clk": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "BRAM_PORTB_0_din": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "BRAM_PORTB_0_dout": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "BRAM_PORTB_0_en": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "BRAM_PORTB_0_rst": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "BRAM_PORTB_0_we": {
          "direction": "input",
          "bits": [ 101, 102, 103, 104 ]
        },
        "DDR_addr": {
          "direction": "inout",
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
        },
        "DDR_ba": {
          "direction": "inout",
          "bits": [ 120, 121, 122 ]
        },
        "DDR_cas_n": {
          "direction": "inout",
          "bits": [ 123 ]
        },
        "DDR_ck_n": {
          "direction": "inout",
          "bits": [ 124 ]
        },
        "DDR_ck_p": {
          "direction": "inout",
          "bits": [ 125 ]
        },
        "DDR_cke": {
          "direction": "inout",
          "bits": [ 126 ]
        },
        "DDR_cs_n": {
          "direction": "inout",
          "bits": [ 127 ]
        },
        "DDR_dm": {
          "direction": "inout",
          "bits": [ 128, 129, 130, 131 ]
        },
        "DDR_dq": {
          "direction": "inout",
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
        },
        "DDR_dqs_n": {
          "direction": "inout",
          "bits": [ 164, 165, 166, 167 ]
        },
        "DDR_dqs_p": {
          "direction": "inout",
          "bits": [ 168, 169, 170, 171 ]
        },
        "DDR_odt": {
          "direction": "inout",
          "bits": [ 172 ]
        },
        "DDR_ras_n": {
          "direction": "inout",
          "bits": [ 173 ]
        },
        "DDR_reset_n": {
          "direction": "inout",
          "bits": [ 174 ]
        },
        "DDR_we_n": {
          "direction": "inout",
          "bits": [ 175 ]
        },
        "FIXED_IO_ddr_vrn": {
          "direction": "inout",
          "bits": [ 176 ]
        },
        "FIXED_IO_ddr_vrp": {
          "direction": "inout",
          "bits": [ 177 ]
        },
        "FIXED_IO_mio": {
          "direction": "inout",
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ]
        },
        "FIXED_IO_ps_clk": {
          "direction": "inout",
          "bits": [ 232 ]
        },
        "FIXED_IO_ps_porb": {
          "direction": "inout",
          "bits": [ 233 ]
        },
        "FIXED_IO_ps_srstb": {
          "direction": "inout",
          "bits": [ 234 ]
        },
        "UART_0_0_rxd": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "UART_0_0_txd": {
          "direction": "output",
          "bits": [ 236 ]
        }
      },
      "cells": {
        "axi_bram_ctrl_0": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_axi_bram_ctrl_0_4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:271.31-311.47"
          },
          "connections": {
            "bram_addr_a": [ 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
            "bram_clk_a": [ 252 ],
            "bram_en_a": [ 253 ],
            "bram_rddata_a": [ 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285 ],
            "bram_rst_a": [ 286 ],
            "bram_we_a": [ 287, 288, 289, 290 ],
            "bram_wrdata_a": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
            "s_axi_aclk": [ 323 ],
            "s_axi_araddr": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "s_axi_arburst": [ 339, 340 ],
            "s_axi_arcache": [ 341, 342, 343, 344 ],
            "s_axi_aresetn": [ 345 ],
            "s_axi_arlen": [ 346, 347, 348, 349, 350, 351, 352, 353 ],
            "s_axi_arlock": [ 354 ],
            "s_axi_arprot": [ 355, 356, 357 ],
            "s_axi_arready": [ 358 ],
            "s_axi_arsize": [ 359, 360, 361 ],
            "s_axi_arvalid": [ 362 ],
            "s_axi_awaddr": [ 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377 ],
            "s_axi_awburst": [ 378, 379 ],
            "s_axi_awcache": [ 380, 381, 382, 383 ],
            "s_axi_awlen": [ 384, 385, 386, 387, 388, 389, 390, 391 ],
            "s_axi_awlock": [ 392 ],
            "s_axi_awprot": [ 393, 394, 395 ],
            "s_axi_awready": [ 396 ],
            "s_axi_awsize": [ 397, 398, 399 ],
            "s_axi_awvalid": [ 400 ],
            "s_axi_bready": [ 401 ],
            "s_axi_bresp": [ 402, 403 ],
            "s_axi_bvalid": [ 404 ],
            "s_axi_rdata": [ 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436 ],
            "s_axi_rlast": [ 437 ],
            "s_axi_rready": [ 438 ],
            "s_axi_rresp": [ 439, 440 ],
            "s_axi_rvalid": [ 441 ],
            "s_axi_wdata": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473 ],
            "s_axi_wlast": [ 474 ],
            "s_axi_wready": [ 475 ],
            "s_axi_wstrb": [ 476, 477, 478, 479 ],
            "s_axi_wvalid": [ 480 ]
          }
        },
        "axi_bram_ctrl_1": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_axi_bram_ctrl_0_5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:312.31-352.47"
          },
          "connections": {
            "bram_addr_a": [ 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ],
            "bram_clk_a": [ 496 ],
            "bram_en_a": [ 497 ],
            "bram_rddata_a": [ 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ],
            "bram_rst_a": [ 530 ],
            "bram_we_a": [ 531, 532, 533, 534 ],
            "bram_wrdata_a": [ 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566 ],
            "s_axi_aclk": [ 323 ],
            "s_axi_araddr": [ 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
            "s_axi_arburst": [ 582, 583 ],
            "s_axi_arcache": [ 584, 585, 586, 587 ],
            "s_axi_aresetn": [ 345 ],
            "s_axi_arlen": [ 588, 589, 590, 591, 592, 593, 594, 595 ],
            "s_axi_arlock": [ 596 ],
            "s_axi_arprot": [ 597, 598, 599 ],
            "s_axi_arready": [ 600 ],
            "s_axi_arsize": [ 601, 602, 603 ],
            "s_axi_arvalid": [ 604 ],
            "s_axi_awaddr": [ 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619 ],
            "s_axi_awburst": [ 620, 621 ],
            "s_axi_awcache": [ 622, 623, 624, 625 ],
            "s_axi_awlen": [ 626, 627, 628, 629, 630, 631, 632, 633 ],
            "s_axi_awlock": [ 634 ],
            "s_axi_awprot": [ 635, 636, 637 ],
            "s_axi_awready": [ 638 ],
            "s_axi_awsize": [ 639, 640, 641 ],
            "s_axi_awvalid": [ 642 ],
            "s_axi_bready": [ 643 ],
            "s_axi_bresp": [ 644, 645 ],
            "s_axi_bvalid": [ 646 ],
            "s_axi_rdata": [ 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678 ],
            "s_axi_rlast": [ 679 ],
            "s_axi_rready": [ 680 ],
            "s_axi_rresp": [ 681, 682 ],
            "s_axi_rvalid": [ 683 ],
            "s_axi_wdata": [ 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715 ],
            "s_axi_wlast": [ 716 ],
            "s_axi_wready": [ 717 ],
            "s_axi_wstrb": [ 718, 719, 720, 721 ],
            "s_axi_wvalid": [ 722 ]
          }
        },
        "axi_bram_ctrl_2": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_axi_bram_ctrl_0_6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:353.31-393.47"
          },
          "connections": {
            "bram_addr_a": [ 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737 ],
            "bram_clk_a": [ 738 ],
            "bram_en_a": [ 739 ],
            "bram_rddata_a": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
            "bram_rst_a": [ 772 ],
            "bram_we_a": [ 773, 774, 775, 776 ],
            "bram_wrdata_a": [ 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808 ],
            "s_axi_aclk": [ 323 ],
            "s_axi_araddr": [ 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
            "s_axi_arburst": [ 824, 825 ],
            "s_axi_arcache": [ 826, 827, 828, 829 ],
            "s_axi_aresetn": [ 345 ],
            "s_axi_arlen": [ 830, 831, 832, 833, 834, 835, 836, 837 ],
            "s_axi_arlock": [ 838 ],
            "s_axi_arprot": [ 839, 840, 841 ],
            "s_axi_arready": [ 842 ],
            "s_axi_arsize": [ 843, 844, 845 ],
            "s_axi_arvalid": [ 846 ],
            "s_axi_awaddr": [ 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861 ],
            "s_axi_awburst": [ 862, 863 ],
            "s_axi_awcache": [ 864, 865, 866, 867 ],
            "s_axi_awlen": [ 868, 869, 870, 871, 872, 873, 874, 875 ],
            "s_axi_awlock": [ 876 ],
            "s_axi_awprot": [ 877, 878, 879 ],
            "s_axi_awready": [ 880 ],
            "s_axi_awsize": [ 881, 882, 883 ],
            "s_axi_awvalid": [ 884 ],
            "s_axi_bready": [ 885 ],
            "s_axi_bresp": [ 886, 887 ],
            "s_axi_bvalid": [ 888 ],
            "s_axi_rdata": [ 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920 ],
            "s_axi_rlast": [ 921 ],
            "s_axi_rready": [ 922 ],
            "s_axi_rresp": [ 923, 924 ],
            "s_axi_rvalid": [ 925 ],
            "s_axi_wdata": [ 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957 ],
            "s_axi_wlast": [ 958 ],
            "s_axi_wready": [ 959 ],
            "s_axi_wstrb": [ 960, 961, 962, 963 ],
            "s_axi_wvalid": [ 964 ]
          }
        },
        "axi_smc": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_axi_smc_1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:394.23-527.52"
          },
          "connections": {
            "M00_AXI_araddr": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "M00_AXI_arburst": [ 339, 340 ],
            "M00_AXI_arcache": [ 341, 342, 343, 344 ],
            "M00_AXI_arlen": [ 346, 347, 348, 349, 350, 351, 352, 353 ],
            "M00_AXI_arlock": [ 354 ],
            "M00_AXI_arprot": [ 355, 356, 357 ],
            "M00_AXI_arready": [ 358 ],
            "M00_AXI_arsize": [ 359, 360, 361 ],
            "M00_AXI_arvalid": [ 362 ],
            "M00_AXI_awaddr": [ 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377 ],
            "M00_AXI_awburst": [ 378, 379 ],
            "M00_AXI_awcache": [ 380, 381, 382, 383 ],
            "M00_AXI_awlen": [ 384, 385, 386, 387, 388, 389, 390, 391 ],
            "M00_AXI_awlock": [ 392 ],
            "M00_AXI_awprot": [ 393, 394, 395 ],
            "M00_AXI_awready": [ 396 ],
            "M00_AXI_awsize": [ 397, 398, 399 ],
            "M00_AXI_awvalid": [ 400 ],
            "M00_AXI_bready": [ 401 ],
            "M00_AXI_bresp": [ 402, 403 ],
            "M00_AXI_bvalid": [ 404 ],
            "M00_AXI_rdata": [ 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436 ],
            "M00_AXI_rlast": [ 437 ],
            "M00_AXI_rready": [ 438 ],
            "M00_AXI_rresp": [ 439, 440 ],
            "M00_AXI_rvalid": [ 441 ],
            "M00_AXI_wdata": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473 ],
            "M00_AXI_wlast": [ 474 ],
            "M00_AXI_wready": [ 475 ],
            "M00_AXI_wstrb": [ 476, 477, 478, 479 ],
            "M00_AXI_wvalid": [ 480 ],
            "M01_AXI_araddr": [ 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
            "M01_AXI_arburst": [ 582, 583 ],
            "M01_AXI_arcache": [ 584, 585, 586, 587 ],
            "M01_AXI_arlen": [ 588, 589, 590, 591, 592, 593, 594, 595 ],
            "M01_AXI_arlock": [ 596 ],
            "M01_AXI_arprot": [ 597, 598, 599 ],
            "M01_AXI_arready": [ 600 ],
            "M01_AXI_arsize": [ 601, 602, 603 ],
            "M01_AXI_arvalid": [ 604 ],
            "M01_AXI_awaddr": [ 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619 ],
            "M01_AXI_awburst": [ 620, 621 ],
            "M01_AXI_awcache": [ 622, 623, 624, 625 ],
            "M01_AXI_awlen": [ 626, 627, 628, 629, 630, 631, 632, 633 ],
            "M01_AXI_awlock": [ 634 ],
            "M01_AXI_awprot": [ 635, 636, 637 ],
            "M01_AXI_awready": [ 638 ],
            "M01_AXI_awsize": [ 639, 640, 641 ],
            "M01_AXI_awvalid": [ 642 ],
            "M01_AXI_bready": [ 643 ],
            "M01_AXI_bresp": [ 644, 645 ],
            "M01_AXI_bvalid": [ 646 ],
            "M01_AXI_rdata": [ 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678 ],
            "M01_AXI_rlast": [ 679 ],
            "M01_AXI_rready": [ 680 ],
            "M01_AXI_rresp": [ 681, 682 ],
            "M01_AXI_rvalid": [ 683 ],
            "M01_AXI_wdata": [ 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715 ],
            "M01_AXI_wlast": [ 716 ],
            "M01_AXI_wready": [ 717 ],
            "M01_AXI_wstrb": [ 718, 719, 720, 721 ],
            "M01_AXI_wvalid": [ 722 ],
            "M02_AXI_araddr": [ 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
            "M02_AXI_arburst": [ 824, 825 ],
            "M02_AXI_arcache": [ 826, 827, 828, 829 ],
            "M02_AXI_arlen": [ 830, 831, 832, 833, 834, 835, 836, 837 ],
            "M02_AXI_arlock": [ 838 ],
            "M02_AXI_arprot": [ 839, 840, 841 ],
            "M02_AXI_arready": [ 842 ],
            "M02_AXI_arsize": [ 843, 844, 845 ],
            "M02_AXI_arvalid": [ 846 ],
            "M02_AXI_awaddr": [ 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861 ],
            "M02_AXI_awburst": [ 862, 863 ],
            "M02_AXI_awcache": [ 864, 865, 866, 867 ],
            "M02_AXI_awlen": [ 868, 869, 870, 871, 872, 873, 874, 875 ],
            "M02_AXI_awlock": [ 876 ],
            "M02_AXI_awprot": [ 877, 878, 879 ],
            "M02_AXI_awready": [ 880 ],
            "M02_AXI_awsize": [ 881, 882, 883 ],
            "M02_AXI_awvalid": [ 884 ],
            "M02_AXI_bready": [ 885 ],
            "M02_AXI_bresp": [ 886, 887 ],
            "M02_AXI_bvalid": [ 888 ],
            "M02_AXI_rdata": [ 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920 ],
            "M02_AXI_rlast": [ 921 ],
            "M02_AXI_rready": [ 922 ],
            "M02_AXI_rresp": [ 923, 924 ],
            "M02_AXI_rvalid": [ 925 ],
            "M02_AXI_wdata": [ 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957 ],
            "M02_AXI_wlast": [ 958 ],
            "M02_AXI_wready": [ 959 ],
            "M02_AXI_wstrb": [ 960, 961, 962, 963 ],
            "M02_AXI_wvalid": [ 964 ],
            "S00_AXI_araddr": [ 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996 ],
            "S00_AXI_arburst": [ 997, 998 ],
            "S00_AXI_arcache": [ 999, 1000, 1001, 1002 ],
            "S00_AXI_arid": [ 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014 ],
            "S00_AXI_arlen": [ 1015, 1016, 1017, 1018 ],
            "S00_AXI_arlock": [ 1019, 1020 ],
            "S00_AXI_arprot": [ 1021, 1022, 1023 ],
            "S00_AXI_arqos": [ 1024, 1025, 1026, 1027 ],
            "S00_AXI_arready": [ 1028 ],
            "S00_AXI_arsize": [ 1029, 1030, 1031 ],
            "S00_AXI_arvalid": [ 1032 ],
            "S00_AXI_awaddr": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064 ],
            "S00_AXI_awburst": [ 1065, 1066 ],
            "S00_AXI_awcache": [ 1067, 1068, 1069, 1070 ],
            "S00_AXI_awid": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082 ],
            "S00_AXI_awlen": [ 1083, 1084, 1085, 1086 ],
            "S00_AXI_awlock": [ 1087, 1088 ],
            "S00_AXI_awprot": [ 1089, 1090, 1091 ],
            "S00_AXI_awqos": [ 1092, 1093, 1094, 1095 ],
            "S00_AXI_awready": [ 1096 ],
            "S00_AXI_awsize": [ 1097, 1098, 1099 ],
            "S00_AXI_awvalid": [ 1100 ],
            "S00_AXI_bid": [ 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112 ],
            "S00_AXI_bready": [ 1113 ],
            "S00_AXI_bresp": [ 1114, 1115 ],
            "S00_AXI_bvalid": [ 1116 ],
            "S00_AXI_rdata": [ 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148 ],
            "S00_AXI_rid": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160 ],
            "S00_AXI_rlast": [ 1161 ],
            "S00_AXI_rready": [ 1162 ],
            "S00_AXI_rresp": [ 1163, 1164 ],
            "S00_AXI_rvalid": [ 1165 ],
            "S00_AXI_wdata": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197 ],
            "S00_AXI_wid": [ 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209 ],
            "S00_AXI_wlast": [ 1210 ],
            "S00_AXI_wready": [ 1211 ],
            "S00_AXI_wstrb": [ 1212, 1213, 1214, 1215 ],
            "S00_AXI_wvalid": [ 1216 ],
            "aclk": [ 323 ],
            "aresetn": [ 345 ]
          }
        },
        "blk_mem_gen_0": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_blk_mem_gen_0_2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:528.29-542.45"
          },
          "connections": {
            "addra": [ 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "addrb": [ 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "clka": [ 252 ],
            "clkb": [ 496 ],
            "dina": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
            "dinb": [ 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566 ],
            "douta": [ 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285 ],
            "doutb": [ 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ],
            "ena": [ 253 ],
            "enb": [ 497 ],
            "rsta": [ 286 ],
            "rstb": [ 530 ],
            "wea": [ 287, 288, 289, 290 ],
            "web": [ 531, 532, 533, 534 ]
          }
        },
        "blk_mem_gen_1": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_blk_mem_gen_0_3",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:543.29-557.33"
          },
          "connections": {
            "addra": [ 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "addrb": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "clka": [ 738 ],
            "clkb": [ 34 ],
            "dina": [ 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808 ],
            "dinb": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "douta": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
            "doutb": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "ena": [ 739 ],
            "enb": [ 99 ],
            "rsta": [ 772 ],
            "rstb": [ 100 ],
            "wea": [ 773, 774, 775, 776 ],
            "web": [ 101, 102, 103, 104 ]
          }
        },
        "processing_system7_0": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_processing_system7_0_1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:558.36-622.52"
          },
          "connections": {
            "DDR_Addr": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "DDR_BankAddr": [ 120, 121, 122 ],
            "DDR_CAS_n": [ 123 ],
            "DDR_CKE": [ 126 ],
            "DDR_CS_n": [ 127 ],
            "DDR_Clk": [ 125 ],
            "DDR_Clk_n": [ 124 ],
            "DDR_DM": [ 128, 129, 130, 131 ],
            "DDR_DQ": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "DDR_DQS": [ 168, 169, 170, 171 ],
            "DDR_DQS_n": [ 164, 165, 166, 167 ],
            "DDR_DRSTB": [ 174 ],
            "DDR_ODT": [ 172 ],
            "DDR_RAS_n": [ 173 ],
            "DDR_VRN": [ 176 ],
            "DDR_VRP": [ 177 ],
            "DDR_WEB": [ 175 ],
            "FCLK_CLK0": [ 323 ],
            "FCLK_RESET0_N": [ 1217 ],
            "MIO": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ],
            "M_AXI_GP0_ACLK": [ 323 ],
            "M_AXI_GP0_ARADDR": [ 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996 ],
            "M_AXI_GP0_ARBURST": [ 997, 998 ],
            "M_AXI_GP0_ARCACHE": [ 999, 1000, 1001, 1002 ],
            "M_AXI_GP0_ARID": [ 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014 ],
            "M_AXI_GP0_ARLEN": [ 1015, 1016, 1017, 1018 ],
            "M_AXI_GP0_ARLOCK": [ 1019, 1020 ],
            "M_AXI_GP0_ARPROT": [ 1021, 1022, 1023 ],
            "M_AXI_GP0_ARQOS": [ 1024, 1025, 1026, 1027 ],
            "M_AXI_GP0_ARREADY": [ 1028 ],
            "M_AXI_GP0_ARSIZE": [ 1029, 1030, 1031 ],
            "M_AXI_GP0_ARVALID": [ 1032 ],
            "M_AXI_GP0_AWADDR": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064 ],
            "M_AXI_GP0_AWBURST": [ 1065, 1066 ],
            "M_AXI_GP0_AWCACHE": [ 1067, 1068, 1069, 1070 ],
            "M_AXI_GP0_AWID": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082 ],
            "M_AXI_GP0_AWLEN": [ 1083, 1084, 1085, 1086 ],
            "M_AXI_GP0_AWLOCK": [ 1087, 1088 ],
            "M_AXI_GP0_AWPROT": [ 1089, 1090, 1091 ],
            "M_AXI_GP0_AWQOS": [ 1092, 1093, 1094, 1095 ],
            "M_AXI_GP0_AWREADY": [ 1096 ],
            "M_AXI_GP0_AWSIZE": [ 1097, 1098, 1099 ],
            "M_AXI_GP0_AWVALID": [ 1100 ],
            "M_AXI_GP0_BID": [ 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112 ],
            "M_AXI_GP0_BREADY": [ 1113 ],
            "M_AXI_GP0_BRESP": [ 1114, 1115 ],
            "M_AXI_GP0_BVALID": [ 1116 ],
            "M_AXI_GP0_RDATA": [ 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148 ],
            "M_AXI_GP0_RID": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160 ],
            "M_AXI_GP0_RLAST": [ 1161 ],
            "M_AXI_GP0_RREADY": [ 1162 ],
            "M_AXI_GP0_RRESP": [ 1163, 1164 ],
            "M_AXI_GP0_RVALID": [ 1165 ],
            "M_AXI_GP0_WDATA": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197 ],
            "M_AXI_GP0_WID": [ 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209 ],
            "M_AXI_GP0_WLAST": [ 1210 ],
            "M_AXI_GP0_WREADY": [ 1211 ],
            "M_AXI_GP0_WSTRB": [ 1212, 1213, 1214, 1215 ],
            "M_AXI_GP0_WVALID": [ 1216 ],
            "PS_CLK": [ 232 ],
            "PS_PORB": [ 233 ],
            "PS_SRSTB": [ 234 ],
            "UART0_RX": [ 235 ],
            "UART0_TX": [ 236 ]
          }
        },
        "rst_ps7_0_50M": {
          "hide_name": 0,
          "type": "ZYNQ_CORE_rst_ps7_0_50M_1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:623.29-629.59"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "dcm_locked": [ "1" ],
            "ext_reset_in": [ 1217 ],
            "mb_debug_sys_rst": [ "0" ],
            "peripheral_aresetn": [ 345 ],
            "slowest_sync_clk": [ 323 ]
          }
        }
      },
      "netnames": {
        "BRAM_PORTB_0_1_ADDR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:76.14-76.33"
          }
        },
        "BRAM_PORTB_0_1_CLK": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:77.8-77.26"
          }
        },
        "BRAM_PORTB_0_1_DIN": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:78.14-78.32"
          }
        },
        "BRAM_PORTB_0_1_DOUT": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:79.14-79.33"
          }
        },
        "BRAM_PORTB_0_1_EN": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:80.8-80.25"
          }
        },
        "BRAM_PORTB_0_1_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:81.8-81.26"
          }
        },
        "BRAM_PORTB_0_1_WE": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:82.13-82.30"
          }
        },
        "BRAM_PORTB_0_addr": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 ADDR",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME BRAM_PORTB_0, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, MEM_SIZE 8192, MEM_WIDTH 32, READ_LATENCY 1",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:45.235-45.252"
          }
        },
        "BRAM_PORTB_0_clk": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 CLK",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:46.83-46.99"
          }
        },
        "BRAM_PORTB_0_din": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 DIN",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:47.89-47.105"
          }
        },
        "BRAM_PORTB_0_dout": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 DOUT",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:48.91-48.108"
          }
        },
        "BRAM_PORTB_0_en": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 EN",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:49.82-49.97"
          }
        },
        "BRAM_PORTB_0_rst": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 RST",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:50.83-50.99"
          }
        },
        "BRAM_PORTB_0_we": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:bram:1.0 BRAM_PORTB_0 WE",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:51.87-51.102"
          }
        },
        "DDR_addr": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR ADDR",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:52.376-52.384"
          }
        },
        "DDR_ba": {
          "hide_name": 0,
          "bits": [ 120, 121, 122 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR BA",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:53.78-53.84"
          }
        },
        "DDR_cas_n": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR CAS_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:54.76-54.85"
          }
        },
        "DDR_ck_n": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR CK_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:55.75-55.83"
          }
        },
        "DDR_ck_p": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR CK_P",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:56.75-56.83"
          }
        },
        "DDR_cke": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR CKE",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:57.74-57.81"
          }
        },
        "DDR_cs_n": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR CS_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:58.75-58.83"
          }
        },
        "DDR_dm": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR DM",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:59.78-59.84"
          }
        },
        "DDR_dq": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR DQ",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:60.79-60.85"
          }
        },
        "DDR_dqs_n": {
          "hide_name": 0,
          "bits": [ 164, 165, 166, 167 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR DQS_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:61.81-61.90"
          }
        },
        "DDR_dqs_p": {
          "hide_name": 0,
          "bits": [ 168, 169, 170, 171 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR DQS_P",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:62.81-62.90"
          }
        },
        "DDR_odt": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR ODT",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:63.74-63.81"
          }
        },
        "DDR_ras_n": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR RAS_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:64.76-64.85"
          }
        },
        "DDR_reset_n": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR RESET_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:65.78-65.89"
          }
        },
        "DDR_we_n": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:ddrx:1.0 DDR WE_N",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:66.75-66.83"
          }
        },
        "FIXED_IO_ddr_vrn": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:67.179-67.195"
          }
        },
        "FIXED_IO_ddr_vrp": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:68.103-68.119"
          }
        },
        "FIXED_IO_mio": {
          "hide_name": 0,
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:69.105-69.117"
          }
        },
        "FIXED_IO_ps_clk": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:70.102-70.117"
          }
        },
        "FIXED_IO_ps_porb": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:71.103-71.119"
          }
        },
        "FIXED_IO_ps_srstb": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:72.104-72.121"
          }
        },
        "UART_0_0_rxd": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:uart:1.0 UART_0_0 RxD",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:73.79-73.91"
          }
        },
        "UART_0_0_txd": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:uart:1.0 UART_0_0 TxD",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:74.80-74.92"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_ADDR": {
          "hide_name": 0,
          "bits": [ 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:83.14-83.45"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_CLK": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:84.8-84.38"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_DIN": {
          "hide_name": 0,
          "bits": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:85.14-85.44"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_DOUT": {
          "hide_name": 0,
          "bits": [ 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:86.14-86.45"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_EN": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:87.8-87.37"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_RST": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:88.8-88.38"
          }
        },
        "axi_bram_ctrl_0_BRAM_PORTA_WE": {
          "hide_name": 0,
          "bits": [ 287, 288, 289, 290 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:89.13-89.42"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_ADDR": {
          "hide_name": 0,
          "bits": [ 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:90.14-90.45"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_CLK": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:91.8-91.38"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_DIN": {
          "hide_name": 0,
          "bits": [ 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:92.14-92.44"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_DOUT": {
          "hide_name": 0,
          "bits": [ 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:93.14-93.45"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_EN": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:94.8-94.37"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_RST": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:95.8-95.38"
          }
        },
        "axi_bram_ctrl_1_BRAM_PORTA_WE": {
          "hide_name": 0,
          "bits": [ 531, 532, 533, 534 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:96.13-96.42"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_ADDR": {
          "hide_name": 0,
          "bits": [ 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:97.14-97.45"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_CLK": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:98.8-98.38"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_DIN": {
          "hide_name": 0,
          "bits": [ 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:99.14-99.44"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_DOUT": {
          "hide_name": 0,
          "bits": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:100.14-100.45"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_EN": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:101.8-101.37"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_RST": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:102.8-102.38"
          }
        },
        "axi_bram_ctrl_2_BRAM_PORTA_WE": {
          "hide_name": 0,
          "bits": [ 773, 774, 775, 776 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:103.13-103.42"
          }
        },
        "axi_smc_M00_AXI_ARADDR": {
          "hide_name": 0,
          "bits": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:104.14-104.36"
          }
        },
        "axi_smc_M00_AXI_ARBURST": {
          "hide_name": 0,
          "bits": [ 339, 340 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:105.13-105.36"
          }
        },
        "axi_smc_M00_AXI_ARCACHE": {
          "hide_name": 0,
          "bits": [ 341, 342, 343, 344 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:106.13-106.36"
          }
        },
        "axi_smc_M00_AXI_ARLEN": {
          "hide_name": 0,
          "bits": [ 346, 347, 348, 349, 350, 351, 352, 353 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:107.13-107.34"
          }
        },
        "axi_smc_M00_AXI_ARLOCK": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:108.13-108.35"
          }
        },
        "axi_smc_M00_AXI_ARPROT": {
          "hide_name": 0,
          "bits": [ 355, 356, 357 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:109.13-109.35"
          }
        },
        "axi_smc_M00_AXI_ARREADY": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:110.8-110.31"
          }
        },
        "axi_smc_M00_AXI_ARSIZE": {
          "hide_name": 0,
          "bits": [ 359, 360, 361 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:111.13-111.35"
          }
        },
        "axi_smc_M00_AXI_ARVALID": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:112.8-112.31"
          }
        },
        "axi_smc_M00_AXI_AWADDR": {
          "hide_name": 0,
          "bits": [ 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:113.14-113.36"
          }
        },
        "axi_smc_M00_AXI_AWBURST": {
          "hide_name": 0,
          "bits": [ 378, 379 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:114.13-114.36"
          }
        },
        "axi_smc_M00_AXI_AWCACHE": {
          "hide_name": 0,
          "bits": [ 380, 381, 382, 383 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:115.13-115.36"
          }
        },
        "axi_smc_M00_AXI_AWLEN": {
          "hide_name": 0,
          "bits": [ 384, 385, 386, 387, 388, 389, 390, 391 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:116.13-116.34"
          }
        },
        "axi_smc_M00_AXI_AWLOCK": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:117.13-117.35"
          }
        },
        "axi_smc_M00_AXI_AWPROT": {
          "hide_name": 0,
          "bits": [ 393, 394, 395 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:118.13-118.35"
          }
        },
        "axi_smc_M00_AXI_AWREADY": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:119.8-119.31"
          }
        },
        "axi_smc_M00_AXI_AWSIZE": {
          "hide_name": 0,
          "bits": [ 397, 398, 399 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:120.13-120.35"
          }
        },
        "axi_smc_M00_AXI_AWVALID": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:121.8-121.31"
          }
        },
        "axi_smc_M00_AXI_BREADY": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:122.8-122.30"
          }
        },
        "axi_smc_M00_AXI_BRESP": {
          "hide_name": 0,
          "bits": [ 402, 403 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:123.13-123.34"
          }
        },
        "axi_smc_M00_AXI_BVALID": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:124.8-124.30"
          }
        },
        "axi_smc_M00_AXI_RDATA": {
          "hide_name": 0,
          "bits": [ 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:125.14-125.35"
          }
        },
        "axi_smc_M00_AXI_RLAST": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:126.8-126.29"
          }
        },
        "axi_smc_M00_AXI_RREADY": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:127.8-127.30"
          }
        },
        "axi_smc_M00_AXI_RRESP": {
          "hide_name": 0,
          "bits": [ 439, 440 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:128.13-128.34"
          }
        },
        "axi_smc_M00_AXI_RVALID": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:129.8-129.30"
          }
        },
        "axi_smc_M00_AXI_WDATA": {
          "hide_name": 0,
          "bits": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:130.14-130.35"
          }
        },
        "axi_smc_M00_AXI_WLAST": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:131.8-131.29"
          }
        },
        "axi_smc_M00_AXI_WREADY": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:132.8-132.30"
          }
        },
        "axi_smc_M00_AXI_WSTRB": {
          "hide_name": 0,
          "bits": [ 476, 477, 478, 479 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:133.13-133.34"
          }
        },
        "axi_smc_M00_AXI_WVALID": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:134.8-134.30"
          }
        },
        "axi_smc_M01_AXI_ARADDR": {
          "hide_name": 0,
          "bits": [ 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:135.14-135.36"
          }
        },
        "axi_smc_M01_AXI_ARBURST": {
          "hide_name": 0,
          "bits": [ 582, 583 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:136.13-136.36"
          }
        },
        "axi_smc_M01_AXI_ARCACHE": {
          "hide_name": 0,
          "bits": [ 584, 585, 586, 587 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:137.13-137.36"
          }
        },
        "axi_smc_M01_AXI_ARLEN": {
          "hide_name": 0,
          "bits": [ 588, 589, 590, 591, 592, 593, 594, 595 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:138.13-138.34"
          }
        },
        "axi_smc_M01_AXI_ARLOCK": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:139.13-139.35"
          }
        },
        "axi_smc_M01_AXI_ARPROT": {
          "hide_name": 0,
          "bits": [ 597, 598, 599 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:140.13-140.35"
          }
        },
        "axi_smc_M01_AXI_ARREADY": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:141.8-141.31"
          }
        },
        "axi_smc_M01_AXI_ARSIZE": {
          "hide_name": 0,
          "bits": [ 601, 602, 603 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:142.13-142.35"
          }
        },
        "axi_smc_M01_AXI_ARVALID": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:143.8-143.31"
          }
        },
        "axi_smc_M01_AXI_AWADDR": {
          "hide_name": 0,
          "bits": [ 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:144.14-144.36"
          }
        },
        "axi_smc_M01_AXI_AWBURST": {
          "hide_name": 0,
          "bits": [ 620, 621 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:145.13-145.36"
          }
        },
        "axi_smc_M01_AXI_AWCACHE": {
          "hide_name": 0,
          "bits": [ 622, 623, 624, 625 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:146.13-146.36"
          }
        },
        "axi_smc_M01_AXI_AWLEN": {
          "hide_name": 0,
          "bits": [ 626, 627, 628, 629, 630, 631, 632, 633 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:147.13-147.34"
          }
        },
        "axi_smc_M01_AXI_AWLOCK": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:148.13-148.35"
          }
        },
        "axi_smc_M01_AXI_AWPROT": {
          "hide_name": 0,
          "bits": [ 635, 636, 637 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:149.13-149.35"
          }
        },
        "axi_smc_M01_AXI_AWREADY": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:150.8-150.31"
          }
        },
        "axi_smc_M01_AXI_AWSIZE": {
          "hide_name": 0,
          "bits": [ 639, 640, 641 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:151.13-151.35"
          }
        },
        "axi_smc_M01_AXI_AWVALID": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:152.8-152.31"
          }
        },
        "axi_smc_M01_AXI_BREADY": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:153.8-153.30"
          }
        },
        "axi_smc_M01_AXI_BRESP": {
          "hide_name": 0,
          "bits": [ 644, 645 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:154.13-154.34"
          }
        },
        "axi_smc_M01_AXI_BVALID": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:155.8-155.30"
          }
        },
        "axi_smc_M01_AXI_RDATA": {
          "hide_name": 0,
          "bits": [ 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:156.14-156.35"
          }
        },
        "axi_smc_M01_AXI_RLAST": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:157.8-157.29"
          }
        },
        "axi_smc_M01_AXI_RREADY": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:158.8-158.30"
          }
        },
        "axi_smc_M01_AXI_RRESP": {
          "hide_name": 0,
          "bits": [ 681, 682 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:159.13-159.34"
          }
        },
        "axi_smc_M01_AXI_RVALID": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:160.8-160.30"
          }
        },
        "axi_smc_M01_AXI_WDATA": {
          "hide_name": 0,
          "bits": [ 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:161.14-161.35"
          }
        },
        "axi_smc_M01_AXI_WLAST": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:162.8-162.29"
          }
        },
        "axi_smc_M01_AXI_WREADY": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:163.8-163.30"
          }
        },
        "axi_smc_M01_AXI_WSTRB": {
          "hide_name": 0,
          "bits": [ 718, 719, 720, 721 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:164.13-164.34"
          }
        },
        "axi_smc_M01_AXI_WVALID": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:165.8-165.30"
          }
        },
        "axi_smc_M02_AXI_ARADDR": {
          "hide_name": 0,
          "bits": [ 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:166.14-166.36"
          }
        },
        "axi_smc_M02_AXI_ARBURST": {
          "hide_name": 0,
          "bits": [ 824, 825 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:167.13-167.36"
          }
        },
        "axi_smc_M02_AXI_ARCACHE": {
          "hide_name": 0,
          "bits": [ 826, 827, 828, 829 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:168.13-168.36"
          }
        },
        "axi_smc_M02_AXI_ARLEN": {
          "hide_name": 0,
          "bits": [ 830, 831, 832, 833, 834, 835, 836, 837 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:169.13-169.34"
          }
        },
        "axi_smc_M02_AXI_ARLOCK": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:170.13-170.35"
          }
        },
        "axi_smc_M02_AXI_ARPROT": {
          "hide_name": 0,
          "bits": [ 839, 840, 841 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:171.13-171.35"
          }
        },
        "axi_smc_M02_AXI_ARREADY": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:172.8-172.31"
          }
        },
        "axi_smc_M02_AXI_ARSIZE": {
          "hide_name": 0,
          "bits": [ 843, 844, 845 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:173.13-173.35"
          }
        },
        "axi_smc_M02_AXI_ARVALID": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:174.8-174.31"
          }
        },
        "axi_smc_M02_AXI_AWADDR": {
          "hide_name": 0,
          "bits": [ 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:175.14-175.36"
          }
        },
        "axi_smc_M02_AXI_AWBURST": {
          "hide_name": 0,
          "bits": [ 862, 863 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:176.13-176.36"
          }
        },
        "axi_smc_M02_AXI_AWCACHE": {
          "hide_name": 0,
          "bits": [ 864, 865, 866, 867 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:177.13-177.36"
          }
        },
        "axi_smc_M02_AXI_AWLEN": {
          "hide_name": 0,
          "bits": [ 868, 869, 870, 871, 872, 873, 874, 875 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:178.13-178.34"
          }
        },
        "axi_smc_M02_AXI_AWLOCK": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:179.13-179.35"
          }
        },
        "axi_smc_M02_AXI_AWPROT": {
          "hide_name": 0,
          "bits": [ 877, 878, 879 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:180.13-180.35"
          }
        },
        "axi_smc_M02_AXI_AWREADY": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:181.8-181.31"
          }
        },
        "axi_smc_M02_AXI_AWSIZE": {
          "hide_name": 0,
          "bits": [ 881, 882, 883 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:182.13-182.35"
          }
        },
        "axi_smc_M02_AXI_AWVALID": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:183.8-183.31"
          }
        },
        "axi_smc_M02_AXI_BREADY": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:184.8-184.30"
          }
        },
        "axi_smc_M02_AXI_BRESP": {
          "hide_name": 0,
          "bits": [ 886, 887 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:185.13-185.34"
          }
        },
        "axi_smc_M02_AXI_BVALID": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:186.8-186.30"
          }
        },
        "axi_smc_M02_AXI_RDATA": {
          "hide_name": 0,
          "bits": [ 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:187.14-187.35"
          }
        },
        "axi_smc_M02_AXI_RLAST": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:188.8-188.29"
          }
        },
        "axi_smc_M02_AXI_RREADY": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:189.8-189.30"
          }
        },
        "axi_smc_M02_AXI_RRESP": {
          "hide_name": 0,
          "bits": [ 923, 924 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:190.13-190.34"
          }
        },
        "axi_smc_M02_AXI_RVALID": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:191.8-191.30"
          }
        },
        "axi_smc_M02_AXI_WDATA": {
          "hide_name": 0,
          "bits": [ 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:192.14-192.35"
          }
        },
        "axi_smc_M02_AXI_WLAST": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:193.8-193.29"
          }
        },
        "axi_smc_M02_AXI_WREADY": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:194.8-194.30"
          }
        },
        "axi_smc_M02_AXI_WSTRB": {
          "hide_name": 0,
          "bits": [ 960, 961, 962, 963 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:195.13-195.34"
          }
        },
        "axi_smc_M02_AXI_WVALID": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:196.8-196.30"
          }
        },
        "processing_system7_0_DDR_ADDR": {
          "hide_name": 0,
          "bits": [ 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:197.14-197.43"
          }
        },
        "processing_system7_0_DDR_BA": {
          "hide_name": 0,
          "bits": [ 1233, 1234, 1235 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:198.13-198.40"
          }
        },
        "processing_system7_0_DDR_CAS_N": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:199.8-199.38"
          }
        },
        "processing_system7_0_DDR_CKE": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:200.8-200.36"
          }
        },
        "processing_system7_0_DDR_CK_N": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:201.8-201.37"
          }
        },
        "processing_system7_0_DDR_CK_P": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:202.8-202.37"
          }
        },
        "processing_system7_0_DDR_CS_N": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:203.8-203.37"
          }
        },
        "processing_system7_0_DDR_DM": {
          "hide_name": 0,
          "bits": [ 1241, 1242, 1243, 1244 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:204.13-204.40"
          }
        },
        "processing_system7_0_DDR_DQ": {
          "hide_name": 0,
          "bits": [ 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:205.14-205.41"
          }
        },
        "processing_system7_0_DDR_DQS_N": {
          "hide_name": 0,
          "bits": [ 1277, 1278, 1279, 1280 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:206.13-206.43"
          }
        },
        "processing_system7_0_DDR_DQS_P": {
          "hide_name": 0,
          "bits": [ 1281, 1282, 1283, 1284 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:207.13-207.43"
          }
        },
        "processing_system7_0_DDR_ODT": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:208.8-208.36"
          }
        },
        "processing_system7_0_DDR_RAS_N": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:209.8-209.38"
          }
        },
        "processing_system7_0_DDR_RESET_N": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:210.8-210.40"
          }
        },
        "processing_system7_0_DDR_WE_N": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:211.8-211.37"
          }
        },
        "processing_system7_0_FCLK_CLK0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:212.8-212.38"
          }
        },
        "processing_system7_0_FCLK_RESET0_N": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:213.8-213.42"
          }
        },
        "processing_system7_0_FIXED_IO_DDR_VRN": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:214.8-214.45"
          }
        },
        "processing_system7_0_FIXED_IO_DDR_VRP": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:215.8-215.45"
          }
        },
        "processing_system7_0_FIXED_IO_MIO": {
          "hide_name": 0,
          "bits": [ 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:216.14-216.47"
          }
        },
        "processing_system7_0_FIXED_IO_PS_CLK": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:217.8-217.44"
          }
        },
        "processing_system7_0_FIXED_IO_PS_PORB": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:218.8-218.45"
          }
        },
        "processing_system7_0_FIXED_IO_PS_SRSTB": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:219.8-219.46"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARADDR": {
          "hide_name": 0,
          "bits": [ 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:220.14-220.51"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARBURST": {
          "hide_name": 0,
          "bits": [ 997, 998 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:221.13-221.51"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARCACHE": {
          "hide_name": 0,
          "bits": [ 999, 1000, 1001, 1002 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:222.13-222.51"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARID": {
          "hide_name": 0,
          "bits": [ 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:223.14-223.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARLEN": {
          "hide_name": 0,
          "bits": [ 1015, 1016, 1017, 1018 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:224.13-224.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARLOCK": {
          "hide_name": 0,
          "bits": [ 1019, 1020 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:225.13-225.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARPROT": {
          "hide_name": 0,
          "bits": [ 1021, 1022, 1023 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:226.13-226.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARQOS": {
          "hide_name": 0,
          "bits": [ 1024, 1025, 1026, 1027 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:227.13-227.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARREADY": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:228.8-228.46"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARSIZE": {
          "hide_name": 0,
          "bits": [ 1029, 1030, 1031 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:229.13-229.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_ARVALID": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:230.8-230.46"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWADDR": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:231.14-231.51"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWBURST": {
          "hide_name": 0,
          "bits": [ 1065, 1066 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:232.13-232.51"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWCACHE": {
          "hide_name": 0,
          "bits": [ 1067, 1068, 1069, 1070 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:233.13-233.51"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWID": {
          "hide_name": 0,
          "bits": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:234.14-234.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWLEN": {
          "hide_name": 0,
          "bits": [ 1083, 1084, 1085, 1086 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:235.13-235.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWLOCK": {
          "hide_name": 0,
          "bits": [ 1087, 1088 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:236.13-236.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWPROT": {
          "hide_name": 0,
          "bits": [ 1089, 1090, 1091 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:237.13-237.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWQOS": {
          "hide_name": 0,
          "bits": [ 1092, 1093, 1094, 1095 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:238.13-238.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWREADY": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:239.8-239.46"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWSIZE": {
          "hide_name": 0,
          "bits": [ 1097, 1098, 1099 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:240.13-240.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_AWVALID": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:241.8-241.46"
          }
        },
        "processing_system7_0_M_AXI_GP0_BID": {
          "hide_name": 0,
          "bits": [ 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:242.14-242.48"
          }
        },
        "processing_system7_0_M_AXI_GP0_BREADY": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:243.8-243.45"
          }
        },
        "processing_system7_0_M_AXI_GP0_BRESP": {
          "hide_name": 0,
          "bits": [ 1114, 1115 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:244.13-244.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_BVALID": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:245.8-245.45"
          }
        },
        "processing_system7_0_M_AXI_GP0_RDATA": {
          "hide_name": 0,
          "bits": [ 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:246.14-246.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_RID": {
          "hide_name": 0,
          "bits": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:247.14-247.48"
          }
        },
        "processing_system7_0_M_AXI_GP0_RLAST": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:248.8-248.44"
          }
        },
        "processing_system7_0_M_AXI_GP0_RREADY": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:249.8-249.45"
          }
        },
        "processing_system7_0_M_AXI_GP0_RRESP": {
          "hide_name": 0,
          "bits": [ 1163, 1164 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:250.13-250.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_RVALID": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:251.8-251.45"
          }
        },
        "processing_system7_0_M_AXI_GP0_WDATA": {
          "hide_name": 0,
          "bits": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:252.14-252.50"
          }
        },
        "processing_system7_0_M_AXI_GP0_WID": {
          "hide_name": 0,
          "bits": [ 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:253.14-253.48"
          }
        },
        "processing_system7_0_M_AXI_GP0_WLAST": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:254.8-254.44"
          }
        },
        "processing_system7_0_M_AXI_GP0_WREADY": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:255.8-255.45"
          }
        },
        "processing_system7_0_M_AXI_GP0_WSTRB": {
          "hide_name": 0,
          "bits": [ 1212, 1213, 1214, 1215 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:256.13-256.49"
          }
        },
        "processing_system7_0_M_AXI_GP0_WVALID": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:257.8-257.45"
          }
        },
        "processing_system7_0_UART_0_RxD": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:258.8-258.39"
          }
        },
        "processing_system7_0_UART_0_TxD": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:259.8-259.39"
          }
        },
        "rst_ps7_0_50M_peripheral_aresetn": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v:260.13-260.45"
          }
        }
      }
    },
    "ZYNQ_CORE_wrapper": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13.1-137.10"
      },
      "ports": {
        "BRAM_PORTB_0_addr": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "BRAM_PORTB_0_clk": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "BRAM_PORTB_0_din": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "BRAM_PORTB_0_dout": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "BRAM_PORTB_0_en": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "BRAM_PORTB_0_rst": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "BRAM_PORTB_0_we": {
          "direction": "input",
          "bits": [ 101, 102, 103, 104 ]
        },
        "DDR_addr": {
          "direction": "inout",
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
        },
        "DDR_ba": {
          "direction": "inout",
          "bits": [ 120, 121, 122 ]
        },
        "DDR_cas_n": {
          "direction": "inout",
          "bits": [ 123 ]
        },
        "DDR_ck_n": {
          "direction": "inout",
          "bits": [ 124 ]
        },
        "DDR_ck_p": {
          "direction": "inout",
          "bits": [ 125 ]
        },
        "DDR_cke": {
          "direction": "inout",
          "bits": [ 126 ]
        },
        "DDR_cs_n": {
          "direction": "inout",
          "bits": [ 127 ]
        },
        "DDR_dm": {
          "direction": "inout",
          "bits": [ 128, 129, 130, 131 ]
        },
        "DDR_dq": {
          "direction": "inout",
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
        },
        "DDR_dqs_n": {
          "direction": "inout",
          "bits": [ 164, 165, 166, 167 ]
        },
        "DDR_dqs_p": {
          "direction": "inout",
          "bits": [ 168, 169, 170, 171 ]
        },
        "DDR_odt": {
          "direction": "inout",
          "bits": [ 172 ]
        },
        "DDR_ras_n": {
          "direction": "inout",
          "bits": [ 173 ]
        },
        "DDR_reset_n": {
          "direction": "inout",
          "bits": [ 174 ]
        },
        "DDR_we_n": {
          "direction": "inout",
          "bits": [ 175 ]
        },
        "FIXED_IO_ddr_vrn": {
          "direction": "inout",
          "bits": [ 176 ]
        },
        "FIXED_IO_ddr_vrp": {
          "direction": "inout",
          "bits": [ 177 ]
        },
        "FIXED_IO_mio": {
          "direction": "inout",
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ]
        },
        "FIXED_IO_ps_clk": {
          "direction": "inout",
          "bits": [ 232 ]
        },
        "FIXED_IO_ps_porb": {
          "direction": "inout",
          "bits": [ 233 ]
        },
        "FIXED_IO_ps_srstb": {
          "direction": "inout",
          "bits": [ 234 ]
        },
        "UART_0_0_rxd": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "UART_0_0_txd": {
          "direction": "output",
          "bits": [ 236 ]
        }
      },
      "cells": {
        "ZYNQ_CORE_i": {
          "hide_name": 0,
          "type": "ZYNQ_CORE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:106.13-136.37"
          },
          "port_directions": {
            "BRAM_PORTB_0_addr": "input",
            "BRAM_PORTB_0_clk": "input",
            "BRAM_PORTB_0_din": "input",
            "BRAM_PORTB_0_dout": "output",
            "BRAM_PORTB_0_en": "input",
            "BRAM_PORTB_0_rst": "input",
            "BRAM_PORTB_0_we": "input",
            "DDR_addr": "inout",
            "DDR_ba": "inout",
            "DDR_cas_n": "inout",
            "DDR_ck_n": "inout",
            "DDR_ck_p": "inout",
            "DDR_cke": "inout",
            "DDR_cs_n": "inout",
            "DDR_dm": "inout",
            "DDR_dq": "inout",
            "DDR_dqs_n": "inout",
            "DDR_dqs_p": "inout",
            "DDR_odt": "inout",
            "DDR_ras_n": "inout",
            "DDR_reset_n": "inout",
            "DDR_we_n": "inout",
            "FIXED_IO_ddr_vrn": "inout",
            "FIXED_IO_ddr_vrp": "inout",
            "FIXED_IO_mio": "inout",
            "FIXED_IO_ps_clk": "inout",
            "FIXED_IO_ps_porb": "inout",
            "FIXED_IO_ps_srstb": "inout",
            "UART_0_0_rxd": "input",
            "UART_0_0_txd": "output"
          },
          "connections": {
            "BRAM_PORTB_0_addr": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "BRAM_PORTB_0_clk": [ 34 ],
            "BRAM_PORTB_0_din": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "BRAM_PORTB_0_dout": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "BRAM_PORTB_0_en": [ 99 ],
            "BRAM_PORTB_0_rst": [ 100 ],
            "BRAM_PORTB_0_we": [ 101, 102, 103, 104 ],
            "DDR_addr": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "DDR_ba": [ 120, 121, 122 ],
            "DDR_cas_n": [ 123 ],
            "DDR_ck_n": [ 124 ],
            "DDR_ck_p": [ 125 ],
            "DDR_cke": [ 126 ],
            "DDR_cs_n": [ 127 ],
            "DDR_dm": [ 128, 129, 130, 131 ],
            "DDR_dq": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "DDR_dqs_n": [ 164, 165, 166, 167 ],
            "DDR_dqs_p": [ 168, 169, 170, 171 ],
            "DDR_odt": [ 172 ],
            "DDR_ras_n": [ 173 ],
            "DDR_reset_n": [ 174 ],
            "DDR_we_n": [ 175 ],
            "FIXED_IO_ddr_vrn": [ 176 ],
            "FIXED_IO_ddr_vrp": [ 177 ],
            "FIXED_IO_mio": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ],
            "FIXED_IO_ps_clk": [ 232 ],
            "FIXED_IO_ps_porb": [ 233 ],
            "FIXED_IO_ps_srstb": [ 234 ],
            "UART_0_0_rxd": [ 235 ],
            "UART_0_0_txd": [ 236 ]
          }
        }
      },
      "netnames": {
        "BRAM_PORTB_0_addr": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:44.15-44.32"
          }
        },
        "BRAM_PORTB_0_clk": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:45.9-45.25"
          }
        },
        "BRAM_PORTB_0_din": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:46.15-46.31"
          }
        },
        "BRAM_PORTB_0_dout": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:47.16-47.33"
          }
        },
        "BRAM_PORTB_0_en": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:48.9-48.24"
          }
        },
        "BRAM_PORTB_0_rst": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:49.9-49.25"
          }
        },
        "BRAM_PORTB_0_we": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:50.14-50.29"
          }
        },
        "DDR_addr": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:51.15-51.23"
          }
        },
        "DDR_ba": {
          "hide_name": 0,
          "bits": [ 120, 121, 122 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:52.14-52.20"
          }
        },
        "DDR_cas_n": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:53.9-53.18"
          }
        },
        "DDR_ck_n": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:54.9-54.17"
          }
        },
        "DDR_ck_p": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:55.9-55.17"
          }
        },
        "DDR_cke": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:56.9-56.16"
          }
        },
        "DDR_cs_n": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:57.9-57.17"
          }
        },
        "DDR_dm": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:58.14-58.20"
          }
        },
        "DDR_dq": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:59.15-59.21"
          }
        },
        "DDR_dqs_n": {
          "hide_name": 0,
          "bits": [ 164, 165, 166, 167 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:60.14-60.23"
          }
        },
        "DDR_dqs_p": {
          "hide_name": 0,
          "bits": [ 168, 169, 170, 171 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:61.14-61.23"
          }
        },
        "DDR_odt": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:62.9-62.16"
          }
        },
        "DDR_ras_n": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:63.9-63.18"
          }
        },
        "DDR_reset_n": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:64.9-64.20"
          }
        },
        "DDR_we_n": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:65.9-65.17"
          }
        },
        "FIXED_IO_ddr_vrn": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:66.9-66.25"
          }
        },
        "FIXED_IO_ddr_vrp": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:67.9-67.25"
          }
        },
        "FIXED_IO_mio": {
          "hide_name": 0,
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:68.15-68.27"
          }
        },
        "FIXED_IO_ps_clk": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:69.9-69.24"
          }
        },
        "FIXED_IO_ps_porb": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:70.9-70.25"
          }
        },
        "FIXED_IO_ps_srstb": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:71.9-71.26"
          }
        },
        "UART_0_0_rxd": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:72.9-72.21"
          }
        },
        "UART_0_0_txd": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:73.10-73.22"
          }
        }
      }
    },
    "ila_0": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/PS_BRAM.gen/sources_1/ip/ila_0/sim/ila_0.v:49.1-64.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "probe0": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "probe1": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/ip/ila_0/sim/ila_0.v:57.7-57.10"
          }
        },
        "probe0": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/ip/ila_0/sim/ila_0.v:60.16-60.22"
          }
        },
        "probe1": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "{workspace}/PS_BRAM.gen/sources_1/ip/ila_0/sim/ila_0.v:61.16-61.22"
          }
        }
      }
    }
  }
}
