Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Fri Apr 26 00:16:13 2019
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1012/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4641/Y (AO22X1_RVT)                   490.85 +  1255.98 f
  U4645/Y (OR2X1_RVT)                      0.21 +  1256.19 f
  DFF_1012/q_reg/D (DFFX1_RVT)             0.01 +  1256.20 f
  data arrival time                                1256.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1012/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.20
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.07


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1004/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5478/Y (AOI22X1_RVT)                  490.86 +  1255.98 r
  U5482/Y (NAND2X0_RVT)                    0.15 +  1256.14 f
  DFF_1004/q_reg/D (DFFX1_RVT)             0.02 +  1256.16 f
  data arrival time                                1256.16

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1004/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.03      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                               -1256.16
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.05


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_430/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4810/Y (AO22X1_RVT)                   490.84 +  1255.97 f
  U4816/Y (OR2X1_RVT)                      0.18 +  1256.15 f
  DFF_430/q_reg/D (DFFX1_RVT)              0.02 +  1256.17 f
  data arrival time                                1256.17

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_430/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.17
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.04


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1211/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4625/Y (AO22X1_RVT)                   490.84 +  1255.96 f
  U4629/Y (OR2X1_RVT)                      0.17 +  1256.13 f
  DFF_1211/q_reg/D (DFFX1_RVT)             0.01 +  1256.15 f
  data arrival time                                1256.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1211/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.15
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1023/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4496/Y (AO22X1_RVT)                   490.84 +  1255.96 f
  U4500/Y (OR2X1_RVT)                      0.16 +  1256.13 f
  DFF_1023/q_reg/D (DFFX1_RVT)             0.02 +  1256.15 f
  data arrival time                                1256.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1023/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.15
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.01


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1209/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5258/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5260/Y (OR2X1_RVT)                      0.09 +  1256.04 f
  DFF_1209/q_reg/D (DFFX1_RVT)             0.02 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.09      10.09
  clock reconvergence pessimism            0.00      10.09
  DFF_1209/q_reg/CLK (DFFX1_RVT)                     10.09 r
  library setup time                      -0.05      10.04
  data required time                                 10.04
  ---------------------------------------------------------------
  data required time                                 10.04
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.01


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_428/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4906/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4912/Y (OR2X1_RVT)                      0.11 +  1256.04 f
  DFF_428/q_reg/D (DFFX1_RVT)              0.09 +  1256.13 f
  data arrival time                                1256.13

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_428/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.03      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.13
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.01


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1020/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4977/Y (AO22X1_RVT)                   490.82 +  1255.95 f
  U4979/Y (OR2X1_RVT)                      0.13 +  1256.08 f
  DFF_1020/q_reg/D (DFFX1_RVT)             0.06 +  1256.13 f
  data arrival time                                1256.13

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1020/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.13
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.01


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1007/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4401/Y (AO22X1_RVT)                   490.83 +  1255.95 f
  U4407/Y (OR2X1_RVT)                      0.14 +  1256.10 f
  DFF_1007/q_reg/D (DFFX1_RVT)             0.03 +  1256.12 f
  data arrival time                                1256.12

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1007/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.12
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1246.00


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_233/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5292/Y (AOI22X1_RVT)                  490.85 +  1255.97 r
  U5294/Y (NAND2X0_RVT)                    0.11 +  1256.09 f
  DFF_233/q_reg/D (DFFX1_RVT)              0.03 +  1256.11 f
  data arrival time                                1256.11

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_233/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.11
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.98


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1010/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4606/Y (AO22X1_RVT)                   490.82 +  1255.94 f
  U4610/Y (OR2X1_RVT)                      0.11 +  1256.06 f
  DFF_1010/q_reg/D (DFFX1_RVT)             0.04 +  1256.09 f
  data arrival time                                1256.09

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1010/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.02      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                               -1256.09
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.98


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1021/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4901/Y (AO22X1_RVT)                   490.83 +  1255.96 f
  U4905/Y (OR2X1_RVT)                      0.15 +  1256.11 f
  DFF_1021/q_reg/D (DFFX1_RVT)             0.02 +  1256.13 f
  data arrival time                                1256.13

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1021/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1256.13
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.98


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_251/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4985/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4987/Y (OR2X1_RVT)                      0.11 +  1256.05 f
  DFF_251/q_reg/D (DFFX1_RVT)              0.07 +  1256.11 f
  data arrival time                                1256.11

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_251/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.11
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.98


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1011/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4169/Y (AO22X1_RVT)                   490.83 +  1255.96 f
  U4175/Y (OR2X1_RVT)                      0.15 +  1256.11 f
  DFF_1011/q_reg/D (DFFX1_RVT)             0.02 +  1256.13 f
  data arrival time                                1256.13

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1011/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.02      10.16
  data required time                                 10.16
  ---------------------------------------------------------------
  data required time                                 10.16
  data arrival time                               -1256.13
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.97


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_437/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U3833/Y (AO21X1_RVT)                   490.81 +  1255.94 f
  U3840/Y (AO21X1_RVT)                     0.08 +  1256.02 f
  DFF_437/q_reg/D (DFFX1_RVT)              0.07 +  1256.08 f
  data arrival time                                1256.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_437/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.04      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                               -1256.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.97


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_425/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4727/Y (AO22X1_RVT)                   490.83 +  1255.96 f
  U4731/Y (OR2X1_RVT)                      0.13 +  1256.09 f
  DFF_425/q_reg/D (DFFX1_RVT)              0.01 +  1256.10 f
  data arrival time                                1256.10

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_425/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.10
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.97


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1210/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5199/Y (AO22X1_RVT)                   490.82 +  1255.95 f
  U5201/Y (OR2X1_RVT)                      0.12 +  1256.07 f
  DFF_1210/q_reg/D (DFFX1_RVT)             0.02 +  1256.09 f
  data arrival time                                1256.09

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1210/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.09
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.97


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_234/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5296/Y (AOI22X1_RVT)                  490.85 +  1255.97 r
  U5298/Y (NAND2X0_RVT)                    0.10 +  1256.07 f
  DFF_234/q_reg/D (DFFX1_RVT)              0.02 +  1256.10 f
  data arrival time                                1256.10

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_234/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.10
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.96


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_253/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5098/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5102/Y (OR2X1_RVT)                      0.10 +  1256.04 f
  DFF_253/q_reg/D (DFFX1_RVT)              0.04 +  1256.08 f
  data arrival time                                1256.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_253/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.96


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_431/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5344/Y (AOI22X1_RVT)                  490.84 +  1255.97 r
  U5346/Y (NAND2X0_RVT)                    0.09 +  1256.06 f
  DFF_431/q_reg/D (DFFX1_RVT)              0.01 +  1256.08 f
  data arrival time                                1256.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_431/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.03      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.96


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_238/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5309/Y (AOI22X1_RVT)                  490.84 +  1255.97 r
  U5311/Y (NAND2X0_RVT)                    0.08 +  1256.05 f
  DFF_238/q_reg/D (DFFX1_RVT)              0.02 +  1256.07 f
  data arrival time                                1256.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_238/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.03      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.07
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.96


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_242/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4283/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4289/Y (OR2X1_RVT)                      0.11 +  1256.04 f
  DFF_242/q_reg/D (DFFX1_RVT)              0.04 +  1256.09 f
  data arrival time                                1256.09

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_242/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.09
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.96


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_440/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4891/Y (AO22X1_RVT)                   490.82 +  1255.95 f
  U4893/Y (OR2X1_RVT)                      0.12 +  1256.07 f
  DFF_440/q_reg/D (DFFX1_RVT)              0.02 +  1256.10 f
  data arrival time                                1256.10

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_440/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.10
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.95


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1005/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5483/Y (AOI22X1_RVT)                  490.84 +  1255.97 r
  U5485/Y (NAND2X0_RVT)                    0.09 +  1256.06 f
  DFF_1005/q_reg/D (DFFX1_RVT)             0.02 +  1256.08 f
  data arrival time                                1256.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1005/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.95


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_442/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4236/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4242/Y (OR2X1_RVT)                      0.11 +  1256.05 f
  DFF_442/q_reg/D (DFFX1_RVT)              0.04 +  1256.08 f
  data arrival time                                1256.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_442/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.94


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_424/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5168/Y (AO22X1_RVT)                   490.82 +  1255.94 f
  U5174/Y (OR2X1_RVT)                      0.11 +  1256.05 f
  DFF_424/q_reg/D (DFFX1_RVT)              0.03 +  1256.08 f
  data arrival time                                1256.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_424/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.94


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_254/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4514/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4520/Y (OR2X1_RVT)                      0.10 +  1256.04 f
  DFF_254/q_reg/D (DFFX1_RVT)              0.01 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_254/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.94


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_237/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5305/Y (AOI22X1_RVT)                  490.83 +  1255.96 r
  U5307/Y (NAND2X0_RVT)                    0.07 +  1256.03 f
  DFF_237/q_reg/D (DFFX1_RVT)              0.03 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_237/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.94


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_427/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5338/Y (AOI22X1_RVT)                  490.84 +  1255.97 r
  U5340/Y (NAND2X0_RVT)                    0.09 +  1256.06 f
  DFF_427/q_reg/D (DFFX1_RVT)              0.02 +  1256.07 f
  data arrival time                                1256.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_427/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.07
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.94


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_441/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4661/Y (AO22X1_RVT)                   490.82 +  1255.94 f
  U4663/Y (OR2X1_RVT)                      0.11 +  1256.06 f
  DFF_441/q_reg/D (DFFX1_RVT)              0.02 +  1256.07 f
  data arrival time                                1256.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_441/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.07
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.93


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_229/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5278/Y (AOI22X1_RVT)                  490.83 +  1255.96 r
  U5280/Y (NAND2X0_RVT)                    0.06 +  1256.02 f
  DFF_229/q_reg/D (DFFX1_RVT)              0.03 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_229/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_439/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4260/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4266/Y (OR2X1_RVT)                      0.10 +  1256.04 f
  DFF_439/q_reg/D (DFFX1_RVT)              0.02 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_439/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_244/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4817/Y (AO22X1_RVT)                   490.82 +  1255.95 f
  U4821/Y (OR2X1_RVT)                      0.11 +  1256.05 f
  DFF_244/q_reg/D (DFFX1_RVT)              0.02 +  1256.07 f
  data arrival time                                1256.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_244/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.01      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.07
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_227/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5272/Y (AOI22X1_RVT)                  490.83 +  1255.96 r
  U5274/Y (NAND2X0_RVT)                    0.06 +  1256.02 f
  DFF_227/q_reg/D (DFFX1_RVT)              0.03 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_227/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_230/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5282/Y (AOI22X1_RVT)                  490.84 +  1255.96 r
  U5284/Y (NAND2X0_RVT)                    0.07 +  1256.04 f
  DFF_230/q_reg/D (DFFX1_RVT)              0.03 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_230/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.03      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_438/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4744/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4750/Y (OR2X1_RVT)                      0.09 +  1256.03 f
  DFF_438/q_reg/D (DFFX1_RVT)              0.03 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_438/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_255/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5237/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5239/Y (OR2X1_RVT)                      0.08 +  1256.02 f
  DFF_255/q_reg/D (DFFX1_RVT)              0.01 +  1256.04 f
  data arrival time                                1256.04

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_255/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.04
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_243/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4841/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4845/Y (OR2X1_RVT)                      0.09 +  1256.03 f
  DFF_243/q_reg/D (DFFX1_RVT)              0.03 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_243/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.92


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_432/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4228/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4234/Y (OR2X1_RVT)                      0.10 +  1256.03 f
  DFF_432/q_reg/D (DFFX1_RVT)              0.02 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_432/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_443/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4620/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4623/Y (OR2X1_RVT)                      0.10 +  1256.03 f
  DFF_443/q_reg/D (DFFX1_RVT)              0.02 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_443/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_232/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5288/Y (AOI22X1_RVT)                  490.84 +  1255.97 r
  U5290/Y (NAND2X0_RVT)                    0.08 +  1256.05 f
  DFF_232/q_reg/D (DFFX1_RVT)              0.02 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_232/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1208/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U3938/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U3939/Y (OR2X1_RVT)                      0.09 +  1256.03 f
  DFF_1208/q_reg/D (DFFX1_RVT)             0.02 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1208/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_245/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5227/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5229/Y (OR2X1_RVT)                      0.09 +  1256.02 f
  DFF_245/q_reg/D (DFFX1_RVT)              0.03 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_245/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_225/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U3910/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U3911/Y (OR2X1_RVT)                      0.09 +  1256.03 f
  DFF_225/q_reg/D (DFFX1_RVT)              0.02 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_225/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1006/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5487/Y (AOI22X1_RVT)                  490.83 +  1255.96 r
  U5489/Y (NAND2X0_RVT)                    0.06 +  1256.02 f
  DFF_1006/q_reg/D (DFFX1_RVT)             0.02 +  1256.04 f
  data arrival time                                1256.04

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1006/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.04
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_236/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5301/Y (AOI22X1_RVT)                  490.83 +  1255.96 r
  U5303/Y (NAND2X0_RVT)                    0.06 +  1256.02 f
  DFF_236/q_reg/D (DFFX1_RVT)              0.02 +  1256.04 f
  data arrival time                                1256.04

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_236/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.04
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.91


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_249/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4655/Y (AO22X1_RVT)                   490.82 +  1255.94 f
  U4659/Y (OR2X1_RVT)                      0.11 +  1256.05 f
  DFF_249/q_reg/D (DFFX1_RVT)              0.02 +  1256.07 f
  data arrival time                                1256.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.19      10.19
  clock reconvergence pessimism            0.00      10.19
  DFF_249/q_reg/CLK (DFFX1_RVT)                      10.19 r
  library setup time                      -0.02      10.17
  data required time                                 10.17
  ---------------------------------------------------------------
  data required time                                 10.17
  data arrival time                               -1256.07
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.90


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_224/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4951/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4957/Y (OR2X1_RVT)                      0.09 +  1256.03 f
  DFF_224/q_reg/D (DFFX1_RVT)              0.02 +  1256.04 f
  data arrival time                                1256.04

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_224/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.04
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.90


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1022/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U3993/Y (AO21X1_RVT)                   490.81 +  1255.94 f
  U3842/Y (AO21X1_RVT)                     0.07 +  1256.01 f
  DFF_1022/q_reg/D (DFFX1_RVT)             0.02 +  1256.03 f
  data arrival time                                1256.03

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1022/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1256.03
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.90


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_426/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4067/Y (AO21X1_RVT)                   490.81 +  1255.94 f
  U3839/Y (AO21X1_RVT)                     0.07 +  1256.00 f
  DFF_426/q_reg/D (DFFX1_RVT)              0.01 +  1256.02 f
  data arrival time                                1256.02

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_426/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.03      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1256.02
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.90


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_226/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5268/Y (AOI22X1_RVT)                  490.84 +  1255.96 r
  U5270/Y (NAND2X0_RVT)                    0.07 +  1256.03 f
  DFF_226/q_reg/D (DFFX1_RVT)              0.02 +  1256.05 f
  data arrival time                                1256.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_226/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1256.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.90


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1207/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5066/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5068/Y (OR2X1_RVT)                      0.09 +  1256.02 f
  DFF_1207/q_reg/D (DFFX1_RVT)             0.02 +  1256.04 f
  data arrival time                                1256.04

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1207/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.01      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1256.04
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.89


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_436/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5139/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5141/Y (OR2X1_RVT)                      0.08 +  1256.02 f
  DFF_436/q_reg/D (DFFX1_RVT)              0.02 +  1256.03 f
  data arrival time                                1256.03

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_436/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.03
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.89


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_231/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5285/Y (AOI22X1_RVT)                  490.83 +  1255.96 r
  U5287/Y (NAND2X0_RVT)                    0.05 +  1256.01 f
  DFF_231/q_reg/D (DFFX1_RVT)              0.02 +  1256.03 f
  data arrival time                                1256.03

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_231/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1256.03
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.89


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_444/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U4701/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U4707/Y (OR2X1_RVT)                      0.09 +  1256.02 f
  DFF_444/q_reg/D (DFFX1_RVT)              0.02 +  1256.04 f
  data arrival time                                1256.04

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_444/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1256.04
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.89


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_250/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5196/Y (AO22X1_RVT)                   490.81 +  1255.94 f
  U5198/Y (OR2X1_RVT)                      0.10 +  1256.04 f
  DFF_250/q_reg/D (DFFX1_RVT)              0.02 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.19      10.19
  clock reconvergence pessimism            0.00      10.19
  DFF_250/q_reg/CLK (DFFX1_RVT)                      10.19 r
  library setup time                      -0.01      10.18
  data required time                                 10.18
  ---------------------------------------------------------------
  data required time                                 10.18
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.89


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_235/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESET (in)                               0.00 +     2.00 f
  U17/Y (NBUFFX2_RVT)                    263.53 +   265.53 f
  U18/Y (INVX0_RVT)                      254.62 +   520.15 r
  U3614/Y (NOR3X0_RVT)                     0.51 +   520.66 f
  U80/Y (NBUFFX2_RVT)                    244.47 +   765.13 f
  U5059/Y (AO22X1_RVT)                   490.82 +  1255.94 f
  U5065/Y (OR2X1_RVT)                      0.10 +  1256.04 f
  DFF_235/q_reg/D (DFFX1_RVT)              0.02 +  1256.06 f
  data arrival time                                1256.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.19      10.19
  clock reconvergence pessimism            0.00      10.19
  DFF_235/q_reg/CLK (DFFX1_RVT)                      10.19 r
  library setup time                      -0.01      10.18
  data required time                                 10.18
  ---------------------------------------------------------------
  data required time                                 10.18
  data arrival time                               -1256.06
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1245.88


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1003/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5026/Y (AO22X1_RVT)                   408.71 +  1224.34 f
  U5032/Y (OR2X1_RVT)                      0.21 +  1224.55 f
  DFF_1003/q_reg/D (DFFX1_RVT)             0.03 +  1224.58 f
  data arrival time                                1224.58

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1003/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.58
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.44


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_608/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5052/Y (AO22X1_RVT)                   408.68 +  1224.31 f
  U5058/Y (OR2X1_RVT)                      0.13 +  1224.43 f
  DFF_608/q_reg/D (DFFX1_RVT)              0.07 +  1224.50 f
  data arrival time                                1224.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_608/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.50
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.37


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_820/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5095/Y (AO22X1_RVT)                   408.69 +  1224.32 f
  U5097/Y (OR2X1_RVT)                      0.15 +  1224.47 f
  DFF_820/q_reg/D (DFFX1_RVT)              0.01 +  1224.48 f
  data arrival time                                1224.48

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_820/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.48
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.34


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_610/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5359/Y (AOI22X1_RVT)                  408.70 +  1224.33 r
  U5360/Y (NAND2X0_RVT)                    0.12 +  1224.45 f
  DFF_610/q_reg/D (DFFX1_RVT)              0.02 +  1224.47 f
  data arrival time                                1224.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_610/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.34


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1002/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5473/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5475/Y (NAND2X0_RVT)                    0.08 +  1224.40 f
  DFF_1002/q_reg/D (DFFX1_RVT)             0.05 +  1224.45 f
  data arrival time                                1224.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1002/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.04      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                               -1224.45
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.34


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1000/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5466/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5468/Y (NAND2X0_RVT)                    0.07 +  1224.39 f
  DFF_1000/q_reg/D (DFFX1_RVT)             0.05 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1000/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.04      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.34


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_829/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4799/Y (AO22X1_RVT)                   408.68 +  1224.31 f
  U4805/Y (OR2X1_RVT)                      0.14 +  1224.45 f
  DFF_829/q_reg/D (DFFX1_RVT)              0.02 +  1224.47 f
  data arrival time                                1224.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_829/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.34


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_998/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5460/Y (AOI22X1_RVT)                  408.70 +  1224.33 r
  U5462/Y (NAND2X0_RVT)                    0.10 +  1224.43 f
  DFF_998/q_reg/D (DFFX1_RVT)              0.03 +  1224.46 f
  data arrival time                                1224.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_998/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.46
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.33


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_809/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4806/Y (AO22X1_RVT)                   408.69 +  1224.32 f
  U4809/Y (OR2X1_RVT)                      0.14 +  1224.45 f
  DFF_809/q_reg/D (DFFX1_RVT)              0.01 +  1224.47 f
  data arrival time                                1224.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_809/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.01      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.33


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_822/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4732/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U4738/Y (OR2X1_RVT)                      0.11 +  1224.42 f
  DFF_822/q_reg/D (DFFX1_RVT)              0.04 +  1224.45 f
  data arrival time                                1224.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_822/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.45
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.33


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_825/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4739/Y (AO22X1_RVT)                   408.68 +  1224.31 f
  U4743/Y (OR2X1_RVT)                      0.12 +  1224.42 f
  DFF_825/q_reg/D (DFFX1_RVT)              0.02 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_825/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.32


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1014/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4838/Y (AO22X1_RVT)                   408.69 +  1224.32 f
  U4840/Y (OR2X1_RVT)                      0.14 +  1224.45 f
  DFF_1014/q_reg/D (DFFX1_RVT)             0.01 +  1224.47 f
  data arrival time                                1224.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1014/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.01      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.32


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_803/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4970/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U4976/Y (OR2X1_RVT)                      0.10 +  1224.39 f
  DFF_803/q_reg/D (DFFX1_RVT)              0.05 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_803/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.32


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_831/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4708/Y (AO22X1_RVT)                   408.68 +  1224.31 f
  U4712/Y (OR2X1_RVT)                      0.11 +  1224.42 f
  DFF_831/q_reg/D (DFFX1_RVT)              0.02 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_831/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.32


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_811/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5430/Y (AOI22X1_RVT)                  408.70 +  1224.33 r
  U5432/Y (NAND2X0_RVT)                    0.09 +  1224.42 f
  DFF_811/q_reg/D (DFFX1_RVT)              0.02 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_811/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.03      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.32


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_802/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5413/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5417/Y (NAND2X0_RVT)                    0.07 +  1224.39 f
  DFF_802/q_reg/D (DFFX1_RVT)              0.04 +  1224.43 f
  data arrival time                                1224.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_802/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.03      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                               -1224.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.31


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_824/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5077/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5079/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_824/q_reg/D (DFFX1_RVT)              0.02 +  1224.43 f
  data arrival time                                1224.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_824/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1224.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.31


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_446/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5103/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5105/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_446/q_reg/D (DFFX1_RVT)              0.03 +  1224.43 f
  data arrival time                                1224.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_446/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.31


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_416/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5326/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5328/Y (NAND2X0_RVT)                    0.08 +  1224.41 f
  DFF_416/q_reg/D (DFFX1_RVT)              0.03 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_416/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.04      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.31


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_806/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4792/Y (AO22X1_RVT)                   408.68 +  1224.31 f
  U4798/Y (OR2X1_RVT)                      0.11 +  1224.42 f
  DFF_806/q_reg/D (DFFX1_RVT)              0.03 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_806/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.30


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1017/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5219/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5223/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_1017/q_reg/D (DFFX1_RVT)             0.01 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.12      10.12
  clock reconvergence pessimism            0.00      10.12
  DFF_1017/q_reg/CLK (DFFX1_RVT)                     10.12 r
  library setup time                      -0.02      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.30


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_995/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U3576/Y (AO22X1_RVT)                   408.68 +  1224.31 f
  U3575/Y (OR2X1_RVT)                      0.11 +  1224.42 f
  DFF_995/q_reg/D (DFFX1_RVT)              0.02 +  1224.43 f
  data arrival time                                1224.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_995/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.01      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.29


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_816/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4873/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U4875/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_816/q_reg/D (DFFX1_RVT)              0.05 +  1224.44 f
  data arrival time                                1224.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_816/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1224.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.29


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_638/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4927/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U4931/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_638/q_reg/D (DFFX1_RVT)              0.01 +  1224.41 f
  data arrival time                                1224.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_638/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                               -1224.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.29


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_823/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4991/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U4993/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_823/q_reg/D (DFFX1_RVT)              0.04 +  1224.43 f
  data arrival time                                1224.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_823/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.29


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_639/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4886/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U4890/Y (OR2X1_RVT)                      0.10 +  1224.41 f
  DFF_639/q_reg/D (DFFX1_RVT)              0.02 +  1224.42 f
  data arrival time                                1224.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_639/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.29


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_994/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5448/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5450/Y (NAND2X0_RVT)                    0.07 +  1224.39 f
  DFF_994/q_reg/D (DFFX1_RVT)              0.02 +  1224.41 f
  data arrival time                                1224.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_994/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.28


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_818/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5080/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5082/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_818/q_reg/D (DFFX1_RVT)              0.01 +  1224.42 f
  data arrival time                                1224.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_818/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.28


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_996/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5453/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5455/Y (NAND2X0_RVT)                    0.07 +  1224.39 f
  DFF_996/q_reg/D (DFFX1_RVT)              0.02 +  1224.41 f
  data arrival time                                1224.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_996/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.28


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_805/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4994/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5000/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_805/q_reg/D (DFFX1_RVT)              0.02 +  1224.41 f
  data arrival time                                1224.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_805/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.28


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_800/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5405/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5407/Y (NAND2X0_RVT)                    0.06 +  1224.37 f
  DFF_800/q_reg/D (DFFX1_RVT)              0.03 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_800/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_993/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4866/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U4872/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_993/q_reg/D (DFFX1_RVT)              0.02 +  1224.41 f
  data arrival time                                1224.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_993/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_420/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5011/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U5017/Y (OR2X1_RVT)                      0.09 +  1224.38 f
  DFF_420/q_reg/D (DFFX1_RVT)              0.02 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_420/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_447/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5214/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5218/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_447/q_reg/D (DFFX1_RVT)              0.02 +  1224.42 f
  data arrival time                                1224.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_447/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1224.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_992/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5148/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5154/Y (OR2X1_RVT)                      0.09 +  1224.38 f
  DFF_992/q_reg/D (DFFX1_RVT)              0.02 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_992/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_433/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5074/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5076/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_433/q_reg/D (DFFX1_RVT)              0.02 +  1224.41 f
  data arrival time                                1224.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_433/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.41
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_637/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4965/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U4969/Y (OR2X1_RVT)                      0.09 +  1224.38 f
  DFF_637/q_reg/D (DFFX1_RVT)              0.02 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_637/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_445/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5018/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U5022/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_445/q_reg/D (DFFX1_RVT)              0.03 +  1224.42 f
  data arrival time                                1224.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_445/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1224.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_801/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5409/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5411/Y (NAND2X0_RVT)                    0.06 +  1224.38 f
  DFF_801/q_reg/D (DFFX1_RVT)              0.02 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_801/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_612/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5365/Y (AOI22X1_RVT)                  408.69 +  1224.32 r
  U5367/Y (NAND2X0_RVT)                    0.06 +  1224.38 f
  DFF_612/q_reg/D (DFFX1_RVT)              0.02 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_612/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_422/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U5230/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U5236/Y (OR2X1_RVT)                      0.10 +  1224.40 f
  DFF_422/q_reg/D (DFFX1_RVT)              0.02 +  1224.42 f
  data arrival time                                1224.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_422/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.02      10.15
  data required time                                 10.15
  ---------------------------------------------------------------
  data required time                                 10.15
  data arrival time                               -1224.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.27


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_636/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4786/Y (AO22X1_RVT)                   408.66 +  1224.29 f
  U4788/Y (OR2X1_RVT)                      0.09 +  1224.38 f
  DFF_636/q_reg/D (DFFX1_RVT)              0.02 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_636/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.26


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_807/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U3564/Y (NOR2X0_RVT)                   138.11 +   141.83 f
  U74/Y (NBUFFX2_RVT)                    259.12 +   400.96 f
  U3573/Y (AND2X1_RVT)                   210.04 +   611.00 f
  U87/Y (NBUFFX2_RVT)                    204.63 +   815.63 f
  U4932/Y (AO22X1_RVT)                   408.67 +  1224.30 f
  U4938/Y (OR2X1_RVT)                      0.09 +  1224.39 f
  DFF_807/q_reg/D (DFFX1_RVT)              0.01 +  1224.40 f
  data arrival time                                1224.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_807/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                               -1224.40
  ---------------------------------------------------------------
  slack (VIOLATED)                                -1214.26


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Fri Apr 26 00:16:13 2019
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_747/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.34 +     0.50 f
  U6144/S (FADDX1_RVT)                     3.33 +     3.82 r
  U6145/Y (AND2X1_RVT)                     0.09 +     3.91 r
  DFF_747/q_reg/D (DFFX1_RVT)              0.02 +     3.93 r
  data arrival time                                   3.93

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_747/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -3.93
  ---------------------------------------------------------------
  slack (MET)                                         6.17


  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_752/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.34 +     0.50 f
  U6146/S (FADDX1_RVT)                     3.32 +     3.82 r
  U6147/Y (AND2X1_RVT)                     0.08 +     3.90 r
  DFF_752/q_reg/D (DFFX1_RVT)              0.01 +     3.91 r
  data arrival time                                   3.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_752/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -3.91
  ---------------------------------------------------------------
  slack (MET)                                         6.18


  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_740/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I391/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.34 +     0.50 f
  U6141/S (FADDX1_RVT)                     3.32 +     3.82 r
  U6142/Y (AND2X1_RVT)                     0.07 +     3.89 r
  DFF_740/q_reg/D (DFFX1_RVT)              0.02 +     3.92 r
  data arrival time                                   3.92

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_740/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -3.92
  ---------------------------------------------------------------
  slack (MET)                                         6.20


  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_736/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.34 +     0.50 f
  U4141/Y (OA221X1_RVT)                    3.29 +     3.79 f
  DFF_736/q_reg/D (DFFX1_RVT)              0.03 +     3.83 f
  data arrival time                                   3.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_736/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.03      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -3.83
  ---------------------------------------------------------------
  slack (MET)                                         6.28


  Startpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1316/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 f
  U6518/S (FADDX1_RVT)                     2.17 +     2.57 r
  U6519/Y (AND2X1_RVT)                     0.11 +     2.68 r
  DFF_1316/q_reg/D (DFFX1_RVT)             0.02 +     2.69 r
  data arrival time                                   2.69

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1316/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.69
  ---------------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1328/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 f
  U6532/S (FADDX1_RVT)                     2.16 +     2.55 r
  U6533/Y (AND2X1_RVT)                     0.07 +     2.62 r
  DFF_1328/q_reg/D (DFFX1_RVT)             0.02 +     2.64 r
  data arrival time                                   2.64

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1328/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.64
  ---------------------------------------------------------------
  slack (MET)                                         7.47


  Startpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1323/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 f
  U6526/S (FADDX1_RVT)                     2.16 +     2.55 r
  U6527/Y (AND2X1_RVT)                     0.07 +     2.62 r
  DFF_1323/q_reg/D (DFFX1_RVT)             0.01 +     2.64 r
  data arrival time                                   2.64

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1323/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.64
  ---------------------------------------------------------------
  slack (MET)                                         7.47


  Startpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1312/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.25 +     0.40 r
  U6514/Y (OA221X1_RVT)                    2.13 +     2.53 r
  DFF_1312/q_reg/D (DFFX1_RVT)             0.07 +     2.60 r
  data arrival time                                   2.60

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1312/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -2.60
  ---------------------------------------------------------------
  slack (MET)                                         7.50


  Startpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1184/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 f
  U5494/Y (OA22X1_RVT)                     2.08 +     2.48 f
  U5498/Y (NAND2X0_RVT)                    0.07 +     2.54 r
  DFF_1184/q_reg/D (DFFX1_RVT)             0.02 +     2.56 r
  data arrival time                                   2.56

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1184/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -2.56
  ---------------------------------------------------------------
  slack (MET)                                         7.54


  Startpoint: DFF_738/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_637/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I14_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_738/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_738/q_reg/Q (DFFX1_RVT)              0.32 +     0.47 f
  U4965/Y (AO22X1_RVT)                     2.01 +     2.49 f
  U4969/Y (OR2X1_RVT)                      0.09 +     2.57 f
  DFF_637/q_reg/D (DFFX1_RVT)              0.02 +     2.59 f
  data arrival time                                   2.59

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.16
  DFF_637/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -2.59
  ---------------------------------------------------------------
  slack (MET)                                         7.55


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1712/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 r
  U6776/S (FADDX1_RVT)                     2.01 +     2.40 f
  U6777/Y (AND2X1_RVT)                     0.12 +     2.52 f
  DFF_1712/q_reg/D (DFFX1_RVT)             0.06 +     2.58 f
  data arrival time                                   2.58

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1712/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.03      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -2.58
  ---------------------------------------------------------------
  slack (MET)                                         7.56


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1124/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.25 +     0.40 f
  U6392/S (FADDX1_RVT)                     1.93 +     2.33 r
  U6393/Y (AND2X1_RVT)                     0.08 +     2.42 r
  DFF_1124/q_reg/D (DFFX1_RVT)             0.03 +     2.45 r
  data arrival time                                   2.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.12      10.12
  clock reconvergence pessimism            0.00      10.12
  DFF_1124/q_reg/CLK (DFFX1_RVT)                     10.12 r
  library setup time                      -0.05      10.07
  data required time                                 10.07
  ---------------------------------------------------------------
  data required time                                 10.07
  data arrival time                                  -2.45
  ---------------------------------------------------------------
  slack (MET)                                         7.62


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1700/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 r
  U6764/S (FADDX1_RVT)                     2.00 +     2.40 f
  U6765/Y (AND2X1_RVT)                     0.08 +     2.47 f
  DFF_1700/q_reg/D (DFFX1_RVT)             0.02 +     2.49 f
  data arrival time                                   2.49

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1700/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -2.49
  ---------------------------------------------------------------
  slack (MET)                                         7.63


  Startpoint: DFF_738/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_739/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_738/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_738/q_reg/Q (DFFX1_RVT)              0.32 +     0.47 f
  U4132/Y (OA221X1_RVT)                    2.00 +     2.48 f
  DFF_739/q_reg/D (DFFX1_RVT)              0.01 +     2.49 f
  data arrival time                                   2.49

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_739/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -2.49
  ---------------------------------------------------------------
  slack (MET)                                         7.64


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1707/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 r
  U4145/S (FADDX1_RVT)                     2.00 +     2.39 f
  U4146/Y (AND2X1_RVT)                     0.08 +     2.47 f
  DFF_1707/q_reg/D (DFFX1_RVT)             0.02 +     2.49 f
  data arrival time                                   2.49

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1707/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -2.49
  ---------------------------------------------------------------
  slack (MET)                                         7.64


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1131/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.25 +     0.40 f
  U4143/S (FADDX1_RVT)                     1.93 +     2.33 r
  U4144/Y (AND2X1_RVT)                     0.08 +     2.42 r
  DFF_1131/q_reg/D (DFFX1_RVT)             0.02 +     2.44 r
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1131/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -2.44
  ---------------------------------------------------------------
  slack (MET)                                         7.68


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1136/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.25 +     0.40 f
  U6404/S (FADDX1_RVT)                     1.93 +     2.33 r
  U6405/Y (AND2X1_RVT)                     0.07 +     2.40 r
  DFF_1136/q_reg/D (DFFX1_RVT)             0.02 +     2.42 r
  data arrival time                                   2.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1136/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -2.42
  ---------------------------------------------------------------
  slack (MET)                                         7.71


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1568/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.23 +     0.38 f
  U5582/Y (OA22X1_RVT)                     1.91 +     2.29 f
  U5583/Y (NAND2X0_RVT)                    0.07 +     2.37 r
  DFF_1568/q_reg/D (DFFX1_RVT)             0.02 +     2.39 r
  data arrival time                                   2.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1568/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -2.39
  ---------------------------------------------------------------
  slack (MET)                                         7.71


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1696/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.24 +     0.39 r
  U6760/Y (OA221X1_RVT)                    1.95 +     2.34 r
  DFF_1696/q_reg/D (DFFX1_RVT)             0.02 +     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1696/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -2.36
  ---------------------------------------------------------------
  slack (MET)                                         7.74


  Startpoint: DFF_1698/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1597/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I19_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1698/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1698/q_reg/Q (DFFX1_RVT)             0.30 +     0.46 r
  U3627/Y (AO22X1_RVT)                     1.80 +     2.26 r
  U4354/Y (OR2X1_RVT)                      0.08 +     2.34 r
  DFF_1597/q_reg/D (DFFX1_RVT)             0.02 +     2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_1597/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -2.36
  ---------------------------------------------------------------
  slack (MET)                                         7.76


  Startpoint: DFF_758/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_759/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_758/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_758/q_reg/Q (DFFX1_RVT)              0.29 +     0.44 f
  U6154/Y (OA221X1_RVT)                    1.74 +     2.19 f
  DFF_759/q_reg/D (DFFX1_RVT)              0.14 +     2.33 f
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_759/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.04      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.33
  ---------------------------------------------------------------
  slack (MET)                                         7.79


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1120/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.26 +     0.41 r
  U6388/Y (OA221X1_RVT)                    1.87 +     2.28 r
  DFF_1120/q_reg/D (DFFX1_RVT)             0.02 +     2.30 r
  data arrival time                                   2.30

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1120/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.30
  ---------------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: DFF_1123/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1020/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I271/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1123/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1123/q_reg/Q (DFFX1_RVT)             0.29 +     0.45 f
  U4977/Y (AO22X1_RVT)                     1.69 +     2.14 f
  U4979/Y (OR2X1_RVT)                      0.13 +     2.27 f
  DFF_1020/q_reg/D (DFFX1_RVT)             0.06 +     2.33 f
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.16
  DFF_1020/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -2.33
  ---------------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: DFF_1698/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1699/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I19_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1698/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1698/q_reg/Q (DFFX1_RVT)             0.31 +     0.47 f
  U6763/Y (OA221X1_RVT)                    1.84 +     2.31 f
  DFF_1699/q_reg/D (DFFX1_RVT)             0.02 +     2.33 f
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_1699/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.03      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -2.33
  ---------------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: DFF_1322/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1205/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I18_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1322/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1322/q_reg/Q (DFFX1_RVT)             0.29 +     0.43 r
  U5142/Y (AO22X1_RVT)                     1.74 +     2.17 r
  U5144/Y (OR2X1_RVT)                      0.09 +     2.26 r
  DFF_1205/q_reg/D (DFFX1_RVT)             0.02 +     2.28 r
  data arrival time                                   2.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.01      10.15
  DFF_1205/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -2.28
  ---------------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: DFF_383/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_356/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.14       0.14
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00       0.14 r
  DFF_383/q_reg/QN (DFFX1_RVT)             0.24 +     0.38 f
  U5900/S (FADDX1_RVT)                     1.76 +     2.14 r
  U5901/Y (AND2X1_RVT)                     0.15 +     2.29 r
  DFF_356/q_reg/D (DFFX1_RVT)              0.02 +     2.31 r
  data arrival time                                   2.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.19      10.19
  clock reconvergence pessimism            0.00      10.19
  DFF_356/q_reg/CLK (DFFX1_RVT)                      10.19 r
  library setup time                      -0.05      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -2.31
  ---------------------------------------------------------------
  slack (MET)                                         7.83


  Startpoint: DFF_1139/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1140/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1139/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1139/q_reg/Q (DFFX1_RVT)             0.29 +     0.45 f
  U6409/Y (OA221X1_RVT)                    1.61 +     2.06 f
  DFF_1140/q_reg/D (DFFX1_RVT)             0.18 +     2.24 f
  data arrival time                                   2.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1140/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -2.24
  ---------------------------------------------------------------
  slack (MET)                                         7.85


  Startpoint: DFF_758/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_617/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_758/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_758/q_reg/Q (DFFX1_RVT)              0.29 +     0.44 f
  U3827/Y (NAND2X0_RVT)                    1.66 +     2.11 r
  U3870/Y (NAND2X0_RVT)                    0.07 +     2.17 f
  U3871/Y (AO21X1_RVT)                     0.08 +     2.25 f
  DFF_617/q_reg/D (DFFX1_RVT)              0.02 +     2.27 f
  data arrival time                                   2.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_617/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.02      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -2.27
  ---------------------------------------------------------------
  slack (MET)                                         7.86


  Startpoint: DFF_1699/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1596/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I19_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1699/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1699/q_reg/Q (DFFX1_RVT)             0.30 +     0.46 f
  U3998/Y (AO21X1_RVT)                     1.73 +     2.19 f
  U3849/Y (AO21X1_RVT)                     0.07 +     2.26 f
  DFF_1596/q_reg/D (DFFX1_RVT)             0.02 +     2.28 f
  data arrival time                                   2.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_1596/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.02      10.14
  data required time                                 10.14
  ---------------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -2.28
  ---------------------------------------------------------------
  slack (MET)                                         7.86


  Startpoint: DFF_383/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_368/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.14       0.14
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00       0.14 r
  DFF_383/q_reg/QN (DFFX1_RVT)             0.24 +     0.38 f
  U5907/S (FADDX1_RVT)                     1.74 +     2.12 r
  U5908/Y (AND2X1_RVT)                     0.08 +     2.20 r
  DFF_368/q_reg/D (DFFX1_RVT)              0.03 +     2.23 r
  data arrival time                                   2.23

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_368/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.23
  ---------------------------------------------------------------
  slack (MET)                                         7.88


  Startpoint: DFF_383/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_363/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.14       0.14
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00       0.14 r
  DFF_383/q_reg/QN (DFFX1_RVT)             0.24 +     0.38 f
  U5904/S (FADDX1_RVT)                     1.74 +     2.12 r
  U5905/Y (AND2X1_RVT)                     0.08 +     2.20 r
  DFF_363/q_reg/D (DFFX1_RVT)              0.02 +     2.22 r
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_363/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.22
  ---------------------------------------------------------------
  slack (MET)                                         7.89


  Startpoint: DFF_1130/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1013/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I381/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1130/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1130/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 r
  U4252/Y (AO22X1_RVT)                     1.63 +     2.06 r
  U4258/Y (OR2X1_RVT)                      0.13 +     2.19 r
  DFF_1013/q_reg/D (DFFX1_RVT)             0.02 +     2.21 r
  data arrival time                                   2.21

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.01      10.15
  DFF_1013/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -2.21
  ---------------------------------------------------------------
  slack (MET)                                         7.89


  Startpoint: DFF_1139/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1004/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1139/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1139/q_reg/Q (DFFX1_RVT)             0.28 +     0.44 r
  U5478/Y (AOI22X1_RVT)                    1.55 +     2.00 f
  U5482/Y (NAND2X0_RVT)                    0.17 +     2.16 r
  DFF_1004/q_reg/D (DFFX1_RVT)             0.02 +     2.18 r
  data arrival time                                   2.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1004/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -2.18
  ---------------------------------------------------------------
  slack (MET)                                         7.90


  Startpoint: DFF_575/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_560/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_575/q_reg/QN (DFFX1_RVT)             0.24 +     0.42 f
  U6027/S (FADDX1_RVT)                     1.63 +     2.05 r
  U6028/Y (AND2X1_RVT)                     0.07 +     2.12 r
  DFF_560/q_reg/D (DFFX1_RVT)              0.02 +     2.14 r
  data arrival time                                   2.14

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_560/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.14
  ---------------------------------------------------------------
  slack (MET)                                         7.97


  Startpoint: DFF_575/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_548/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_575/q_reg/QN (DFFX1_RVT)             0.24 +     0.42 f
  U6012/S (FADDX1_RVT)                     1.63 +     2.05 r
  U6013/Y (AND2X1_RVT)                     0.07 +     2.12 r
  DFF_548/q_reg/D (DFFX1_RVT)              0.02 +     2.14 r
  data arrival time                                   2.14

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_548/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.14
  ---------------------------------------------------------------
  slack (MET)                                         7.97


  Startpoint: DFF_383/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_352/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I61/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.14       0.14
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00       0.14 r
  DFF_383/q_reg/QN (DFFX1_RVT)             0.25 +     0.39 r
  U5898/Y (OA221X1_RVT)                    1.69 +     2.08 r
  DFF_352/q_reg/D (DFFX1_RVT)              0.03 +     2.11 r
  data arrival time                                   2.11

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.01      10.14
  DFF_352/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -2.11
  ---------------------------------------------------------------
  slack (MET)                                         7.98


  Startpoint: DFF_575/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_555/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I22_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_575/q_reg/QN (DFFX1_RVT)             0.24 +     0.42 f
  U6021/S (FADDX1_RVT)                     1.63 +     2.05 r
  U6022/Y (AND2X1_RVT)                     0.08 +     2.13 r
  DFF_555/q_reg/D (DFFX1_RVT)              0.02 +     2.15 r
  data arrival time                                   2.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_555/q_reg/CLK (DFFX1_RVT)                      10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -2.15
  ---------------------------------------------------------------
  slack (MET)                                         7.98


  Startpoint: DFF_1315/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1212/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I41/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1315/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1315/q_reg/Q (DFFX1_RVT)             0.28 +     0.44 r
  U3860/Y (AO21X1_RVT)                     1.58 +     2.02 r
  U3861/Y (AO21X1_RVT)                     0.08 +     2.10 r
  DFF_1212/q_reg/D (DFFX1_RVT)             0.02 +     2.11 r
  data arrival time                                   2.11

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.16
  DFF_1212/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.11
  ---------------------------------------------------------------
  slack (MET)                                         8.00


  Startpoint: DFF_575/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_544/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_575/q_reg/QN (DFFX1_RVT)             0.25 +     0.43 r
  U6008/Y (OA221X1_RVT)                    1.59 +     2.01 r
  DFF_544/q_reg/D (DFFX1_RVT)              0.06 +     2.07 r
  data arrival time                                   2.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_544/q_reg/CLK (DFFX1_RVT)                      10.14 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -2.07
  ---------------------------------------------------------------
  slack (MET)                                         8.02


  Startpoint: DFF_1341/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1186/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1341/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1341/q_reg/Q (DFFX1_RVT)             0.27 +     0.44 r
  U4939/Y (AO22X1_RVT)                     1.50 +     1.94 r
  U4945/Y (OR2X1_RVT)                      0.12 +     2.06 r
  DFF_1186/q_reg/D (DFFX1_RVT)             0.02 +     2.08 r
  data arrival time                                   2.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1186/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -2.08
  ---------------------------------------------------------------
  slack (MET)                                         8.05


  Startpoint: DFF_912/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_816/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I261/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_912/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_912/q_reg/Q (DFFX1_RVT)              0.20 +     0.38 r
  U4577/SO (HADDX1_RVT)                    0.21 +     0.58 f
  U4578/S (FADDX1_RVT)                     0.28 +     0.86 r
  U4874/Y (AO22X1_RVT)                     0.91 +     1.77 r
  U4875/Y (OR2X1_RVT)                      0.24 +     2.02 r
  DFF_816/q_reg/D (DFFX1_RVT)              0.05 +     2.07 r
  data arrival time                                   2.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_816/q_reg/CLK (DFFX1_RVT)                      10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -2.07
  ---------------------------------------------------------------
  slack (MET)                                         8.06


  Startpoint: DFF_1680/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1392/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1680/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1680/q_reg/Q (DFFX1_RVT)             0.19 +     0.36 r
  U3882/SO (HADDX1_RVT)                    0.20 +     0.56 f
  U3883/S (FADDX1_RVT)                     0.28 +     0.84 r
  U3886/Y (AO22X1_RVT)                     0.97 +     1.81 r
  U3888/Y (OR2X1_RVT)                      0.18 +     1.99 r
  DFF_1392/q_reg/D (DFFX1_RVT)             0.06 +     2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1392/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (MET)                                         8.06


  Startpoint: DFF_1680/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1584/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I341/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1680/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1680/q_reg/Q (DFFX1_RVT)             0.19 +     0.36 r
  U3882/SO (HADDX1_RVT)                    0.20 +     0.56 f
  U3883/S (FADDX1_RVT)                     0.28 +     0.84 r
  U4000/Y (AO22X1_RVT)                     0.93 +     1.77 r
  U3835/Y (AO21X1_RVT)                     0.11 +     1.88 r
  U3847/Y (AO21X1_RVT)                     0.09 +     1.97 r
  DFF_1584/q_reg/D (DFFX1_RVT)             0.08 +     2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.17
  DFF_1584/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.06      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -2.05
  ---------------------------------------------------------------
  slack (MET)                                         8.06


  Startpoint: DFF_1388/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1196/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1388/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1388/q_reg/Q (DFFX1_RVT)             0.21 +     0.37 r
  U4278/Y (AO22X1_RVT)                     0.37 +     0.74 r
  U4279/S (FADDX1_RVT)                     0.31 +     1.05 f
  U5514/Y (OA22X1_RVT)                     0.68 +     1.73 f
  U5515/Y (NAND2X0_RVT)                    0.15 +     1.88 r
  DFF_1196/q_reg/D (DFFX1_RVT)             0.06 +     1.94 r
  data arrival time                                   1.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.10      10.10
  clock reconvergence pessimism            0.00      10.10
  DFF_1196/q_reg/CLK (DFFX1_RVT)                     10.10 r
  library setup time                      -0.08      10.02
  data required time                                 10.02
  ---------------------------------------------------------------
  data required time                                 10.02
  data arrival time                                  -1.94
  ---------------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: DFF_1465/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1401/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1465/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1465/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 f
  U4194/SO (HADDX1_RVT)                    0.22 +     0.58 r
  U4195/S (FADDX1_RVT)                     0.26 +     0.84 f
  U3590/Y (INVX0_RVT)                      0.77 +     1.61 r
  U3517/Y (OAI22X1_RVT)                    0.16 +     1.77 f
  U4196/Y (OR2X1_RVT)                      0.18 +     1.95 f
  DFF_1401/q_reg/D (DFFX1_RVT)             0.03 +     1.97 f
  data arrival time                                   1.97

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.10      10.10
  clock reconvergence pessimism            0.00      10.10
  DFF_1401/q_reg/CLK (DFFX1_RVT)                     10.10 r
  library setup time                      -0.05      10.05
  data required time                                 10.05
  ---------------------------------------------------------------
  data required time                                 10.05
  data arrival time                                  -1.97
  ---------------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: DFF_759/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_616/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_759/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_759/q_reg/Q (DFFX1_RVT)              0.27 +     0.43 r
  U5377/Y (AOI22X1_RVT)                    1.41 +     1.84 f
  U5381/Y (NAND2X0_RVT)                    0.12 +     1.96 r
  DFF_616/q_reg/D (DFFX1_RVT)              0.04 +     1.99 r
  data arrival time                                   1.99

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_616/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.07      10.08
  data required time                                 10.08
  ---------------------------------------------------------------
  data required time                                 10.08
  data arrival time                                  -1.99
  ---------------------------------------------------------------
  slack (MET)                                         8.09


  Startpoint: DFF_1342/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1185/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1342/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1342/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U5500/Y (AOI22X1_RVT)                    1.47 +     1.89 f
  U5502/Y (NAND2X0_RVT)                    0.07 +     1.96 r
  DFF_1185/q_reg/D (DFFX1_RVT)             0.02 +     1.98 r
  data arrival time                                   1.98

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1185/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -1.98
  ---------------------------------------------------------------
  slack (MET)                                         8.11


  Startpoint: DFF_1724/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1571/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1724/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1724/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U4439/Y (AO22X1_RVT)                     1.45 +     1.87 r
  U4443/Y (OR2X1_RVT)                      0.10 +     1.96 r
  DFF_1571/q_reg/D (DFFX1_RVT)             0.02 +     1.99 r
  data arrival time                                   1.99

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1571/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.99
  ---------------------------------------------------------------
  slack (MET)                                         8.12


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_992/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I381/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1151/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U5148/Y (AO22X1_RVT)                     1.45 +     1.87 r
  U5154/Y (OR2X1_RVT)                      0.08 +     1.95 r
  DFF_992/q_reg/D (DFFX1_RVT)              0.02 +     1.97 r
  data arrival time                                   1.97

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.01      10.15
  DFF_992/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.97
  ---------------------------------------------------------------
  slack (MET)                                         8.13


  Startpoint: DFF_1681/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1393/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1681/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1681/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 r
  U5156/SO (HADDX1_RVT)                    0.23 +     0.59 f
  U5157/S (FADDX1_RVT)                     0.28 +     0.87 r
  U5158/Y (AO22X1_RVT)                     0.90 +     1.78 r
  U5159/Y (OR2X1_RVT)                      0.17 +     1.95 r
  DFF_1393/q_reg/D (DFFX1_RVT)             0.02 +     1.97 r
  data arrival time                                   1.97

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1393/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.97
  ---------------------------------------------------------------
  slack (MET)                                         8.14


  Startpoint: DFF_759/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_760/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_759/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_759/q_reg/Q (DFFX1_RVT)              0.28 +     0.44 f
  U6155/Y (OA221X1_RVT)                    1.42 +     1.86 f
  DFF_760/q_reg/D (DFFX1_RVT)              0.12 +     1.97 f
  data arrival time                                   1.97

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_760/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.04      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.97
  ---------------------------------------------------------------
  slack (MET)                                         8.14


  Startpoint: DFF_912/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_624/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_912/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_912/q_reg/Q (DFFX1_RVT)              0.20 +     0.38 r
  U4577/SO (HADDX1_RVT)                    0.21 +     0.58 f
  U4578/S (FADDX1_RVT)                     0.28 +     0.86 r
  U4579/Y (AO22X1_RVT)                     0.92 +     1.78 r
  U4580/Y (OR2X1_RVT)                      0.16 +     1.95 r
  DFF_624/q_reg/D (DFFX1_RVT)              0.02 +     1.96 r
  data arrival time                                   1.96

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_624/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.96
  ---------------------------------------------------------------
  slack (MET)                                         8.14


  Startpoint: DFF_1725/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1570/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1725/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1725/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U3969/Y (AO22X1_RVT)                     1.42 +     1.84 r
  U3970/Y (OR2X1_RVT)                      0.08 +     1.91 r
  DFF_1570/q_reg/D (DFFX1_RVT)             0.03 +     1.95 r
  data arrival time                                   1.95

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1570/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.95
  ---------------------------------------------------------------
  slack (MET)                                         8.16


  Startpoint: DFF_1188/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1188/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I24_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1188/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1188/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 f
  U4201/Y (AO22X1_RVT)                     0.16 +     0.54 f
  U4202/S (FADDX1_RVT)                     0.28 +     0.82 r
  U4203/Y (AO22X1_RVT)                     0.98 +     1.80 r
  U4204/Y (OR2X1_RVT)                      0.13 +     1.92 r
  DFF_1188/q_reg/D (DFFX1_RVT)             0.04 +     1.96 r
  data arrival time                                   1.96

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_1188/q_reg/CLK (DFFX1_RVT)                     10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.96
  ---------------------------------------------------------------
  slack (MET)                                         8.16


  Startpoint: DFF_1464/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1208/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1464/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1464/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 r
  U3933/SO (HADDX1_RVT)                    0.23 +     0.59 f
  U3934/S (FADDX1_RVT)                     0.26 +     0.86 r
  U3937/Y (AO22X1_RVT)                     0.87 +     1.72 r
  U3939/Y (OR2X1_RVT)                      0.21 +     1.93 r
  DFF_1208/q_reg/D (DFFX1_RVT)             0.02 +     1.95 r
  data arrival time                                   1.95

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1208/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.95
  ---------------------------------------------------------------
  slack (MET)                                         8.16


  Startpoint: DFF_1341/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1342/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1341/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1341/q_reg/Q (DFFX1_RVT)             0.28 +     0.45 f
  U6547/Y (OA221X1_RVT)                    1.50 +     1.94 f
  DFF_1342/q_reg/D (DFFX1_RVT)             0.01 +     1.96 f
  data arrival time                                   1.96

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1342/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.02      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.96
  ---------------------------------------------------------------
  slack (MET)                                         8.17


  Startpoint: DFF_1700/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1595/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1700/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1700/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U4822/Y (AO22X1_RVT)                     1.39 +     1.81 r
  U4824/Y (OR2X1_RVT)                      0.11 +     1.92 r
  DFF_1595/q_reg/D (DFFX1_RVT)             0.02 +     1.94 r
  data arrival time                                   1.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1595/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.94
  ---------------------------------------------------------------
  slack (MET)                                         8.17


  Startpoint: DFF_1298/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1010/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1298/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1298/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 r
  U4370/SO (HADDX1_RVT)                    0.23 +     0.60 f
  U4371/S (FADDX1_RVT)                     0.26 +     0.86 r
  U4609/Y (AO22X1_RVT)                     0.80 +     1.66 r
  U4610/Y (OR2X1_RVT)                      0.21 +     1.87 r
  DFF_1010/q_reg/D (DFFX1_RVT)             0.04 +     1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_1010/q_reg/CLK (DFFX1_RVT)                     10.14 r
  library setup time                      -0.05      10.08
  data required time                                 10.08
  ---------------------------------------------------------------
  data required time                                 10.08
  data arrival time                                  -1.91
  ---------------------------------------------------------------
  slack (MET)                                         8.17


  Startpoint: DFF_913/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_817/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I23_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_913/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_913/q_reg/Q (DFFX1_RVT)              0.20 +     0.36 r
  U4318/SO (HADDX1_RVT)                    0.22 +     0.58 f
  U4319/S (FADDX1_RVT)                     0.26 +     0.83 r
  U4320/Y (AO22X1_RVT)                     0.80 +     1.63 r
  U4321/Y (OR2X1_RVT)                      0.25 +     1.88 r
  DFF_817/q_reg/D (DFFX1_RVT)              0.05 +     1.93 r
  data arrival time                                   1.93

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_817/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.93
  ---------------------------------------------------------------
  slack (MET)                                         8.18


  Startpoint: DFF_1497/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1209/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1497/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1497/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 r
  U4194/SO (HADDX1_RVT)                    0.22 +     0.58 f
  U4195/S (FADDX1_RVT)                     0.26 +     0.84 r
  U5259/Y (AO22X1_RVT)                     0.83 +     1.67 r
  U5260/Y (OR2X1_RVT)                      0.17 +     1.84 r
  DFF_1209/q_reg/D (DFFX1_RVT)             0.02 +     1.85 r
  data arrival time                                   1.85

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.09      10.09
  clock reconvergence pessimism            0.00      10.09
  DFF_1209/q_reg/CLK (DFFX1_RVT)                     10.09 r
  library setup time                      -0.05      10.04
  data required time                                 10.04
  ---------------------------------------------------------------
  data required time                                 10.04
  data arrival time                                  -1.85
  ---------------------------------------------------------------
  slack (MET)                                         8.18


  Startpoint: DFF_959/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_944/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_959/q_reg/QN (DFFX1_RVT)             0.23 +     0.39 r
  U6276/S (FADDX1_RVT)                     1.26 +     1.65 f
  U6277/Y (AND2X1_RVT)                     0.11 +     1.76 f
  DFF_944/q_reg/D (DFFX1_RVT)              0.05 +     1.82 f
  data arrival time                                   1.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.06      10.06
  clock reconvergence pessimism            0.00      10.06
  DFF_944/q_reg/CLK (DFFX1_RVT)                      10.06 r
  library setup time                      -0.06      10.00
  data required time                                 10.00
  ---------------------------------------------------------------
  data required time                                 10.00
  data arrival time                                  -1.82
  ---------------------------------------------------------------
  slack (MET)                                         8.19


  Startpoint: DFF_1188/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_996/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1188/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1188/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 r
  U4201/Y (AO22X1_RVT)                     0.18 +     0.55 r
  U4202/S (FADDX1_RVT)                     0.29 +     0.83 f
  U5454/Y (OA22X1_RVT)                     0.97 +     1.81 f
  U5455/Y (NAND2X0_RVT)                    0.08 +     1.88 r
  DFF_996/q_reg/D (DFFX1_RVT)              0.02 +     1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_996/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.90
  ---------------------------------------------------------------
  slack (MET)                                         8.20


  Startpoint: DFF_739/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_636/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I11_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_739/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_739/q_reg/Q (DFFX1_RVT)              0.27 +     0.43 r
  U4786/Y (AO22X1_RVT)                     1.37 +     1.81 r
  U4788/Y (OR2X1_RVT)                      0.08 +     1.89 r
  DFF_636/q_reg/D (DFFX1_RVT)              0.02 +     1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_636/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.91
  ---------------------------------------------------------------
  slack (MET)                                         8.20


  Startpoint: DFF_348/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_252/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I21_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_348/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_348/q_reg/Q (DFFX1_RVT)              0.21 +     0.39 r
  U3958/SO (HADDX1_RVT)                    0.31 +     0.70 f
  U3959/S (FADDX1_RVT)                     0.26 +     0.96 r
  U5024/Y (AO22X1_RVT)                     0.73 +     1.69 r
  U5025/Y (OR2X1_RVT)                      0.21 +     1.90 r
  DFF_252/q_reg/D (DFFX1_RVT)              0.02 +     1.92 r
  data arrival time                                   1.92

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_252/q_reg/CLK (DFFX1_RVT)                      10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.92
  ---------------------------------------------------------------
  slack (MET)                                         8.21


  Startpoint: DFF_1138/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1005/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I13_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1138/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1138/q_reg/Q (DFFX1_RVT)             0.26 +     0.43 r
  U5483/Y (AOI22X1_RVT)                    1.34 +     1.77 f
  U5485/Y (NAND2X0_RVT)                    0.10 +     1.88 r
  DFF_1005/q_reg/D (DFFX1_RVT)             0.02 +     1.89 r
  data arrival time                                   1.89

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.17
  DFF_1005/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.89
  ---------------------------------------------------------------
  slack (MET)                                         8.21


  Startpoint: DFF_1388/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1388/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I91/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1388/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1388/q_reg/Q (DFFX1_RVT)             0.22 +     0.37 f
  U4278/Y (AO22X1_RVT)                     0.36 +     0.74 f
  U4279/S (FADDX1_RVT)                     0.31 +     1.05 r
  U4280/Y (AO22X1_RVT)                     0.68 +     1.73 r
  U4281/Y (OR2X1_RVT)                      0.13 +     1.86 r
  DFF_1388/q_reg/D (DFFX1_RVT)             0.04 +     1.89 r
  data arrival time                                   1.89

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.16
  DFF_1388/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.89
  ---------------------------------------------------------------
  slack (MET)                                         8.22


  Startpoint: DFF_1724/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1725/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1724/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1724/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  U6790/Y (OA221X1_RVT)                    1.45 +     1.88 f
  DFF_1725/q_reg/D (DFFX1_RVT)             0.02 +     1.91 f
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1725/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.91
  ---------------------------------------------------------------
  slack (MET)                                         8.22


  Startpoint: DFF_685/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_621/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_685/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_685/q_reg/Q (DFFX1_RVT)              0.20 +     0.36 f
  U4048/SO (HADDX1_RVT)                    0.20 +     0.56 r
  U4049/S (FADDX1_RVT)                     0.26 +     0.82 f
  U5391/Y (OA22X1_RVT)                     0.82 +     1.64 f
  U5392/Y (NAND2X0_RVT)                    0.21 +     1.85 r
  DFF_621/q_reg/D (DFFX1_RVT)              0.03 +     1.88 r
  data arrival time                                   1.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_621/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.88
  ---------------------------------------------------------------
  slack (MET)                                         8.22


  Startpoint: DFF_1313/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1214/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1313/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1313/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 r
  U5202/Y (AO22X1_RVT)                     1.34 +     1.76 r
  U5204/Y (OR2X1_RVT)                      0.11 +     1.87 r
  DFF_1214/q_reg/D (DFFX1_RVT)             0.01 +     1.89 r
  data arrival time                                   1.89

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1214/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.89
  ---------------------------------------------------------------
  slack (MET)                                         8.22


  Startpoint: DFF_1342/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I361/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1342/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1342/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  U6548/Y (OA221X1_RVT)                    1.45 +     1.89 f
  DFF_1343/q_reg/D (DFFX1_RVT)             0.02 +     1.90 f
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1343/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.90
  ---------------------------------------------------------------
  slack (MET)                                         8.23


  Startpoint: DFF_1723/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1572/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1723/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1723/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U5109/Y (AO22X1_RVT)                     1.37 +     1.79 r
  U5110/Y (OR2X1_RVT)                      0.08 +     1.87 r
  DFF_1572/q_reg/D (DFFX1_RVT)             0.02 +     1.89 r
  data arrival time                                   1.89

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1572/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.89
  ---------------------------------------------------------------
  slack (MET)                                         8.23


  Startpoint: DFF_1681/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1585/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I341/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1681/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1681/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 r
  U5156/SO (HADDX1_RVT)                    0.23 +     0.59 f
  U5157/S (FADDX1_RVT)                     0.28 +     0.87 r
  U5206/Y (AO22X1_RVT)                     0.88 +     1.75 r
  U5207/Y (OR2X1_RVT)                      0.09 +     1.84 r
  DFF_1585/q_reg/D (DFFX1_RVT)             0.04 +     1.88 r
  data arrival time                                   1.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.17
  DFF_1585/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.88
  ---------------------------------------------------------------
  slack (MET)                                         8.24


  Startpoint: DFF_1492/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1396/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I16_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1492/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1492/q_reg/Q (DFFX1_RVT)             0.22 +     0.39 r
  U4010/SO (HADDX1_RVT)                    0.39 +     0.78 f
  U4011/S (FADDX1_RVT)                     0.24 +     1.02 r
  U4012/Y (AO22X1_RVT)                     0.54 +     1.56 r
  U4013/Y (AO21X1_RVT)                     0.18 +     1.74 r
  U4014/Y (AO21X1_RVT)                     0.10 +     1.84 r
  DFF_1396/q_reg/D (DFFX1_RVT)             0.04 +     1.88 r
  data arrival time                                   1.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_1396/q_reg/CLK (DFFX1_RVT)                     10.18 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.88
  ---------------------------------------------------------------
  slack (MET)                                         8.24


  Startpoint: DFF_913/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_625/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_913/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_913/q_reg/Q (DFFX1_RVT)              0.20 +     0.36 r
  U4318/SO (HADDX1_RVT)                    0.22 +     0.58 f
  U4319/S (FADDX1_RVT)                     0.26 +     0.83 r
  U5004/Y (AO22X1_RVT)                     0.81 +     1.64 r
  U5005/Y (OR2X1_RVT)                      0.20 +     1.84 r
  DFF_625/q_reg/D (DFFX1_RVT)              0.01 +     1.86 r
  data arrival time                                   1.86

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_625/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.86
  ---------------------------------------------------------------
  slack (MET)                                         8.25


  Startpoint: DFF_1321/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1206/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1321/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1321/q_reg/Q (DFFX1_RVT)             0.26 +     0.40 r
  U4044/Y (AO22X1_RVT)                     1.30 +     1.70 r
  U4045/Y (OR2X1_RVT)                      0.13 +     1.83 r
  DFF_1206/q_reg/D (DFFX1_RVT)             0.01 +     1.85 r
  data arrival time                                   1.85

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1206/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.85
  ---------------------------------------------------------------
  slack (MET)                                         8.25


  Startpoint: DFF_1725/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1726/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1725/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1725/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U6791/Y (OA221X1_RVT)                    1.41 +     1.83 r
  DFF_1726/q_reg/D (DFFX1_RVT)             0.02 +     1.84 r
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1726/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         8.26


  Startpoint: DFF_1714/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1581/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1714/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1714/q_reg/Q (DFFX1_RVT)             0.27 +     0.44 r
  U4020/Y (AO21X1_RVT)                     1.33 +     1.77 r
  U3846/Y (AO21X1_RVT)                     0.08 +     1.85 r
  DFF_1581/q_reg/D (DFFX1_RVT)             0.02 +     1.86 r
  data arrival time                                   1.86

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1581/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.86
  ---------------------------------------------------------------
  slack (MET)                                         8.26


  Startpoint: DFF_1682/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1394/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1682/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1682/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 r
  U5070/SO (HADDX1_RVT)                    0.25 +     0.61 f
  U5071/S (FADDX1_RVT)                     0.25 +     0.86 r
  U5250/Y (AO22X1_RVT)                     0.73 +     1.59 r
  U5251/Y (OR2X1_RVT)                      0.19 +     1.78 r
  DFF_1394/q_reg/D (DFFX1_RVT)             0.06 +     1.84 r
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_1394/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         8.26


  Startpoint: DFF_1296/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1008/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1296/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1296/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 r
  U4410/SO (HADDX1_RVT)                    0.21 +     0.57 f
  U4411/S (FADDX1_RVT)                     0.27 +     0.84 r
  U4447/Y (AO22X1_RVT)                     0.86 +     1.70 r
  U4448/Y (OR2X1_RVT)                      0.12 +     1.82 r
  DFF_1008/q_reg/D (DFFX1_RVT)             0.03 +     1.85 r
  data arrival time                                   1.85

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1008/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.85
  ---------------------------------------------------------------
  slack (MET)                                         8.27


  Startpoint: DFF_554/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_437/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I271/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_554/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_554/q_reg/Q (DFFX1_RVT)              0.27 +     0.42 f
  U3833/Y (AO21X1_RVT)                     1.28 +     1.70 f
  U3840/Y (AO21X1_RVT)                     0.08 +     1.79 f
  DFF_437/q_reg/D (DFFX1_RVT)              0.07 +     1.85 f
  data arrival time                                   1.85

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.16
  DFF_437/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.04      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.85
  ---------------------------------------------------------------
  slack (MET)                                         8.27


  Startpoint: DFF_1312/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1215/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1312/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1312/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 r
  U3946/Y (AO22X1_RVT)                     1.30 +     1.72 r
  U3947/Y (OR2X1_RVT)                      0.10 +     1.82 r
  DFF_1215/q_reg/D (DFFX1_RVT)             0.02 +     1.84 r
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1215/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         8.27


  Startpoint: DFF_748/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_627/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_748/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_748/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 r
  U4570/Y (AO22X1_RVT)                     1.25 +     1.67 r
  U4574/Y (OR2X1_RVT)                      0.15 +     1.82 r
  DFF_627/q_reg/D (DFFX1_RVT)              0.02 +     1.83 r
  data arrival time                                   1.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_627/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.83
  ---------------------------------------------------------------
  slack (MET)                                         8.27


  Startpoint: DFF_1723/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1724/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1723/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1723/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U6789/Y (OA221X1_RVT)                    1.39 +     1.81 r
  DFF_1724/q_reg/D (DFFX1_RVT)             0.02 +     1.82 r
  data arrival time                                   1.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1724/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.82
  ---------------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: DFF_1700/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1701/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1700/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1700/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 r
  U6766/Y (OA221X1_RVT)                    1.40 +     1.82 r
  DFF_1701/q_reg/D (DFFX1_RVT)             0.02 +     1.84 r
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1701/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: DFF_685/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_429/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_685/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_685/q_reg/Q (DFFX1_RVT)              0.19 +     0.36 r
  U4048/SO (HADDX1_RVT)                    0.21 +     0.56 f
  U4049/S (FADDX1_RVT)                     0.26 +     0.82 r
  U4052/Y (AO22X1_RVT)                     0.78 +     1.60 r
  U4053/Y (AO21X1_RVT)                     0.12 +     1.73 r
  U4054/Y (AO21X1_RVT)                     0.07 +     1.80 r
  DFF_429/q_reg/D (DFFX1_RVT)              0.03 +     1.83 r
  data arrival time                                   1.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_429/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.83
  ---------------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: DFF_1463/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1399/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I16_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1463/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1463/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 r
  U4669/SO (HADDX1_RVT)                    0.22 +     0.59 f
  U4670/S (FADDX1_RVT)                     0.27 +     0.86 r
  U4671/Y (AO22X1_RVT)                     0.81 +     1.67 r
  U4672/Y (OR2X1_RVT)                      0.16 +     1.83 r
  DFF_1399/q_reg/D (DFFX1_RVT)             0.01 +     1.85 r
  data arrival time                                   1.85

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_1399/q_reg/CLK (DFFX1_RVT)                     10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.85
  ---------------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: DFF_1189/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1189/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I24_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1189/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1189/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 f
  U3916/Y (AO22X1_RVT)                     0.16 +     0.54 f
  U3917/S (FADDX1_RVT)                     0.27 +     0.81 r
  U3918/Y (AO22X1_RVT)                     0.88 +     1.69 r
  U3920/Y (OR2X1_RVT)                      0.13 +     1.83 r
  DFF_1189/q_reg/D (DFFX1_RVT)             0.02 +     1.84 r
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_1189/q_reg/CLK (DFFX1_RVT)                     10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: DFF_1189/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_997/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1189/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1189/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 r
  U3916/Y (AO22X1_RVT)                     0.18 +     0.55 r
  U3917/S (FADDX1_RVT)                     0.27 +     0.82 f
  U5457/Y (OA22X1_RVT)                     0.88 +     1.71 f
  U5458/Y (NAND2X0_RVT)                    0.10 +     1.80 r
  DFF_997/q_reg/D (DFFX1_RVT)              0.03 +     1.83 r
  data arrival time                                   1.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_997/q_reg/CLK (DFFX1_RVT)                      10.17 r
  library setup time                      -0.06      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.83
  ---------------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: DFF_1464/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1400/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1464/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1464/q_reg/Q (DFFX1_RVT)             0.20 +     0.36 r
  U3933/SO (HADDX1_RVT)                    0.23 +     0.59 f
  U3934/S (FADDX1_RVT)                     0.26 +     0.86 r
  U5256/Y (AO22X1_RVT)                     0.82 +     1.68 r
  U5257/Y (OR2X1_RVT)                      0.12 +     1.80 r
  DFF_1400/q_reg/D (DFFX1_RVT)             0.03 +     1.83 r
  data arrival time                                   1.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1400/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.83
  ---------------------------------------------------------------
  slack (MET)                                         8.29


  Startpoint: DFF_1297/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1009/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1297/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1297/q_reg/Q (DFFX1_RVT)             0.20 +     0.38 r
  U4378/SO (HADDX1_RVT)                    0.24 +     0.62 f
  U4379/S (FADDX1_RVT)                     0.25 +     0.87 r
  U4398/Y (AO22X1_RVT)                     0.79 +     1.66 r
  U4399/Y (OR2X1_RVT)                      0.15 +     1.82 r
  DFF_1009/q_reg/D (DFFX1_RVT)             0.02 +     1.84 r
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.00      10.17
  DFF_1009/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         8.29


  Startpoint: DFF_1219/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1187/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I301/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1219/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1219/q_reg/Q (DFFX1_RVT)             0.21 +     0.36 f
  U3877/S (FADDX1_RVT)                     0.43 +     0.80 r
  U3878/Y (AO22X1_RVT)                     0.88 +     1.67 r
  U3880/Y (OR2X1_RVT)                      0.11 +     1.78 r
  DFF_1187/q_reg/D (DFFX1_RVT)             0.03 +     1.81 r
  data arrival time                                   1.81

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.01      10.15
  DFF_1187/q_reg/CLK (DFFX1_RVT)                     10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -1.81
  ---------------------------------------------------------------
  slack (MET)                                         8.29


  Startpoint: DFF_1714/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1715/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1714/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1714/q_reg/Q (DFFX1_RVT)             0.28 +     0.45 f
  U6780/Y (OA221X1_RVT)                    1.35 +     1.80 f
  DFF_1715/q_reg/D (DFFX1_RVT)             0.02 +     1.83 f
  data arrival time                                   1.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_1715/q_reg/CLK (DFFX1_RVT)                     10.16 r
  library setup time                      -0.03      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.83
  ---------------------------------------------------------------
  slack (MET)                                         8.30


  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_608/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I391/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.25 +     0.42 r
  U5052/Y (AO22X1_RVT)                     1.19 +     1.61 r
  U5058/Y (OR2X1_RVT)                      0.12 +     1.73 r
  DFF_608/q_reg/D (DFFX1_RVT)              0.07 +     1.80 r
  data arrival time                                   1.80

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_608/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.80
  ---------------------------------------------------------------
  slack (MET)                                         8.31


  Startpoint: DFF_348/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_60/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_348/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_348/q_reg/Q (DFFX1_RVT)              0.21 +     0.39 r
  U3958/SO (HADDX1_RVT)                    0.31 +     0.70 f
  U3959/S (FADDX1_RVT)                     0.26 +     0.96 r
  U3962/Y (AO22X1_RVT)                     0.72 +     1.68 r
  U3964/Y (OR2X1_RVT)                      0.11 +     1.79 r
  DFF_60/q_reg/D (DFFX1_RVT)               0.01 +     1.80 r
  data arrival time                                   1.80

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_60/q_reg/CLK (DFFX1_RVT)                       10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.80
  ---------------------------------------------------------------
  slack (MET)                                         8.31


  Startpoint: DFF_293/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_229/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I371/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_293/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_293/q_reg/Q (DFFX1_RVT)              0.20 +     0.36 f
  U5091/SO (HADDX1_RVT)                    0.21 +     0.58 r
  U5092/S (FADDX1_RVT)                     0.27 +     0.84 f
  U5279/Y (OA22X1_RVT)                     0.83 +     1.67 f
  U5280/Y (NAND2X0_RVT)                    0.09 +     1.77 r
  DFF_229/q_reg/D (DFFX1_RVT)              0.03 +     1.80 r
  data arrival time                                   1.80

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.01      10.16
  DFF_229/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.06      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.80
  ---------------------------------------------------------------
  slack (MET)                                         8.31


  Startpoint: DFF_293/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_37/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_293/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_293/q_reg/Q (DFFX1_RVT)              0.20 +     0.36 r
  U5091/SO (HADDX1_RVT)                    0.22 +     0.58 f
  U5092/S (FADDX1_RVT)                     0.27 +     0.84 r
  U5093/Y (AO22X1_RVT)                     0.81 +     1.65 r
  U5094/Y (OR2X1_RVT)                      0.10 +     1.75 r
  DFF_37/q_reg/D (DFFX1_RVT)               0.03 +     1.78 r
  data arrival time                                   1.78

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  clock reconvergence pessimism            0.00      10.14
  DFF_37/q_reg/CLK (DFFX1_RVT)                       10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  ---------------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -1.78
  ---------------------------------------------------------------
  slack (MET)                                         8.32


  Startpoint: DFF_559/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_432/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_559/q_reg/CLK (DFFX1_RVT)            0.00       0.17 r
  DFF_559/q_reg/Q (DFFX1_RVT)              0.26 +     0.43 r
  U4228/Y (AO22X1_RVT)                     1.25 +     1.68 r
  U4234/Y (OR2X1_RVT)                      0.09 +     1.77 r
  DFF_432/q_reg/D (DFFX1_RVT)              0.02 +     1.79 r
  data arrival time                                   1.79

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_432/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.79
  ---------------------------------------------------------------
  slack (MET)                                         8.32


  Startpoint: DFF_1187/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_995/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1187/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1187/q_reg/Q (DFFX1_RVT)             0.19 +     0.34 r
  U3876/Y (AO22X1_RVT)                     0.18 +     0.52 r
  U3877/S (FADDX1_RVT)                     0.27 +     0.80 f
  U3577/Y (OAI22X1_RVT)                    0.89 +     1.69 r
  U3575/Y (OR2X1_RVT)                      0.07 +     1.77 r
  DFF_995/q_reg/D (DFFX1_RVT)              0.02 +     1.78 r
  data arrival time                                   1.78

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  clock reconvergence pessimism            0.00      10.16
  DFF_995/q_reg/CLK (DFFX1_RVT)                      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  ---------------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -1.78
  ---------------------------------------------------------------
  slack (MET)                                         8.33


  Startpoint: DFF_1286/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1190/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I24_11/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1286/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1286/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 f
  U4897/Y (AO22X1_RVT)                     0.16 +     0.54 f
  U4898/S (FADDX1_RVT)                     0.27 +     0.80 r
  U4899/Y (AO22X1_RVT)                     0.82 +     1.63 r
  U4900/Y (OR2X1_RVT)                      0.13 +     1.76 r
  DFF_1190/q_reg/D (DFFX1_RVT)             0.03 +     1.79 r
  data arrival time                                   1.79

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.18
  DFF_1190/q_reg/CLK (DFFX1_RVT)                     10.18 r
  library setup time                      -0.05      10.13
  data required time                                 10.13
  ---------------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -1.79
  ---------------------------------------------------------------
  slack (MET)                                         8.33


  Startpoint: DFF_1501/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1405/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: NBUFFX2_RVT_G1B1I401/Y
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1501/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1501/q_reg/Q (DFFX1_RVT)             0.20 +     0.37 r
  U4036/SO (HADDX1_RVT)                    0.22 +     0.59 f
  U4037/S (FADDX1_RVT)                     0.24 +     0.83 r
  U4038/Y (AO22X1_RVT)                     0.63 +     1.46 r
  U3629/Y (AO21X1_RVT)                     0.23 +     1.69 r
  U3845/Y (AO21X1_RVT)                     0.07 +     1.76 r
  DFF_1405/q_reg/D (DFFX1_RVT)             0.02 +     1.78 r
  data arrival time                                   1.78

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.17      10.17
  clock reconvergence pessimism            0.01      10.17
  DFF_1405/q_reg/CLK (DFFX1_RVT)                     10.17 r
  library setup time                      -0.05      10.12
  data required time                                 10.12
  ---------------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -1.78
  ---------------------------------------------------------------
  slack (MET)                                         8.34


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Fri Apr 26 00:16:13 2019
****************************************


  Startpoint: DFF_738/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_2
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_738/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_738/q_reg/Q (DFFX1_RVT)              0.32 +     0.47 f
  CRC_OUT_6_2 (out)                        1.87 +     2.34 f
  data arrival time                                   2.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -2.34
  ---------------------------------------------------------------
  slack (MET)                                         5.66


  Startpoint: DFF_1698/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_2
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1698/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1698/q_reg/Q (DFFX1_RVT)             0.31 +     0.47 f
  CRC_OUT_1_2 (out)                        1.70 +     2.17 f
  data arrival time                                   2.17

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -2.17
  ---------------------------------------------------------------
  slack (MET)                                         5.83


  Startpoint: DFF_1699/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_3
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1699/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1699/q_reg/Q (DFFX1_RVT)             0.30 +     0.46 f
  CRC_OUT_1_3 (out)                        1.61 +     2.07 f
  data arrival time                                   2.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -2.07
  ---------------------------------------------------------------
  slack (MET)                                         5.93


  Startpoint: DFF_1322/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1322/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1322/q_reg/Q (DFFX1_RVT)             0.30 +     0.45 f
  CRC_OUT_3_10 (out)                       1.62 +     2.06 f
  data arrival time                                   2.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -2.06
  ---------------------------------------------------------------
  slack (MET)                                         5.94


  Startpoint: DFF_758/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_22
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_758/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_758/q_reg/Q (DFFX1_RVT)              0.29 +     0.44 f
  CRC_OUT_6_22 (out)                       1.57 +     2.01 f
  data arrival time                                   2.01

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -2.01
  ---------------------------------------------------------------
  slack (MET)                                         5.99


  Startpoint: DFF_1123/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_3
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1123/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1123/q_reg/Q (DFFX1_RVT)             0.29 +     0.45 f
  CRC_OUT_4_3 (out)                        1.55 +     2.00 f
  data arrival time                                   2.00

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -2.00
  ---------------------------------------------------------------
  slack (MET)                                         6.00


  Startpoint: DFF_1130/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1130/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1130/q_reg/Q (DFFX1_RVT)             0.29 +     0.44 f
  CRC_OUT_4_10 (out)                       1.50 +     1.94 f
  data arrival time                                   1.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.94
  ---------------------------------------------------------------
  slack (MET)                                         6.06


  Startpoint: DFF_1315/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_3
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1315/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1315/q_reg/Q (DFFX1_RVT)             0.29 +     0.45 f
  CRC_OUT_3_3 (out)                        1.47 +     1.92 f
  data arrival time                                   1.92

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.92
  ---------------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: DFF_1139/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_19
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1139/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1139/q_reg/Q (DFFX1_RVT)             0.29 +     0.45 f
  CRC_OUT_4_19 (out)                       1.39 +     1.84 f
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.84
  ---------------------------------------------------------------
  slack (MET)                                         6.16


  Startpoint: DFF_1341/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_29
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1341/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1341/q_reg/Q (DFFX1_RVT)             0.28 +     0.45 f
  CRC_OUT_3_29 (out)                       1.37 +     1.82 f
  data arrival time                                   1.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.82
  ---------------------------------------------------------------
  slack (MET)                                         6.18


  Startpoint: DFF_1342/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_30
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1342/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1342/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  CRC_OUT_3_30 (out)                       1.33 +     1.76 f
  data arrival time                                   1.76

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.76
  ---------------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1151/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  CRC_OUT_4_31 (out)                       1.33 +     1.76 f
  data arrival time                                   1.76

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.76
  ---------------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: DFF_1724/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_28
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1724/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1724/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  CRC_OUT_1_28 (out)                       1.33 +     1.76 f
  data arrival time                                   1.76

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.76
  ---------------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: DFF_1725/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_29
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1725/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1725/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  CRC_OUT_1_29 (out)                       1.30 +     1.73 f
  data arrival time                                   1.73

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.73
  ---------------------------------------------------------------
  slack (MET)                                         6.27


  Startpoint: DFF_1700/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_4
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1700/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1700/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  CRC_OUT_1_4 (out)                        1.29 +     1.72 f
  data arrival time                                   1.72

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.72
  ---------------------------------------------------------------
  slack (MET)                                         6.28


  Startpoint: DFF_1723/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_27
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1723/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1723/q_reg/Q (DFFX1_RVT)             0.28 +     0.43 f
  CRC_OUT_1_27 (out)                       1.28 +     1.71 f
  data arrival time                                   1.71

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.71
  ---------------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: DFF_739/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_3
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_739/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_739/q_reg/Q (DFFX1_RVT)              0.28 +     0.44 f
  CRC_OUT_6_3 (out)                        1.26 +     1.70 f
  data arrival time                                   1.70

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.70
  ---------------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: DFF_759/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_23
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_759/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_759/q_reg/Q (DFFX1_RVT)              0.28 +     0.44 f
  CRC_OUT_6_23 (out)                       1.26 +     1.70 f
  data arrival time                                   1.70

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.70
  ---------------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: DFF_1714/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_18
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1714/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1714/q_reg/Q (DFFX1_RVT)             0.28 +     0.45 f
  CRC_OUT_1_18 (out)                       1.23 +     1.68 f
  data arrival time                                   1.68

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.68
  ---------------------------------------------------------------
  slack (MET)                                         6.32


  Startpoint: DFF_751/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_751/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_751/q_reg/Q (DFFX1_RVT)              0.27 +     0.43 f
  CRC_OUT_6_15 (out)                       1.24 +     1.68 f
  data arrival time                                   1.68

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.68
  ---------------------------------------------------------------
  slack (MET)                                         6.32


  Startpoint: DFF_1313/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_1
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1313/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1313/q_reg/Q (DFFX1_RVT)             0.27 +     0.43 f
  CRC_OUT_3_1 (out)                        1.21 +     1.64 f
  data arrival time                                   1.64

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.64
  ---------------------------------------------------------------
  slack (MET)                                         6.36


  Startpoint: DFF_1138/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_18
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1138/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1138/q_reg/Q (DFFX1_RVT)             0.27 +     0.44 f
  CRC_OUT_4_18 (out)                       1.20 +     1.64 f
  data arrival time                                   1.64

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.64
  ---------------------------------------------------------------
  slack (MET)                                         6.36


  Startpoint: DFF_1312/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_0
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1312/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1312/q_reg/Q (DFFX1_RVT)             0.27 +     0.43 f
  CRC_OUT_3_0 (out)                        1.17 +     1.60 f
  data arrival time                                   1.60

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.60
  ---------------------------------------------------------------
  slack (MET)                                         6.40


  Startpoint: DFF_554/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_554/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_554/q_reg/Q (DFFX1_RVT)              0.27 +     0.42 f
  CRC_OUT_7_10 (out)                       1.17 +     1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (MET)                                         6.41


  Startpoint: DFF_1321/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_9
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1321/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1321/q_reg/Q (DFFX1_RVT)             0.27 +     0.41 f
  CRC_OUT_3_9 (out)                        1.17 +     1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (MET)                                         6.41


  Startpoint: DFF_559/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_559/q_reg/CLK (DFFX1_RVT)            0.00       0.17 r
  DFF_559/q_reg/Q (DFFX1_RVT)              0.27 +     0.43 f
  CRC_OUT_7_15 (out)                       1.14 +     1.57 f
  data arrival time                                   1.57

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.57
  ---------------------------------------------------------------
  slack (MET)                                         6.43


  Startpoint: DFF_1705/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_9
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1705/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1705/q_reg/Q (DFFX1_RVT)             0.27 +     0.42 f
  CRC_OUT_1_9 (out)                        1.15 +     1.57 f
  data arrival time                                   1.57

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.57
  ---------------------------------------------------------------
  slack (MET)                                         6.43


  Startpoint: DFF_748/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_12
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_748/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_748/q_reg/Q (DFFX1_RVT)              0.27 +     0.42 f
  CRC_OUT_6_12 (out)                       1.12 +     1.54 f
  data arrival time                                   1.54

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.54
  ---------------------------------------------------------------
  slack (MET)                                         6.46


  Startpoint: DFF_1137/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_17
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1137/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1137/q_reg/Q (DFFX1_RVT)             0.27 +     0.44 f
  CRC_OUT_4_17 (out)                       1.07 +     1.52 f
  data arrival time                                   1.52

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.52
  ---------------------------------------------------------------
  slack (MET)                                         6.48


  Startpoint: DFF_1720/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_24
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1720/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1720/q_reg/Q (DFFX1_RVT)             0.27 +     0.45 f
  CRC_OUT_1_24 (out)                       1.06 +     1.50 f
  data arrival time                                   1.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.50
  ---------------------------------------------------------------
  slack (MET)                                         6.50


  Startpoint: DFF_757/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_21
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_757/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_757/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 f
  CRC_OUT_6_21 (out)                       1.08 +     1.50 f
  data arrival time                                   1.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.50
  ---------------------------------------------------------------
  slack (MET)                                         6.50


  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 f
  CRC_OUT_6_31 (out)                       1.07 +     1.49 f
  data arrival time                                   1.49

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.49
  ---------------------------------------------------------------
  slack (MET)                                         6.51


  Startpoint: DFF_560/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_16
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_560/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_560/q_reg/Q (DFFX1_RVT)              0.26 +     0.43 f
  CRC_OUT_7_16 (out)                       1.06 +     1.48 f
  data arrival time                                   1.48

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                         6.52


  Startpoint: DFF_183/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_23
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_183/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_183/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 f
  CRC_OUT_9_23 (out)                       1.06 +     1.48 f
  data arrival time                                   1.48

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                         6.52


  Startpoint: DFF_564/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_20
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_564/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_564/q_reg/Q (DFFX1_RVT)              0.26 +     0.43 f
  CRC_OUT_7_20 (out)                       1.04 +     1.47 f
  data arrival time                                   1.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.47
  ---------------------------------------------------------------
  slack (MET)                                         6.53


  Startpoint: DFF_1136/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_16
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1136/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1136/q_reg/Q (DFFX1_RVT)             0.26 +     0.44 f
  CRC_OUT_4_16 (out)                       1.03 +     1.47 f
  data arrival time                                   1.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.47
  ---------------------------------------------------------------
  slack (MET)                                         6.53


  Startpoint: DFF_184/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_24
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_184/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_184/q_reg/Q (DFFX1_RVT)              0.26 +     0.41 f
  CRC_OUT_9_24 (out)                       1.06 +     1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (MET)                                         6.54


  Startpoint: DFF_565/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_21
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_565/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_565/q_reg/Q (DFFX1_RVT)              0.26 +     0.43 f
  CRC_OUT_7_21 (out)                       1.04 +     1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (MET)                                         6.54


  Startpoint: DFF_1704/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_8
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1704/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1704/q_reg/Q (DFFX1_RVT)             0.26 +     0.41 f
  CRC_OUT_1_8 (out)                        1.05 +     1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (MET)                                         6.54


  Startpoint: DFF_1135/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.14       0.14
  DFF_1135/q_reg/CLK (DFFX1_RVT)           0.00       0.14 r
  DFF_1135/q_reg/Q (DFFX1_RVT)             0.26 +     0.40 f
  CRC_OUT_4_15 (out)                       1.06 +     1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (MET)                                         6.54


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.26 +     0.43 f
  CRC_OUT_8_10 (out)                       1.03 +     1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (MET)                                         6.54


  Startpoint: DFF_1323/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_11
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1323/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1323/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_3_11 (out)                       1.03 +     1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (MET)                                         6.54


  Startpoint: DFF_1703/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_7
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1703/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1703/q_reg/Q (DFFX1_RVT)             0.26 +     0.44 f
  CRC_OUT_1_7 (out)                        1.01 +     1.45 f
  data arrival time                                   1.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.45
  ---------------------------------------------------------------
  slack (MET)                                         6.55


  Startpoint: DFF_170/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_170/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_170/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 f
  CRC_OUT_9_10 (out)                       1.02 +     1.44 f
  data arrival time                                   1.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.44
  ---------------------------------------------------------------
  slack (MET)                                         6.56


  Startpoint: DFF_1314/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_2
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1314/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1314/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_3_2 (out)                        1.02 +     1.44 f
  data arrival time                                   1.44

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.44
  ---------------------------------------------------------------
  slack (MET)                                         6.56


  Startpoint: DFF_1721/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_25
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1721/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1721/q_reg/Q (DFFX1_RVT)             0.26 +     0.44 f
  CRC_OUT_1_25 (out)                       0.99 +     1.43 f
  data arrival time                                   1.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.43
  ---------------------------------------------------------------
  slack (MET)                                         6.57


  Startpoint: DFF_946/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_18
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_946/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_946/q_reg/Q (DFFX1_RVT)              0.26 +     0.41 f
  CRC_OUT_5_18 (out)                       1.01 +     1.43 f
  data arrival time                                   1.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.43
  ---------------------------------------------------------------
  slack (MET)                                         6.57


  Startpoint: DFF_945/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_17
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_945/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_945/q_reg/Q (DFFX1_RVT)              0.26 +     0.41 f
  CRC_OUT_5_17 (out)                       1.01 +     1.42 f
  data arrival time                                   1.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                         6.58


  Startpoint: DFF_1702/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_6
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1702/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1702/q_reg/Q (DFFX1_RVT)             0.26 +     0.43 f
  CRC_OUT_1_6 (out)                        0.97 +     1.41 f
  data arrival time                                   1.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.41
  ---------------------------------------------------------------
  slack (MET)                                         6.59


  Startpoint: DFF_750/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_14
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_750/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_750/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 f
  CRC_OUT_6_14 (out)                       0.99 +     1.41 f
  data arrival time                                   1.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.41
  ---------------------------------------------------------------
  slack (MET)                                         6.59


  Startpoint: DFF_947/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_19
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_947/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_947/q_reg/Q (DFFX1_RVT)              0.26 +     0.41 f
  CRC_OUT_5_19 (out)                       0.98 +     1.40 f
  data arrival time                                   1.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.40
  ---------------------------------------------------------------
  slack (MET)                                         6.60


  Startpoint: DFF_1320/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_8
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1320/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1320/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_3_8 (out)                        0.97 +     1.40 f
  data arrival time                                   1.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.40
  ---------------------------------------------------------------
  slack (MET)                                         6.60


  Startpoint: DFF_1504/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_0
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1504/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1504/q_reg/Q (DFFX1_RVT)             0.26 +     0.43 f
  CRC_OUT_2_0 (out)                        0.95 +     1.39 f
  data arrival time                                   1.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.39
  ---------------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: DFF_1149/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_29
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1149/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1149/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_4_29 (out)                       0.97 +     1.39 f
  data arrival time                                   1.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.39
  ---------------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: DFF_1327/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1327/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1327/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_3_15 (out)                       0.96 +     1.39 f
  data arrival time                                   1.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.39
  ---------------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: DFF_1519/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1519/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1519/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_2_15 (out)                       0.97 +     1.39 f
  data arrival time                                   1.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.39
  ---------------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: DFF_752/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_16
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_752/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_752/q_reg/Q (DFFX1_RVT)              0.25 +     0.40 f
  CRC_OUT_6_16 (out)                       0.98 +     1.38 f
  data arrival time                                   1.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.38
  ---------------------------------------------------------------
  slack (MET)                                         6.62


  Startpoint: DFF_561/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_17
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_561/q_reg/CLK (DFFX1_RVT)            0.00       0.17 r
  DFF_561/q_reg/Q (DFFX1_RVT)              0.26 +     0.42 f
  CRC_OUT_7_17 (out)                       0.96 +     1.38 f
  data arrival time                                   1.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.38
  ---------------------------------------------------------------
  slack (MET)                                         6.62


  Startpoint: DFF_1719/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_23
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1719/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1719/q_reg/Q (DFFX1_RVT)             0.26 +     0.43 f
  CRC_OUT_1_23 (out)                       0.95 +     1.38 f
  data arrival time                                   1.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.38
  ---------------------------------------------------------------
  slack (MET)                                         6.62


  Startpoint: DFF_1701/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_5
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1701/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1701/q_reg/Q (DFFX1_RVT)             0.26 +     0.43 f
  CRC_OUT_1_5 (out)                        0.95 +     1.38 f
  data arrival time                                   1.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.38
  ---------------------------------------------------------------
  slack (MET)                                         6.62


  Startpoint: DFF_563/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_19
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_563/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_563/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_7_19 (out)                       0.96 +     1.37 f
  data arrival time                                   1.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.37
  ---------------------------------------------------------------
  slack (MET)                                         6.63


  Startpoint: DFF_1122/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_2
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_1122/q_reg/CLK (DFFX1_RVT)           0.00       0.16 r
  DFF_1122/q_reg/Q (DFFX1_RVT)             0.25 +     0.41 f
  CRC_OUT_4_2 (out)                        0.96 +     1.37 f
  data arrival time                                   1.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.37
  ---------------------------------------------------------------
  slack (MET)                                         6.63


  Startpoint: DFF_1316/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_4
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1316/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1316/q_reg/Q (DFFX1_RVT)             0.26 +     0.42 f
  CRC_OUT_3_4 (out)                        0.95 +     1.37 f
  data arrival time                                   1.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.37
  ---------------------------------------------------------------
  slack (MET)                                         6.63


  Startpoint: DFF_180/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_20
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_180/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_180/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_9_20 (out)                       0.95 +     1.36 f
  data arrival time                                   1.36

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.36
  ---------------------------------------------------------------
  slack (MET)                                         6.64


  Startpoint: DFF_177/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_17
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_177/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_177/q_reg/Q (DFFX1_RVT)              0.25 +     0.42 f
  CRC_OUT_9_17 (out)                       0.93 +     1.35 f
  data arrival time                                   1.35

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.35
  ---------------------------------------------------------------
  slack (MET)                                         6.65


  Startpoint: DFF_1507/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_3
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1507/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1507/q_reg/Q (DFFX1_RVT)             0.25 +     0.43 f
  CRC_OUT_2_3 (out)                        0.92 +     1.35 f
  data arrival time                                   1.35

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.35
  ---------------------------------------------------------------
  slack (MET)                                         6.65


  Startpoint: DFF_178/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_18
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_178/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_178/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_9_18 (out)                       0.93 +     1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (MET)                                         6.66


  Startpoint: DFF_749/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_13
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_749/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_749/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_6_13 (out)                       0.93 +     1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (MET)                                         6.66


  Startpoint: DFF_566/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_22
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_566/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_566/q_reg/Q (DFFX1_RVT)              0.25 +     0.42 f
  CRC_OUT_7_22 (out)                       0.91 +     1.33 f
  data arrival time                                   1.33

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.33
  ---------------------------------------------------------------
  slack (MET)                                         6.67


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.29 +     0.44 f
  CRC_OUT_1_31 (out)                       0.89 +     1.33 f
  data arrival time                                   1.33

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.33
  ---------------------------------------------------------------
  slack (MET)                                         6.67


  Startpoint: DFF_1120/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_0
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1120/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1120/q_reg/Q (DFFX1_RVT)             0.25 +     0.42 f
  CRC_OUT_4_0 (out)                        0.91 +     1.33 f
  data arrival time                                   1.33

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.33
  ---------------------------------------------------------------
  slack (MET)                                         6.67


  Startpoint: DFF_1131/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_11
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1131/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1131/q_reg/Q (DFFX1_RVT)             0.25 +     0.43 f
  CRC_OUT_4_11 (out)                       0.89 +     1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.32
  ---------------------------------------------------------------
  slack (MET)                                         6.68


  Startpoint: DFF_185/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_25
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_185/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_185/q_reg/Q (DFFX1_RVT)              0.25 +     0.40 f
  CRC_OUT_9_25 (out)                       0.92 +     1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.32
  ---------------------------------------------------------------
  slack (MET)                                         6.68


  Startpoint: DFF_1150/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_30
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1150/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1150/q_reg/Q (DFFX1_RVT)             0.25 +     0.40 f
  CRC_OUT_4_30 (out)                       0.92 +     1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.32
  ---------------------------------------------------------------
  slack (MET)                                         6.68


  Startpoint: DFF_179/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_19
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_179/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_179/q_reg/Q (DFFX1_RVT)              0.25 +     0.42 f
  CRC_OUT_9_19 (out)                       0.90 +     1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.32
  ---------------------------------------------------------------
  slack (MET)                                         6.68


  Startpoint: DFF_938/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_938/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_938/q_reg/Q (DFFX1_RVT)              0.25 +     0.40 f
  CRC_OUT_5_10 (out)                       0.91 +     1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.32
  ---------------------------------------------------------------
  slack (MET)                                         6.68


  Startpoint: DFF_368/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_16
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_368/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_368/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_8_16 (out)                       0.90 +     1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.32
  ---------------------------------------------------------------
  slack (MET)                                         6.68


  Startpoint: DFF_1706/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_1706/q_reg/CLK (DFFX1_RVT)           0.00       0.15 r
  DFF_1706/q_reg/Q (DFFX1_RVT)             0.25 +     0.40 f
  CRC_OUT_1_10 (out)                       0.91 +     1.31 f
  data arrival time                                   1.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.31
  ---------------------------------------------------------------
  slack (MET)                                         6.69


  Startpoint: DFF_948/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_20
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_948/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_948/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_5_20 (out)                       0.90 +     1.31 f
  data arrival time                                   1.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.31
  ---------------------------------------------------------------
  slack (MET)                                         6.69


  Startpoint: DFF_1514/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_10
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1514/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1514/q_reg/Q (DFFX1_RVT)             0.25 +     0.43 f
  CRC_OUT_2_10 (out)                       0.88 +     1.31 f
  data arrival time                                   1.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.31
  ---------------------------------------------------------------
  slack (MET)                                         6.69


  Startpoint: DFF_182/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_22
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.10       0.10
  DFF_182/q_reg/CLK (DFFX1_RVT)            0.00       0.10 r
  DFF_182/q_reg/Q (DFFX1_RVT)              0.21 +     0.31 f
  CRC_OUT_9_22 (out)                       1.00 +     1.31 f
  data arrival time                                   1.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.31
  ---------------------------------------------------------------
  slack (MET)                                         6.69


  Startpoint: DFF_369/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_17
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_369/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_369/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_8_17 (out)                       0.89 +     1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (MET)                                         6.70


  Startpoint: DFF_367/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_367/q_reg/CLK (DFFX1_RVT)            0.00       0.17 r
  DFF_367/q_reg/Q (DFFX1_RVT)              0.25 +     0.42 f
  CRC_OUT_8_15 (out)                       0.88 +     1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (MET)                                         6.70


  Startpoint: DFF_151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_151/q_reg/CLK (DFFX1_RVT)            0.00       0.17 r
  DFF_151/q_reg/Q (DFFX1_RVT)              0.21 +     0.37 f
  U4863/SO (HADDX1_RVT)                    0.27 +     0.64 r
  U4864/S (FADDX1_RVT)                     0.21 +     0.85 f
  U5653/SO (HADDX1_RVT)                    0.43 H     1.29 r
  DATA_9_8 (out)                           0.01       1.30 r
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (MET)                                         6.70


  Startpoint: DFF_756/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_20
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_756/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_756/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_6_20 (out)                       0.88 +     1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (MET)                                         6.71


  Startpoint: DFF_1711/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_15
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1711/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1711/q_reg/Q (DFFX1_RVT)             0.25 +     0.42 f
  CRC_OUT_1_15 (out)                       0.88 +     1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (MET)                                         6.71


  Startpoint: DFF_181/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_21
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.12       0.12
  DFF_181/q_reg/CLK (DFFX1_RVT)            0.00       0.12 r
  DFF_181/q_reg/Q (DFFX1_RVT)              0.22 +     0.33 f
  CRC_OUT_9_21 (out)                       0.96 +     1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (MET)                                         6.71


  Startpoint: DFF_1317/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_5
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1317/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1317/q_reg/Q (DFFX1_RVT)             0.25 +     0.42 f
  CRC_OUT_3_5 (out)                        0.87 +     1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (MET)                                         6.71


  Startpoint: DFF_557/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_13
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_557/q_reg/CLK (DFFX1_RVT)            0.00       0.18 r
  DFF_557/q_reg/Q (DFFX1_RVT)              0.25 +     0.43 f
  CRC_OUT_7_13 (out)                       0.85 +     1.27 f
  data arrival time                                   1.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.27
  ---------------------------------------------------------------
  slack (MET)                                         6.73


  Startpoint: DFF_567/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_23
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_567/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_567/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_7_23 (out)                       0.86 +     1.27 f
  data arrival time                                   1.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.27
  ---------------------------------------------------------------
  slack (MET)                                         6.73


  Startpoint: DFF_148/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_148/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_148/q_reg/Q (DFFX1_RVT)              0.22 +     0.38 f
  U4030/SO (HADDX1_RVT)                    0.36 +     0.74 r
  U4031/S (FADDX1_RVT)                     0.20 +     0.95 f
  U5646/SO (HADDX1_RVT)                    0.32 H     1.26 r
  DATA_9_11 (out)                          0.01       1.27 r
  data arrival time                                   1.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.27
  ---------------------------------------------------------------
  slack (MET)                                         6.73


  Startpoint: DFF_371/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_19
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_371/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_371/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_8_19 (out)                       0.86 +     1.27 f
  data arrival time                                   1.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.27
  ---------------------------------------------------------------
  slack (MET)                                         6.73


  Startpoint: DFF_747/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_11
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_747/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_747/q_reg/Q (DFFX1_RVT)              0.25 +     0.40 f
  CRC_OUT_6_11 (out)                       0.86 +     1.26 f
  data arrival time                                   1.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.26
  ---------------------------------------------------------------
  slack (MET)                                         6.74


  Startpoint: DFF_1508/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_4
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.18       0.18
  DFF_1508/q_reg/CLK (DFFX1_RVT)           0.00       0.18 r
  DFF_1508/q_reg/Q (DFFX1_RVT)             0.25 +     0.42 f
  CRC_OUT_2_4 (out)                        0.83 +     1.25 f
  data arrival time                                   1.25

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.25
  ---------------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_176/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_16
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_176/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_176/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_9_16 (out)                       0.84 +     1.25 f
  data arrival time                                   1.25

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.25
  ---------------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_1121/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_1
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1121/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1121/q_reg/Q (DFFX1_RVT)             0.25 +     0.41 f
  CRC_OUT_4_1 (out)                        0.84 +     1.25 f
  data arrival time                                   1.25

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.25
  ---------------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_1505/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_1
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_1505/q_reg/CLK (DFFX1_RVT)           0.00       0.17 r
  DFF_1505/q_reg/Q (DFFX1_RVT)             0.25 +     0.42 f
  CRC_OUT_2_1 (out)                        0.83 +     1.25 f
  data arrival time                                   1.25

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.25
  ---------------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_370/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_18
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_370/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_370/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_8_18 (out)                       0.84 +     1.25 f
  data arrival time                                   1.25

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.25
  ---------------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_165/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_5
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.17       0.17
  DFF_165/q_reg/CLK (DFFX1_RVT)            0.00       0.17 r
  DFF_165/q_reg/Q (DFFX1_RVT)              0.25 +     0.41 f
  CRC_OUT_9_5 (out)                        0.83 +     1.24 f
  data arrival time                                   1.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.24
  ---------------------------------------------------------------
  slack (MET)                                         6.76


  Startpoint: DFF_187/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_27
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.15       0.15
  DFF_187/q_reg/CLK (DFFX1_RVT)            0.00       0.15 r
  DFF_187/q_reg/Q (DFFX1_RVT)              0.24 +     0.39 f
  CRC_OUT_9_27 (out)                       0.85 +     1.24 f
  data arrival time                                   1.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -1.24
  ---------------------------------------------------------------
  slack (MET)                                         6.76


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Fri Apr 26 00:16:13 2019
****************************************


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_22 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4684/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_22 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_21 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4555/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_21 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_19 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5190/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_19 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_18 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4768/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_18 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_17 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5124/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_17 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_29 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4634/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_29 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_28 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4780/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_28 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_27 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5133/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_27 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_26 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5089/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_26 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_25 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4489/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_25 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_24 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U4828/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_24 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_23 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5243/S (FADDX1_RVT)                   137.88 H   141.59 f
  DATA_9_23 (out)                          0.04     141.63 f
  data arrival time                                 141.63

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.63


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_20 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5621/S (FADDX1_RVT)                   137.86 H   141.58 f
  DATA_9_20 (out)                          0.04     141.62 f
  data arrival time                                 141.62

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.62
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.62


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_16 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5632/S (FADDX1_RVT)                   137.86 H   141.58 f
  DATA_9_16 (out)                          0.04     141.62 f
  data arrival time                                 141.62

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.62
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.62


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_31 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5601/S (FADDX1_RVT)                   137.86 H   141.58 f
  DATA_9_31 (out)                          0.04     141.62 f
  data arrival time                                 141.62

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.62
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.62


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_30 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00 +     2.00 f
  U45/Y (INVX1_RVT)                        1.72 +     3.72 r
  U5608/S (FADDX1_RVT)                   137.86 H   141.58 f
  DATA_9_30 (out)                          0.04     141.62 f
  data arrival time                                 141.62

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                -141.62
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -133.62


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3567/Y (NOR2X0_RVT)                    69.88 +    85.70 r
  U5653/SO (HADDX1_RVT)                    0.17 H    85.87 f
  DATA_9_8 (out)                           0.01      85.88 f
  data arrival time                                  85.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.88
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.88


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3702/Y (NOR2X0_RVT)                    69.85 +    85.67 r
  U5654/SO (HADDX1_RVT)                    0.16 H    85.83 f
  DATA_9_7 (out)                           0.01      85.84 f
  data arrival time                                  85.84

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.84
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.84


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_2 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3700/Y (NOR2X0_RVT)                    69.87 +    85.70 r
  U5663/SO (HADDX1_RVT)                    0.13 H    85.83 f
  DATA_9_2 (out)                           0.01      85.83 f
  data arrival time                                  85.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.83
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.83


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_15 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5638/Y (NOR2X0_RVT)                    69.87 +    85.69 r
  U5639/SO (HADDX1_RVT)                    0.13 H    85.82 f
  DATA_9_15 (out)                          0.01      85.83 f
  data arrival time                                  85.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.83
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.83


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_5 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5657/Y (NOR2X0_RVT)                    69.85 +    85.67 r
  U5658/SO (HADDX1_RVT)                    0.15 H    85.82 f
  DATA_9_5 (out)                           0.01      85.83 f
  data arrival time                                  85.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.83
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.83


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5655/Y (NOR2X0_RVT)                    69.85 +    85.67 r
  U5656/SO (HADDX1_RVT)                    0.15 H    85.82 f
  DATA_9_6 (out)                           0.01      85.83 f
  data arrival time                                  85.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.83
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.83


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3699/Y (NOR2X0_RVT)                    69.87 +    85.69 r
  U5644/SO (HADDX1_RVT)                    0.12 H    85.82 f
  DATA_9_12 (out)                          0.01      85.82 f
  data arrival time                                  85.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.82
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.82


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_13 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3566/Y (NOR2X0_RVT)                    69.87 +    85.69 r
  U5642/SO (HADDX1_RVT)                    0.12 H    85.82 f
  DATA_9_13 (out)                          0.01      85.82 f
  data arrival time                                  85.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.82
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.82


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_1 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3701/Y (NOR2X0_RVT)                    69.87 +    85.69 r
  U5665/SO (HADDX1_RVT)                    0.12 H    85.82 f
  DATA_9_1 (out)                           0.01      85.82 f
  data arrival time                                  85.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.82
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.82


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5648/Y (NOR2X0_RVT)                    69.87 +    85.69 r
  U5649/SO (HADDX1_RVT)                    0.12 H    85.81 f
  DATA_9_10 (out)                          0.01      85.82 f
  data arrival time                                  85.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.82
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.82


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_14 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3569/Y (NOR2X0_RVT)                    69.84 +    85.66 r
  U5640/SO (HADDX1_RVT)                    0.13 H    85.80 f
  DATA_9_14 (out)                          0.01      85.80 f
  data arrival time                                  85.80

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.80
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.80


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5645/Y (NOR2X0_RVT)                    69.84 +    85.66 r
  U5646/SO (HADDX1_RVT)                    0.13 H    85.79 f
  DATA_9_11 (out)                          0.01      85.80 f
  data arrival time                                  85.80

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.80
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.80


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_4 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3565/Y (NOR2X0_RVT)                    69.84 +    85.66 r
  U5659/SO (HADDX1_RVT)                    0.13 H    85.79 f
  DATA_9_4 (out)                           0.01      85.80 f
  data arrival time                                  85.80

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.80
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.80


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5650/Y (NOR2X0_RVT)                    69.84 +    85.66 r
  U5651/SO (HADDX1_RVT)                    0.13 H    85.79 f
  DATA_9_9 (out)                           0.01      85.79 f
  data arrival time                                  85.79

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.79
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.79


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_0 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U3568/Y (NOR2X0_RVT)                    69.84 +    85.66 r
  U5666/SO (HADDX1_RVT)                    0.12 H    85.79 f
  DATA_9_0 (out)                           0.01      85.79 f
  data arrival time                                  85.79

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.79
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.79


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_3 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00 +     2.00 r
  U44/Y (INVX1_RVT)                       13.82 +    15.82 f
  U5660/Y (NOR2X0_RVT)                    69.84 +    85.66 r
  U5661/SO (HADDX1_RVT)                    0.12 H    85.78 f
  DATA_9_3 (out)                           0.01      85.79 f
  data arrival time                                  85.79

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  ---------------------------------------------------------------
  data required time                                  8.00
  data arrival time                                 -85.79
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -77.79


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Fri Apr 26 00:16:13 2019
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_747/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: CK
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.16       0.16
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.16 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.34 +     0.50 f
  U6144/S (FADDX1_RVT)                     3.33 +     3.82 r
  U6145/Y (AND2X1_RVT)                     0.09 +     3.91 r
  DFF_747/q_reg/D (DFFX1_RVT)              0.02 +     3.93 r
  data arrival time                                   3.93

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  clock reconvergence pessimism            0.00      10.15
  DFF_747/q_reg/CLK (DFFX1_RVT)                      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  ---------------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -3.93
  ---------------------------------------------------------------
  slack (MET)                                         6.17


1
