# Gate primitives for gate-level simulation

module RHDL
  module Export
    module Structure
      module Primitives
        AND = :and
        OR = :or
        XOR = :xor
        NOT = :not
        MUX = :mux
        BUF = :buf
        CONST = :const
      end
    end
  end
end
