INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/harman_Verilog/1120_dual_port_ram/1120_dual_port_ram.srcs/sim_1/new/tb_dual_port_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dual_port_ram
