$comment
	File created using the following command:
		vcd file nsubburaj_lab3_verilog.msim.vcd -direction
$end
$date
	Thu Sep 30 11:04:29 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module nsubburaj_lab3_verilog_vlg_vec_tst $end
$var reg 1 ! level1 $end
$var reg 1 " level2 $end
$var reg 1 # level3 $end
$var reg 1 $ level4 $end
$var reg 1 % level5 $end
$var reg 1 & level6 $end
$var reg 1 ' level7 $end
$var wire 1 ( LEDG $end
$var wire 1 ) LEDR $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 level6~input_o $end
$var wire 1 2 level2~input_o $end
$var wire 1 3 level4~input_o $end
$var wire 1 4 level1~input_o $end
$var wire 1 5 level3~input_o $end
$var wire 1 6 LEDR~0_combout $end
$var wire 1 7 level5~input_o $end
$var wire 1 8 level7~input_o $end
$var wire 1 9 LEDR~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
0)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
$end
#105000
1#
15
#125000
1!
1"
14
12
#210000
0#
05
#250000
1%
0!
0"
17
04
02
#275000
1$
1&
13
11
#300000
1'
18
#315000
1#
15
#375000
1!
1"
14
12
16
19
0(
1)
#420000
0#
05
06
09
1(
0)
#500000
0%
0!
0"
07
04
02
#525000
1#
15
#550000
0$
0&
03
01
#600000
0'
08
#625000
1!
1"
14
12
#630000
0#
05
#735000
1#
15
#750000
1%
0!
0"
17
04
02
#825000
1$
1&
13
11
#840000
0#
05
#875000
1!
1"
14
12
#900000
1'
18
#945000
1#
15
16
19
0(
1)
#1000000
