INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Desktop/fuckVivado2/final_project_1_2/final_project_1_2.srcs/sources_1/new/sin_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Desktop/fuckVivado2/final_project_1_2/final_project_1_2.srcs/sim_1/new/sin_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen_tb
