  module performance_Or2_w1 ( 
in0,
 in1,
 out);
input  in0;
input  in1;
output  out;

assign out =  in0| in1;
endmodule
