Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan  2 16:43:36 2024
| Host         : DESKTOP-1QKK3LH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_stackTower_timing_summary_routed.rpt -pb sintesis_stackTower_timing_summary_routed.pb -rpx sintesis_stackTower_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_stackTower
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               22          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.233        0.000                      0                  205        0.162        0.000                      0                  205        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.233        0.000                      0                  197        0.162        0.000                      0                  197        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.102        0.000                      0                    8        0.723        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 3.159ns (55.630%)  route 2.520ns (44.370%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.757 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.757    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_6
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y20         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 3.138ns (55.465%)  route 2.520ns (44.535%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_4
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y20         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 3.064ns (54.875%)  route 2.520ns (45.125%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.662 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.662    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_5
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y20         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 3.048ns (54.745%)  route 2.520ns (45.255%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.646 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.646    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_7
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y20         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 3.045ns (54.721%)  route 2.520ns (45.279%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.643 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.643    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_6
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y19         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 3.024ns (54.549%)  route 2.520ns (45.451%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.622 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.622    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_4
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y19         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.950ns (53.934%)  route 2.520ns (46.066%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.548 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.548    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_5
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y19         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 2.934ns (53.799%)  route 2.520ns (46.201%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.532 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.532    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_7
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y19         FDCE (Setup_fdce_C_D)        0.062    14.990    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.931ns (53.774%)  route 2.520ns (46.226%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.529    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_6
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X33Y18         FDCE (Setup_fdce_C_D)        0.062    14.991    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.910ns (53.595%)  route 2.520ns (46.405%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/Q
                         net (fo=2, routed)           1.138     6.636    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[2]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.296     6.932 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.932    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.312 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.608 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.381     8.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.332     9.321 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6/O
                         net (fo=1, routed)           0.000     9.321    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_6_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.853 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.508 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.508    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_4
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X33Y18         FDCE (Setup_fdce_C_D)        0.062    14.991    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  4.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.423ns (78.128%)  route 0.118ns (21.872%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/Q
                         net (fo=1, routed)           0.118     1.701    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg_n_0_[3]
    SLICE_X34Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.746    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_3_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.898 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.898    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.938 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.938    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.983 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          0.000     1.983    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X34Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDCE (Hold_fdce_C_D)         0.120     1.820    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.579%)  route 0.168ns (54.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/Q
                         net (fo=11, routed)          0.168     1.751    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/D[9]
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.825     1.952    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.075     1.530    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.561     1.444    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X41Y11         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.079     1.664    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]
    SLICE_X41Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.788    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_6
    SLICE_X41Y11         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.831     1.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X41Y11         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y11         FDCE (Hold_fdce_C_D)         0.105     1.549    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce2/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce2/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X36Y14         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  debouncerInsts_displayce2/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.174     1.757    debouncerInsts_displayce2/synchronizer.aux1_reg_n_0
    SLICE_X36Y14         FDPE                                         r  debouncerInsts_displayce2/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X36Y14         FDPE                                         r  debouncerInsts_displayce2/xSync_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X36Y14         FDPE (Hold_fdpe_C_D)         0.066     1.508    debouncerInsts_displayce2/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  displays_inst/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  displays_inst/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    displays_inst/contador_refresco_reg_n_0_[11]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  displays_inst/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    displays_inst/contador_refresco_reg[8]_i_1_n_4
    SLICE_X39Y13         FDRE                                         r  displays_inst/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  displays_inst/contador_refresco_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    displays_inst/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  displays_inst/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  displays_inst/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.691    displays_inst/contador_refresco_reg_n_0_[15]
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  displays_inst/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    displays_inst/contador_refresco_reg[12]_i_1_n_4
    SLICE_X39Y14         FDRE                                         r  displays_inst/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  displays_inst/contador_refresco_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    displays_inst/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.561     1.444    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  displays_inst/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  displays_inst/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    displays_inst/contador_refresco_reg_n_0_[3]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  displays_inst/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    displays_inst/contador_refresco_reg[0]_i_1_n_4
    SLICE_X39Y11         FDRE                                         r  displays_inst/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.957    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  displays_inst/contador_refresco_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    displays_inst/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.443    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  displays_inst/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  displays_inst/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.692    displays_inst/contador_refresco_reg_n_0_[7]
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  displays_inst/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    displays_inst/contador_refresco_reg[4]_i_1_n_4
    SLICE_X39Y12         FDRE                                         r  displays_inst/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  displays_inst/contador_refresco_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    displays_inst/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.190ns (50.579%)  route 0.186ns (49.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/Q
                         net (fo=10, routed)          0.186     1.769    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/D[4]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.049     1.818 r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/cuenta_final[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/D[0]
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.825     1.952    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.107     1.562    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  displays_inst/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  displays_inst/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.688    displays_inst/contador_refresco_reg_n_0_[12]
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  displays_inst/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    displays_inst/contador_refresco_reg[12]_i_1_n_7
    SLICE_X39Y14         FDRE                                         r  displays_inst/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  displays_inst/contador_refresco_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    displays_inst/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y13   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X38Y14   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y12   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y13   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y13   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y13   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y13   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   debouncerInsts_displayce1/timer.count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.668ns (30.369%)  route 1.532ns (69.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.723     6.319    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.150     6.469 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.809     7.278    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.636    14.380    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.668ns (30.369%)  route 1.532ns (69.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.723     6.319    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.150     6.469 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.809     7.278    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.636    14.380    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.668ns (30.369%)  route 1.532ns (69.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.723     6.319    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.150     6.469 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.809     7.278    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.776    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.636    14.380    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.668ns (32.463%)  route 1.390ns (67.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.518     5.596 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.723     6.319    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.150     6.469 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.667     7.136    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y17         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y17         FDCE (Recov_fdce_C_CLR)     -0.636    14.382    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.366%)  route 1.472ns (69.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.843     6.440    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     7.192    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442    14.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.366%)  route 1.472ns (69.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.843     6.440    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     7.192    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442    14.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.366%)  route 1.472ns (69.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.843     6.440    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     7.192    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442    14.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.366%)  route 1.472ns (69.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.843     6.440    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     7.192    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442    14.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  7.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.324%)  route 0.458ns (68.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.226     1.832    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.877 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.232     2.108    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.324%)  route 0.458ns (68.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.226     1.832    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.877 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.232     2.108    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.324%)  route 0.458ns (68.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.226     1.832    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.877 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.232     2.108    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.324%)  route 0.458ns (68.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.226     1.832    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.877 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.232     2.108    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.208ns (29.640%)  route 0.494ns (70.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.241     1.846    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.044     1.890 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.253     2.143    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y17         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.166     1.288    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.208ns (27.454%)  route 0.550ns (72.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.241     1.846    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.044     1.890 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.309     2.199    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.166     1.287    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.208ns (27.454%)  route 0.550ns (72.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.241     1.846    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.044     1.890 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.309     2.199    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.166     1.287    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.208ns (27.454%)  route 0.550ns (72.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.241     1.846    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.044     1.890 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.309     2.199    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.166     1.287    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.912    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 4.471ns (43.878%)  route 5.719ns (56.122%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.599     2.428    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.120     6.672    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.190 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.190    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.134ns  (logic 4.460ns (44.013%)  route 5.674ns (55.987%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.383     2.212    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.336 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.291     6.627    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.134 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.134    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.719ns  (logic 4.474ns (46.036%)  route 5.245ns (53.964%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          0.842     1.671    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.795 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.403     6.198    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.719 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.719    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 4.468ns (46.378%)  route 5.166ns (53.622%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.388     2.217    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.341 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.778     6.119    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.635 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.635    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.977ns  (logic 4.483ns (49.938%)  route 4.494ns (50.062%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.258     2.087    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.235     5.447    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.977 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.977    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.457ns (50.238%)  route 4.415ns (49.762%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.221     2.050    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     2.174 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.194     5.368    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.872 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.872    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.459ns (50.604%)  route 4.353ns (49.396%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.159     1.988    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.112 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.194     5.306    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.812 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.812    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.458ns (50.714%)  route 4.332ns (49.286%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.304     2.133    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.257 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.028     5.285    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.790 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.790    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.454ns (51.127%)  route 4.257ns (48.873%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.068     1.897    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.021 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.189     5.210    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.711 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.711    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.461ns (51.297%)  route 4.236ns (48.703%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X38Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.222     2.051    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I3_O)        0.124     2.175 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.014     5.189    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.697 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.697    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/Q
                         net (fo=4, routed)           0.075     0.203    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[13]
    SLICE_X37Y23         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.714%)  route 0.132ns (48.286%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/Q
                         net (fo=4, routed)           0.132     0.273    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[11]
    SLICE_X37Y22         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.128ns (44.986%)  route 0.157ns (55.014%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/Q
                         net (fo=4, routed)           0.157     0.285    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[4]
    SLICE_X36Y19         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.308%)  route 0.170ns (54.692%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/C
    SLICE_X36Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/Q
                         net (fo=4, routed)           0.170     0.311    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[7]
    SLICE_X37Y21         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.005%)  route 0.192ns (59.995%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/Q
                         net (fo=4, routed)           0.192     0.320    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[12]
    SLICE_X37Y23         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.763%)  route 0.194ns (60.237%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/Q
                         net (fo=4, routed)           0.194     0.322    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[15]
    SLICE_X37Y21         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.736%)  route 0.202ns (61.264%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/C
    SLICE_X36Y22         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/Q
                         net (fo=4, routed)           0.202     0.330    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[8]
    SLICE_X37Y21         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.128ns (38.540%)  route 0.204ns (61.460%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/Q
                         net (fo=4, routed)           0.204     0.332    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[5]
    SLICE_X37Y21         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.123%)  route 0.202ns (58.877%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[2]/C
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[2]/Q
                         net (fo=4, routed)           0.202     0.343    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[2]
    SLICE_X37Y20         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.128ns (36.864%)  route 0.219ns (63.136%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/C
    SLICE_X36Y22         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/Q
                         net (fo=4, routed)           0.219     0.347    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[9]
    SLICE_X37Y22         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 4.491ns (50.182%)  route 4.459ns (49.818%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/Q
                         net (fo=11, routed)          1.004     6.539    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/D[9]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.152     6.691 f  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/cuenta_final[12]_i_1/O
                         net (fo=2, routed)           0.849     7.539    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display[0][2]
    SLICE_X39Y16         LUT6 (Prop_lut6_I4_O)        0.348     7.887 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.606    10.494    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.029 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.029    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.444ns (49.768%)  route 4.486ns (50.232%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/Q
                         net (fo=11, routed)          0.851     6.386    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/D[9]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.153     6.539 r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/cuenta_final[9]_i_1/O
                         net (fo=2, routed)           1.241     7.780    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display[0][1]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.331     8.111 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.394    10.505    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.010 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.010    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.215ns (50.185%)  route 4.184ns (49.815%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/Q
                         net (fo=10, routed)          0.986     6.521    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/D[4]
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.645 f  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/cuenta_final[15]_i_2/O
                         net (fo=3, routed)           0.443     7.088    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display[0][4]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.755     9.967    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.478 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.478    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.133ns  (logic 4.111ns (50.555%)  route 4.021ns (49.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/Q
                         net (fo=11, routed)          1.308     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
    SLICE_X39Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.963 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.713     9.676    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.208 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.208    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.240ns (52.519%)  route 3.833ns (47.481%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/Q
                         net (fo=10, routed)          0.986     6.521    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/D[4]
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.645 f  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/cuenta_final[15]_i_2/O
                         net (fo=3, routed)           0.448     7.093    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display[0][4]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.217 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.399     9.616    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.152 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.152    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.090ns (51.166%)  route 3.904ns (48.834%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=10, routed)          2.239     7.775    displays_inst/s_display_OBUF[0]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.124     7.899 r  displays_inst/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.563    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.073 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.073    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.109ns (52.371%)  route 3.737ns (47.629%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=10, routed)          1.031     6.566    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/s_display_OBUF[0]
    SLICE_X40Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.706     9.396    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.925 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.925    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 4.100ns (52.516%)  route 3.707ns (47.484%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          1.036     6.567    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.691 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.672     9.362    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.882 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.882    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 3.959ns (54.520%)  route 3.303ns (45.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.558     5.079    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=10, routed)          3.303     8.838    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.341 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.341    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.007ns  (logic 0.642ns (31.985%)  route 1.365ns (68.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.715     6.312    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.650     7.085    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X38Y17         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.599%)  route 0.212ns (56.401%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.212     1.817    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg_n_0_[4]
    SLICE_X38Y17         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.164ns (41.805%)  route 0.228ns (58.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164     1.605 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.228     1.833    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X38Y15         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.186ns (29.616%)  route 0.442ns (70.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=5, routed)           0.206     1.788    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.236     2.069    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X38Y17         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.183ns (28.445%)  route 0.460ns (71.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.300     1.883    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.042     1.925 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.160     2.085    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X38Y17         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.392ns (60.377%)  route 0.913ns (39.623%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=10, routed)          0.208     1.791    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/s_display_OBUF[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.541    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.747 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.747    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.463ns (63.038%)  route 0.858ns (36.962%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.439    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          0.202     1.769    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.099     1.868 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.656     2.524    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.761 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.761    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.416ns (57.761%)  route 1.036ns (42.239%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.439    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=13, routed)          0.201     1.781    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.826 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.834     2.661    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.891 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.891    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.463ns (59.201%)  route 1.008ns (40.799%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.556     1.439    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=10, routed)          0.192     1.759    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X39Y16         LUT6 (Prop_lut6_I3_O)        0.099     1.858 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.674    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.910 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.910    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.407ns (56.641%)  route 1.077ns (43.359%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/Q
                         net (fo=11, routed)          0.264     1.848    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display[0][3]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.813     2.705    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.926 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.926    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.345ns (53.919%)  route 1.150ns (46.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    displays_inst/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=10, routed)          1.150     2.733    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.937 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.575ns (32.738%)  route 3.236ns (67.262%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.608     4.059    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.183 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     4.812    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.575ns (32.738%)  route 3.236ns (67.262%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.608     4.059    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.183 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     4.812    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.575ns (32.738%)  route 3.236ns (67.262%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.608     4.059    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.183 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     4.812    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.575ns (32.738%)  route 3.236ns (67.262%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.608     4.059    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X37Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.183 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.629     4.812    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/AR[0]
    SLICE_X40Y14         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2seg/salidaAux_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.570ns (33.058%)  route 3.180ns (66.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.371     3.822    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.119     3.941 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.809     4.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435     4.776    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.570ns (33.058%)  route 3.180ns (66.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.371     3.822    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.119     3.941 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.809     4.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435     4.776    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.570ns (33.058%)  route 3.180ns (66.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         2.371     3.822    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.119     3.941 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.809     4.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_0[0]
    SLICE_X39Y18         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435     4.776    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.451ns (31.261%)  route 3.191ns (68.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         3.191     4.642    debouncerInsts_displayce1/rst_IBUF
    SLICE_X43Y12         FDCE                                         f  debouncerInsts_displayce1/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443     4.784    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.451ns (31.261%)  route 3.191ns (68.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         3.191     4.642    debouncerInsts_displayce1/rst_IBUF
    SLICE_X43Y12         FDCE                                         f  debouncerInsts_displayce1/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443     4.784    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.451ns (31.261%)  route 3.191ns (68.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=155, routed)         3.191     4.642    debouncerInsts_displayce1/rst_IBUF
    SLICE_X43Y12         FDCE                                         f  debouncerInsts_displayce1/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443     4.784    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.178ns (50.381%)  route 0.175ns (49.619%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/Q
                         net (fo=2, routed)           0.175     0.353    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]_0[0]
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.178ns (50.381%)  route 0.175ns (49.619%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/G
    SLICE_X38Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/Q
                         net (fo=2, routed)           0.175     0.353    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[0]_0[0]
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.953    stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SELECTOR_DIFICULTAD/dificultad_reg[1]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.223ns (48.943%)  route 0.233ns (51.057%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.233     0.411    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.456 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[4]_i_1/O
                         net (fo=1, routed)           0.000     0.456    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[4]_i_1_n_0
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.825     1.952    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.223ns (43.081%)  route 0.295ns (56.919%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.295     0.473    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.045     0.518 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[5]_i_1/O
                         net (fo=1, routed)           0.000     0.518    stackTowerInsts_displayce/C_CONTROLLER/D[3]
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.825     1.952    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.221ns (36.046%)  route 0.392ns (63.954%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.233     0.411    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.043     0.454 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.159     0.613    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X39Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.221ns (33.085%)  route 0.447ns (66.915%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.233     0.411    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.043     0.454 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.214     0.668    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.221ns (33.085%)  route 0.447ns (66.915%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.233     0.411    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.043     0.454 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.214     0.668    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.221ns (33.085%)  route 0.447ns (66.915%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.233     0.411    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.043     0.454 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.214     0.668    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 boton_inicio
                            (input port)
  Destination:            debouncerInsts_displayce2/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.221ns (21.021%)  route 0.829ns (78.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  boton_inicio (IN)
                         net (fo=0)                   0.000     0.000    boton_inicio
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  boton_inicio_IBUF_inst/O
                         net (fo=1, routed)           0.829     1.049    debouncerInsts_displayce2/boton_inicio_IBUF
    SLICE_X36Y14         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X36Y14         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.219ns (20.839%)  route 0.833ns (79.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=155, routed)         0.833     1.053    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X33Y17         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]/C





