/*
** Copyright 2005-2015  Solarflare Communications Inc.
**                      7505 Irvine Center Drive, Irvine, CA 92618, USA
** Copyright 2002-2005  Level 5 Networks Inc.
**
** This program is free software; you can redistribute it and/or modify it
** under the terms of version 2 of the GNU General Public License as
** published by the Free Software Foundation.
**
** This program is distributed in the hope that it will be useful,
** but WITHOUT ANY WARRANTY; without even the implied warranty of
** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
** GNU General Public License for more details.
*/

/* this file is autogenerated; use '.../scripts/genheader --type=hwdef'
 * to regenerate */
#ifndef _HWD_DEFS_H
#define _HWD_DEFS_H

typedef enum {
   HWD_RBLK_BD_GMAC,
   HWD_RBLK_BD_GLOBALCSR,
   HWD_RBLK_BD_CKR,
   HWD_RBLK_BD_BPX,
   HWD_RBLK_BD_MCPU,
   HWD_RBLK_BD_EV,
   HWD_RBLK_BD_RX,
   HWD_RBLK_BD_XGMAC,
   HWD_RBLK_BD_PKTMEM,
   HWD_RBLK_BD_TX,
   HWD_RBLK_BD_SEC,
   HWD_RBLK_BD_XGSS_XAUI,
   HWD_RBLK_BD_PCIE,
   HWD_RBLK_BD_BIU,
   HWD_RBLK_BD_RMON,
   HWD_RBLK_BD_PCI_SERDES,
   HWD_RBLK_BD_NWK,
   HWD_RBLK_BD_EEFLASH_PCIECORE,
   HWD_RBLK_BD_EM,
   HWD_RBLK_BD_NP,
   HWD_RBLK_BD_SRAM,
   HWD_RBLK_BD_VI,
   HWD_RBLK_BD_PBMX,
   HWD_RBLK_BD_DL,
   HWD_RBLK_BD_MCDI,
   HWD_RBLK_BD_DPCPU,
   HWD_RBLK_BD_LUE,
   HWD_RBLK_BD_SMC,
   HWD_RBLK_BD_TXDP,
   HWD_RBLK_BD_RXDP,
   HWD_RBLK_BD_QSMAC,
   HWD_RBLK_LASTP1
} hwd_rtlblock_e;


typedef enum {
   HWD_DF_GRXGOODOCT_HI_REG,
   HWD_DF_DP_CTRL_REG,
   HWD_DF_PLL4_CONTROL_4_REG,
   HWD_DF_XAUI_SD_INIT_REG,
   HWD_DF_PPP_IPI4_PRIORITY6_XOFF_COUNTER_REG,
   HWD_DF_XAUI_SD_RX_CFG_REG,
   HWD_DF_MC_ALTERA_BUILD_REG,
   HWD_DF_MC_FLOW_MNGR_PRIO_THR_REG,
   HWD_DF_PPP_VFIFO2_XOFF_COUNTER_REG,
   HWD_DF_PPP_VFIFO16_TO_PM_PORT_REG,
   HWD_DF_EV_TIMER_CMD_REG,
   HWD_DF_RX_PUSH_DROP_REG,
   HWD_DF_PPP_IPI3_PRIORITY2_XOFF_COUNTER_REG,
   HWD_DF_MC_GPIO_IN_GP1_REG,
   HWD_DF_XGRXSYMBOLERROR_REG,
   HWD_DF_MC_MSG_QU_CTL_LUE_OUTB_QU_THR_REG,
   HWD_DF_RX_CFG_REG,
   HWD_DF_MC_IREG_WR32_F0_ADDR_REG,
   HWD_DF_MC_LEDIN_REG,
   HWD_DF_PPP_IPI2_PRIORITY0_XOFF_COUNTER_REG,
   HWD_DF_MC_TREG_SMEM,
   HWD_DF_MC_GPIO_IN0_BPX_REG,
   HWD_DF_RX_FILTER_TBL,
   HWD_DF_PM_IPI_3_BP_CTRL_REG,
   HWD_DF_PS_ARB_CONTROL_REG,
   HWD_DF_MC_NCSI_TOKEN_DELAY_TMR_REG,
   HWD_DF_TX_CFG_REG,
   HWD_DF_MC_LED_SLWCLK_REG,
   HWD_DF_MC_PCIE_VMI_DATA0_REG,
   HWD_DF_PORT1_IPSEC_EGRESS_TBL,
   HWD_DF_XFI_SD_CTRL10_REG,
   HWD_DF_XX_PRBS_CTL_REG,
   HWD_DF_PHY_STATUS_REG,
   HWD_DF_XGRXOCTETSOK_HI_REG,
   HWD_DF_XGTXOCTETS_HI_REG,
   HWD_DF_PPP_IPI2_PRIORITY7_XOFF_COUNTER_REG,
   HWD_DF_BIUSB_PBMX_V3_REG,
   HWD_DF_PLL4_CONTROL_2_REG,
   HWD_DF_MC_TREG_EXP_ROM_REQ_REG,
   HWD_DF_MC_I2C_CONFIG_REG,
   HWD_DF_MC_PCIE_PM_STATUS_REG,
   HWD_DF_PC_SRIOV_1STVF_OFFSET_REG,
   HWD_DF_MC_DB_HWRD_REG,
   HWD_DF_RMON_RX_BUCKET_END_REG,
   HWD_DF_PPP_IPI4_PRIORITY0_XOFF_COUNTER_REG,
   HWD_DF_GTXLT64PKT_REG,
   HWD_DF_PPP_IPI3_PRIORITY6_XOFF_COUNTER_REG,
   HWD_DF_MC_GPIO_CLR_REG,
   HWD_DF_MC_WK_ALRT_MSK_REG,
   HWD_DF_RMON_TX_CNTR_CONFIG_TBL,
   HWD_DF_MC_EVT_MSG1_REG,
   HWD_DF_PCIE_SD_BIST_CTRL_STAT_REG,
   HWD_DF_MC_GPIO_STATUS_CALIP_IP_REG,
   HWD_DF_PC_LINK_CONTROL3_REG,
   HWD_DF_PPP_IPI2_PRIORITY1_XOFF_COUNTER_REG,
   HWD_DF_EV_RX_BATCH_TIMER_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_76,
   HWD_DF_MCAST_FLTR_VLAN_VALUE,
   HWD_DF_SGMII_PHY_ID_HI_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_2322,
   HWD_DF_TX_PACE_DROP_QID_REG,
   HWD_DF_PC_VPD_NXT_PTR_REG,
   HWD_DF_PM_FC_RX_DISCARD_THR_DELTA_REG,
   HWD_DF_TX_IPFIL_PORTEN_REG,
   HWD_DF_MCAST_FLTR_VLAN_MATCH_EN,
   HWD_DF_PC_CC_REG,
   HWD_DF_PC_DEV_CAP_REG,
   HWD_DF_MC_MSG_QU_CTL_MSG_BUF_REG,
   HWD_DF_NWKENG_PBMX_V2_REG,
   HWD_DF_MC_DMA_TX_CMD_RMON_FI_ARG_REG,
   HWD_DF_PC_SRIOV_CAP_REG,
   HWD_DF_FILTER_MASK2_REG,
   HWD_DF_PCIE_PCS_CFG_REG,
   HWD_DF_DOWN_CONV_CONTROL_REG,
   HWD_DF_PPP_IPI4_PRIORITY1_XOFF_COUNTER_REG,
   HWD_DF_MC_PCIE_DBI_RDATA_REG,
   HWD_DF_PM_IPI_1_PKT_DISCARD_THR_REG,
   HWD_DF_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_2_TBL,
   HWD_DF_MC_TMR_CONF_REG,
   HWD_DF_MC_MSG_QU_CTL_BIU_OUTB_QU_THR_REG,
   HWD_DF_MC_PCIE_TLP_REQ_DATA0_REG,
   HWD_DF_XFI_SD_CTRL21_REG,
   HWD_DF_PC_LANE_ERROR_STAT_REG,
   HWD_DF_RX_MAC_FILTER_TBL,
   HWD_DF_PC_TPH_REQ_CTL_REG,
   HWD_DF_MC_GPIO_IN_PCIE_PHY_REG,
   HWD_DF_FUSE_READBACK_CONTROL_REG,
   HWD_DF_BIU_HW_INIT_REG,
   HWD_DF_MC_GPIO_IN_CALIP_IP_REG,
   HWD_DF_PM_MM_LINKED_LIST_TBL,
   HWD_DF_PD_RX_DICPU_RSS_TBL,
   HWD_DF_XGTXPKTS_HI_REG,
   HWD_DF_MC_EVT_MSG0_REG,
   HWD_DF_PC_XPFCC_STAT_REG,
   HWD_DF_PC_LANE45_EQU_CONTROL_REG,
   HWD_DF_XM_RX_CFG_REG,
   HWD_DF_MC_NCSI_XOFF_RFRSH_TMR_REG,
   HWD_DF_XGTXPKTS1024TO15XXOCTETS_REG,
   HWD_DF_PC_AER_CORR_ERR_MASK_REG,
   HWD_DF_EE_VPD_SW_DATA_REG,
   HWD_DF_MC_SPI_RXTX_2_REG,
   HWD_DF_RMON_MC_USECASE_TBL,
   HWD_DF_MC_APP_LTR_LATENCY_REG,
   HWD_DF_PC_PCIE_CAP_REG,
   HWD_DF_PPP_VFIFO30_XOFF_COUNTER_REG,
   HWD_DF_MC_NCSI_PAUSE_TMR_REG,
   HWD_DF_PM_MM_BUFFER_TBL,
   HWD_DF_PM_IPI_1_PRIO2VFIFO_TBL,
   HWD_DF_XGRXUNDERSIZEPKTS_REG,
   HWD_DF_PPP_VFIFO10_XOFF_COUNTER_REG,
   HWD_DF_KXAN_REM_ABILITY_2_REG,
   HWD_DF_PC_SRIOV_RSVD_REG,
   HWD_DF_MC_JTAG_W0_REG,
   HWD_DF_ACK_FREQ_AND_L0L1_ASPM_REG,
   HWD_DF_MC_PCIE_RADM_VENDOR_MSG_REG,
   HWD_DF_DUT_CAPABILITY_REG,
   HWD_DF_MC_PCIE_DBI_WDATA_REG,
   HWD_DF_RMON_RX_MEM_CTRL_REG,
   HWD_DF_MC_PCIE_AUX_PM_PME_REG,
   HWD_DF_BIUSB_PBMX_V6_REG,
   HWD_DF_PC_SRIOV_BAR1_REG,
   HWD_DF_GRXGOODLT64PKT_REG,
   HWD_DF_PPP_IPI1_PRIORITY1_XOFF_COUNTER_REG,
   HWD_DF_MC_GPIO_STATUS_GP0_REG,
   HWD_DF_TX_PACE_REG,
   HWD_DF_PM_FC_MAKE_VFIFO_EMPTY_REG,
   HWD_DF_EV_TIMER_TBL,
   HWD_DF_PPP_IPI4_PRIORITY3_XOFF_COUNTER_REG,
   HWD_DF_ADR_REGION_REG,
   HWD_DF_MC_NCSI_STATUS_MASK_REG,
   HWD_DF_KXAN_REM_ABILITY_1_REG,
   HWD_DF_MC_MSG_QU_ALRT_MASK_REG,
   HWD_DF_PD_RX_HR_LUT_TBL,
   HWD_DF_MC_MSG_QU_CTL_EVT_OUTB_QU_THR_REG,
   HWD_DF_LUE_LS_CTL_REG,
   HWD_DF_DEBUG_0_REG,
   HWD_DF_PCORE_PBMX_V1_REG,
   HWD_DF_MC_FLOW_MNGR_CMD_REG,
   HWD_DF_XGRXCONTROLPKTS_REG,
   HWD_DF_MAC_TEST_REG0,
   HWD_DF_NWKENG_PBMX_OSEL_REG,
   HWD_DF_MCAST_FLTR_EN,
   HWD_DF_SR_IOV_FLR_REG,
   HWD_DF_PC_ARI_CAP_HDR_REG,
   HWD_DF_PM_IPI_2_PKT_DISCARD_THR_REG,
   HWD_DF_PPP_VFIFO31_XOFF_COUNTER_REG,
   HWD_DF_PC_LANE01_EQU_CONTROL_REG,
   HWD_DF_MC_ECC_ERR_SRC_REG,
   HWD_DF_PCIE_SD_TEST_MODE_REG,
   HWD_DF_SMC_BUFTBL_BOUNDARY_REG,
   HWD_DF_MC_DMA_BUF_STATE_0,
   HWD_DF_MC_DMA_BUF_STATE_1,
   HWD_DF_MC_DMA_BUF_STATE_2,
   HWD_DF_MC_GPIO_STATUS1_NP_REG,
   HWD_DF_EV_PTR_TBL,
   HWD_DF_XGBR_TEST_PAT_CTL_REG,
   HWD_DF_PCORE_PBMX_V0_REG,
   HWD_DF_XGBR_SEED_1_HI_REG,
   HWD_DF_MC_GPIO_STATUS_XFP_REG,
   HWD_DF_GRXBCASTPKT_REG,
   HWD_DF_GMF_CFG4_REG,
   HWD_DF_MC_NCSI_CONF_REG,
   HWD_DF_RMON_MC_CNTR_TBL,
   HWD_DF_PCIE_SD_TX_DRV_CTRL_REG,
   HWD_DF_MC_TREG_DB_VAL_SET,
   HWD_DF_TXDP1_TAG_LOAD_REG,
   HWD_DF_KXAN_MS_COUNT_REG,
   HWD_DF_PC_SRIOV_CAP_HDR_REG,
   HWD_DF_MC_UART_MODEM_CTL_REG,
   HWD_DF_VENDOR_SPECIFIC_DLLP_REG,
   HWD_DF_MC_ECC_FATAL_SRC_REG,
   HWD_DF_MC_OBFF_F2F_WIDTH_REG,
   HWD_DF_RMON_TX_USECASE_TBL,
   HWD_DF_PC_SRIOV_SYS_PAGESZ_REG,
   HWD_DF_MC_SPI_FIFO_PORT,
   HWD_DF_TX_FILTER_TBL,
   HWD_DF_PPP_VFIFO2_TO_PM_PORT_REG,
   HWD_DF_MC_FLOW_MNGR_STAT_REG,
   HWD_DF_MC_SPI_RD_SIZE_REG,
   HWD_DF_XAUI_SD_CDR_CTRL_REG,
   HWD_DF_MC_DMA_RX_EVQ,
   HWD_DF_XGTXNONTCPUDPPKT_REG,
   HWD_DF_PORT0_MSEC_EGRESS_TBL,
   HWD_DF_NP_TX_TS_FIFO1_HI,
   HWD_DF_MC_PCIE_TLP_RESP_DATA0_REG,
   HWD_DF_CLKGENF_CONTROL_REG,
   HWD_DF_MC_I2C_TX_REG,
   HWD_DF_PTP_TMRVAL_L_REG,
   HWD_DF_RMON_MC_MEM_CTRL_REG,
   HWD_DF_PC_BAR4_LO_REG,
   HWD_DF_MC_IREG_STATUS_REG,
   HWD_DF_PM_FC_CONF_PER_PRIORITY_FOR_IPI_0_TBL,
   HWD_DF_GTXMCASTPKT_REG,
   HWD_DF_PC_TPH_REQ_CAP_REG,
   HWD_DF_MC_PBMX_V5_REG,
   HWD_DF_MC_GLB_MBU_CLKEN_REG,
   HWD_DF_BIU_INT_MSIX_TBL,
   HWD_DF_MC_RSTVEC_NWKPT_REG,
   HWD_DF_PM_EPI_PRIORITY_REG,
   HWD_DF_PC_PM_CAP_REG,
   HWD_DF_PPP_VFIFO23_XOFF_COUNTER_REG,
   HWD_DF_BIU_FPGA_BUILD_REG,
   HWD_DF_PCIE_SD_TX_DRV_LVL_3P5_REG,
   HWD_DF_XGRXOVERSIZEPKTS_REG,
   HWD_DF_MC_NCSI_XFR_TOKEN_DELAY_TMR_REG,
   HWD_DF_MC_SPI_STAT_REG,
   HWD_DF_MC_RSTVEC_BPX_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_32,
   HWD_DF_PPP_VFIFO19_XOFF_COUNTER_REG,
   HWD_DF_PC_SRIOV_CTL_REG,
   HWD_DF_BIU_MC_SFT_STATUS_REG,
   HWD_DF_MC_NCSI_STATUS_REG,
   HWD_DF_CPCIE2_SERDES_CONTROL_REG,
   HWD_DF_BIU_PBMX_IADDR_REG,
   HWD_DF_DP_TX1_IMEM_TBL,
   HWD_DF_MC_PCIE_TLP_RESP_HDR_CTL_REG,
   HWD_DF_MC_GPIO_OUT_GP0_REG,
   HWD_DF_GRXFCSERR15XXTOJUMBOPKT_REG,
   HWD_DF_PORT1_FIFO_REG,
   HWD_DF_PM_FC_CONF_PER_PRIORITY_FOR_IPI_1_TBL,
   HWD_DF_PPP_IPI4_PRIORITY7_XOFF_COUNTER_REG,
   HWD_DF_PC_SS_ID_REG,
   HWD_DF_MC_WKUP_TMR0_DIS_REG,
   HWD_DF_SMC_MACRO_CMD_REG,
   HWD_DF_XGRXPKTS1024TO15XXOCTETS_REG,
   HWD_DF_XFI_SD_CTRL0_REG,
   HWD_DF_PCIE_SD_TX_EMP_POST_GEN1_3P5_REG,
   HWD_DF_MEM_STAT_REG,
   HWD_DF_PCIE_SD_L5_TEST_REG,
   HWD_DF_MC_ICORE_CTRL_REG,
   HWD_DF_MC_FLOW_MNGR_FF_DEPTH_BIN,
   HWD_DF_PPP_VFIFO20_XOFF_COUNTER_REG,
   HWD_DF_MC_PCIE_TLP_REQ_DATA1_REG,
   HWD_DF_IOM_IND_DAT_REG,
   HWD_DF_PM_IPI_1_BP_THR_REG,
   HWD_DF_XAUI_SD_PPM_TEST_REG,
   HWD_DF_EV_TX1_MERGE_COMMAND_REG,
   HWD_DF_EV_CNT1_REG,
   HWD_DF_PM_IPI_3_ADD_BUFFER_THR_REG,
   HWD_DF_MC_XGMAC_FLTR_KEY,
   HWD_DF_BIUSB_PBMX_V9_REG,
   HWD_DF_MC_PCIE_DBI_STATUS_REG,
   HWD_DF_GTXBCASTPKT_REG,
   HWD_DF_PPP_VFIFO24_TO_PM_PORT_REG,
   HWD_DF_GRX1024TO15XXPKT_REG,
   HWD_DF_XGRXPKTS64OCTETS_REG,
   HWD_DF_PC_BAR0_REG,
   HWD_DF_MC_GPIO_IN_GP0_REG,
   HWD_DF_PCIE_SD_CTL45_REG,
   HWD_DF_MC_FLTR_VLAN_ENABLE,
   HWD_DF_MC_DMEM,
   HWD_DF_MC_NCSI_PKG_SEL_ON_CMD_REG,
   HWD_DF_XX_PWR_RST_REG,
   HWD_DF_XFI_SD_STAT1_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_1716,
   HWD_DF_SYSSERV_PBMX_OSEL_REG,
   HWD_DF_PC_AER_UNCORR_ERR_MASK_REG,
   HWD_DF_INT_ISR0_REG,
   HWD_DF_SRM_CFG_REG,
   HWD_DF_BIUSB_PBMX_V1_REG,
   HWD_DF_HW_INIT_REG,
   HWD_DF_PC_DEVSN_DWORD1_REG,
   HWD_DF_PC_EXPROM_BAR_REG,
   HWD_DF_PC_PHY_CTL_REG,
   HWD_DF_PORT1_IPSEC_INGRESS_TBL,
   HWD_DF_XAUI_SD_BIST_CTRL_REG,
   HWD_DF_PC_PHY_STAT_REG,
   HWD_DF_PCIE_SD_L2_TEST_REG,
   HWD_DF_MC_PCIE_RADM_OBFF_MSG_REG,
   HWD_DF_PC_VPD_CAP_CTL_REG,
   HWD_DF_XFI_SD_CTRL5_REG,
   HWD_DF_PC_LNK_STAT_REG,
   HWD_DF_PM_IPI_1_ADD_BUFFER_THR_REG,
   HWD_DF_NP_TX_TS_FIFO0_HI,
   HWD_DF_PM_IPI_0_BP_THR_REG,
   HWD_DF_PC_INT_LINE_REG,
   HWD_DF_PPP_VFIFO11_TO_PM_PORT_REG,
   HWD_DF_MC_NCSI_RST_IGNORE_XOFF_CMD_REG,
   HWD_DF_BIU_TLP_CONFIG_REG,
   HWD_DF_PD_TX_HR_LUT_TBL,
   HWD_DF_MC_SPI_DMA_ADR_REG_REG,
   HWD_DF_DP_RX_IMEM_TBL,
   HWD_DF_NWKRTER_PBMX_V2_REG,
   HWD_DF_EV_MERGE_TBL_SET_REG,
   HWD_DF_NP_MAC_TX_CTRL_REG,
   HWD_DF_MC_TREG_EXP_ROM_RDATA_REG,
   HWD_DF_XGRXUNDERSIZEFCSERRORPKTS_REG,
   HWD_DF_XGRXPKTS65TO127OCTETS_REG,
   HWD_DF_MC_GPIO_OUT_XFP_REG,
   HWD_DF_PC_MSIX_TBL_BASE_REG,
   HWD_DF_MC_GPIO_IN_XFP_REG,
   HWD_DF_MC_CALIP_CTL_REG,
   HWD_DF_PPP_IPI2_PRIORITY3_XOFF_COUNTER_REG,
   HWD_DF_PM_FC_CONF_PER_VFIFO_TBL,
   HWD_DF_PM_FA_VFIFO_WEIGHT_TBL,
   HWD_DF_EV_PBMX_CFG_REG,
   HWD_DF_MC_GPIO_OUT_IOPAD_REG,
   HWD_DF_GRXGTJUMBOPKT_REG,
   HWD_DF_GRX256TO511PKT_REG,
   HWD_DF_PPP_VFIFO6_XOFF_COUNTER_REG,
   HWD_DF_MC_OBFF_PULSE_WIDTH_REG,
   HWD_DF_PPP_VFIFO31_TO_PM_PORT_REG,
   HWD_DF_MC_GPIO_CONF2_NP_REG,
   HWD_DF_MC_LED1_ACT_EN_REG,
   HWD_DF_SYMBOL_TMR_AND_FILTER_MSK_REG,
   HWD_DF_MC_PCIE_MGT_IF_STATUS_REG,
   HWD_DF_MC_MSG_QU_CTL_MC_OUTB_QU_THR_REG,
   HWD_DF_MD_TXD_REG,
   HWD_DF_REGULATOR_CONTROL_2_REG,
   HWD_DF_RMON_CNTR64_LO_REG,
   HWD_DF_MC_GPIO_IN1_BPX_REG,
   HWD_DF_SGMII_PHY_ID_LO_REG,
   HWD_DF_BIUSB_PBMX_V4_REG,
   HWD_DF_PPP_IPI2_PRIORITY2_XOFF_COUNTER_REG,
   HWD_DF_EV_TX0_MERGE_CONTROL_REG,
   HWD_DF_MC_RSTDUR_REG,
   HWD_DF_EV_CTL_REG,
   HWD_DF_MC_GPIO_IN_PCIE0_REG,
   HWD_DF_MC_RSTCTRL_REG,
   HWD_DF_PPP_IPI2_PRIORITY6_XOFF_COUNTER_REG,
   HWD_DF_PPP_IPI1_PRIORITY2_XOFF_COUNTER_REG,
   HWD_DF_TIMER_CTRL_MAX_FUNC_NUM_REG,
   HWD_DF_XAUI_SD_TX_CFG_REG,
   HWD_DF_PD_TX_HR_IMEM_TBL,
   HWD_DF_MC_PAR_ERR_SRC_REG,
   HWD_DF_XGTXPAUSEPKTS_REG,
   HWD_DF_MC_IREG_CONFIG_REG,
   HWD_DF_MC_PBMX_V1_REG,
   HWD_DF_PC_SLOT_STAT_REG,
   HWD_DF_PM_IPI_2_ADD_BUFFER_THR_REG,
   HWD_DF_CCOM_REGULATOR_CONTROL_REG,
   HWD_DF_EV_MERGE_TBL_CLR_REG,
   HWD_DF_RMON_FIFO_NON_EMPTY_THRS_REG,
   HWD_DF_MC_PCIE_TLP_REQ_PUSH_REG,
   HWD_DF_PPP_VFIFO22_TO_PM_PORT_REG,
   HWD_DF_XGRXPKTS256TO511OCTETS_REG,
   HWD_DF_MC_IP_CTL_REG,
   HWD_DF_MC_GPIO_IN_XG_RINIT_REG,
   HWD_DF_RX_DC_CFG_REG,
   HWD_DF_GRX15XXTOJUMBOPKT_REG,
   HWD_DF_XGRXPKTS15XXTOMAXOCTETS_REG,
   HWD_DF_MC_PCIE_TLP_REQ_HDR_CTL_VF_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_1110,
   HWD_DF_MC_GPIO_OUT_FLR_REG,
   HWD_DF_SGMII_PARTNER_ABILITY_REG,
   HWD_DF_MC_RSTVEC_BIU_REG,
   HWD_DF_PC_DEV_CTL_REG,
   HWD_DF_SRAM_PARITY_REG,
   HWD_DF_PCIE_SD_L6_TEST_REG,
   HWD_DF_PPP_VFIFO1_TO_PM_PORT_REG,
   HWD_DF_XX_TXDRV_CTL_REG,
   HWD_DF_PCIE_SD_TX_DRV_LVL_HALF_REG,
   HWD_DF_PPP_IPI0_PRIORITY4_XOFF_COUNTER_REG,
   HWD_DF_PPP_VFIFO9_TO_PM_PORT_REG,
   HWD_DF_MC_EVT_PUSH_REG,
   HWD_DF_MC_PCIE_XMT_PWR_CMD_REG,
   HWD_DF_MC_FLTR_VLAN_MODE,
   HWD_DF_EE_VPD_CFG0_REG,
   HWD_DF_MD_ID_REG,
   HWD_DF_MC_EVT_CTL_REG,
   HWD_DF_PPP_IPI4_PRIORITY4_XOFF_COUNTER_REG,
   HWD_DF_XGTXPKTS128TO255OCTETS_REG,
   HWD_DF_PC_PM_NXT_PTR_REG,
   HWD_DF_PC_DEBUG0_REG,
   HWD_DF_MC_TREG_DB_VLD_REG,
   HWD_DF_MC_GPIO_CONF2_BPX_REG,
   HWD_DF_MC_IREG_WR128_F1_ADDR_REG,
   HWD_DF_MC_RESET_STATE_REG,
   HWD_DF_MC_PCIE_CFG_ENABLE_REG,
   HWD_DF_PC_LNK_CTL_REG,
   HWD_DF_PPP_VFIFO27_XOFF_COUNTER_REG,
   HWD_DF_PPP_VFIFO4_TO_PM_PORT_REG,
   HWD_DF_MC_GLB_SR_CTL_REG,
   HWD_DF_NP_TX_TS_ID_REG,
   HWD_DF_PM_MM_MINIMUM_PRIVATE_POOL_TBL,
   HWD_DF_PM_MM_ARB_NON_IPI_PRIO_DELAY_REG,
   HWD_DF_CONV_GEN_CONTROL_REG,
   HWD_DF_MC_PCIE_TLP_REQ_DATA_PUSH_REG,
   HWD_DF_XM_GLB_CFG_REG,
   HWD_DF_PC_AER_CAP_CTL_REG,
   HWD_DF_GTX512TO1023PKT_REG,
   HWD_DF_MC_PBMX_OSEL_REG,
   HWD_DF_PC_BAR4_HI_REG,
   HWD_DF_REGULATOR_CONTROL_1_REG,
   HWD_DF_MC_GPIO_OE_IOPAD_REG,
   HWD_DF_MC_IREG_RD128_F0_ADDR_REG,
   HWD_DF_PPP_IPI0_PRIORITY7_XOFF_COUNTER_REG,
   HWD_DF_MC_TREG_DB_VAL_CLR,
   HWD_DF_PC_CMD_REG,
   HWD_DF_CSR_SPARE_REG,
   HWD_DF_SRIOV_CFG,
   HWD_DF_TXDP_PAD_CONTROL_REG,
   HWD_DF_KXAN_ABILITY_0_REG,
   HWD_DF_XGTXUNICASTPKTS_REG,
   HWD_DF_MC_NCSI_RST_TOKEN_ERR_CMD_REG,
   HWD_DF_PC_ACK_FREQ_REG,
   HWD_DF_MC_PCIE_KTCHN_SINK_STATUS_REG,
   HWD_DF_PC_MSIX_NXT_PTR_REG,
   HWD_DF_XGRXALIGNERROR_REG,
   HWD_DF_PD_TX_SL_IMEM_TBL,
   HWD_DF_RMON_CNTR_MSG0_REG,
   HWD_DF_MC_DMA_STATUS_REG,
   HWD_DF_KXAN_STATUS_REG,
   HWD_DF_RMON_TX_MEM_CTRL_REG,
   HWD_DF_MC_GPIO_OUT_GP1_REG,
   HWD_DF_PPP_IPI1_PRIORITY5_XOFF_COUNTER_REG,
   HWD_DF_BIU_TAG_CTRL_REG,
   HWD_DF_MC_CFG_TPH_ENABLE_REG,
   HWD_DF_MC_ECC_ERR_FORCE_REG,
   HWD_DF_PPP_VFIFO8_TO_PM_PORT_REG,
   HWD_DF_MC_INT_MSK_REG,
   HWD_DF_SRM_RX_DC_CFG_REG,
   HWD_DF_MC_FPE_REG,
   HWD_DF_MC_GPIO_CONF0_NP_REG,
   HWD_DF_XFI_SD_CTRL16_REG,
   HWD_DF_PC_SYM_TMR_FLT_MSK_REG,
   HWD_DF_SYSSERV_PBMX_V0_REG,
   HWD_DF_INT_ACK_KER,
   HWD_DF_PC_SRIOV_BAR5_REG,
   HWD_DF_PPP_VFIFO23_TO_PM_PORT_REG,
   HWD_DF_TXDP_DMA_CONFIG_REG,
   HWD_DF_BIU_INT_ISR_REG,
   HWD_DF_PD_TX_DICPU_RSS_TBL,
   HWD_DF_XX_PRBS_CHK_REG,
   HWD_DF_MC_GPIO_STATUS_PCIE_BME_REG,
   HWD_DF_MSIX_VECTOR_TABLE,
   HWD_DF_BIU_PERR_EN_REG,
   HWD_DF_BIU_PCIE_ERROR_CTR_REG,
   HWD_DF_PCIE_SD_L0_TEST_REG,
   HWD_DF_PC_SRIOV_SUP_PAGESZ_REG,
   HWD_DF_XGTXBROADCASTPKTS_REG,
   HWD_DF_PPP_VFIFO25_TO_PM_PORT_REG,
   HWD_DF_XAUI_SD_BIST_STAT_REG,
   HWD_DF_MC_RSTVEC_BIU_MST_REG,
   HWD_DF_MC_GPIO_IN1_NP_REG,
   HWD_DF_PTP_TIME_BASE_CTL_REG,
   HWD_DF_BIU_INI_A64PGE_TBL,
   HWD_DF_PCORE_PBMX_V3_REG,
   HWD_DF_RMON_CNTR_MSG_SEND_REG,
   HWD_DF_SGMII_AN_LINK_TIMER_HI_REG,
   HWD_DF_PC_INT_PIN_REG,
   HWD_DF_GTXUCASTPKT_REG,
   HWD_DF_RXDP_CONFIG_REG,
   HWD_DF_PTP_TIMER_INC_REG,
   HWD_DF_GM_HD_REG,
   HWD_DF_MC_PCIE_TLP_REQ_HDR_CTL_2_REG,
   HWD_DF_RX_RSS_TKEY_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_98,
   HWD_DF_PPP_VFIFO24_XOFF_COUNTER_REG,
   HWD_DF_PC_SRIOV_BAR3_REG,
   HWD_DF_NWKRTER_PBMX_V0_REG,
   HWD_DF_MC_SPI_WR_SIZE_REG,
   HWD_DF_PC_DEV_CTL2_REG,
   HWD_DF_PM_IPI_4_PRIO2VFIFO_TBL,
   HWD_DF_XGTXPKTS_LO_REG,
   HWD_DF_MC_PCIE_TLP_REQ_DATA3_REG,
   HWD_DF_BIUSB_PBMX_OSEL_REG,
   HWD_DF_GEN3_CONTROL_REG,
   HWD_DF_BIU_INT_VI2FUNC_TBL,
   HWD_DF_MC_CAP_REG,
   HWD_DF_KXAN_CTRL_REG,
   HWD_DF_PC_BAR2_LO_REG,
   HWD_DF_SRM_UPD_EVQ_REG,
   HWD_DF_PORT0_MSEC_INGRESS_TBL,
   HWD_DF_SMC_MACRO_ARG_REG,
   HWD_DF_PPP_IPI3_PRIORITY5_XOFF_COUNTER_REG,
   HWD_DF_MD_PHY_ADR_REG,
   HWD_DF_CPCIE_ATB_CONTROL_REG,
   HWD_DF_MC_GPIO_STATUS_PCIE0_REG,
   HWD_DF_GTX15XXTOJUMBOPKT_REG,
   HWD_DF_MC_IREG_WR32_ADDR_REG,
   HWD_DF_MC_GPIO_CONF0_BPX_REG,
   HWD_DF_XFI_SD_CTRL6_REG,
   HWD_DF_DRV_EV_REG,
   HWD_DF_NWKRTER_PBMX_OSEL_REG,
   HWD_DF_PPP_VFIFO10_TO_PM_PORT_REG,
   HWD_DF_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_4_TBL,
   HWD_DF_GRXFCSERR64TO15XXPKT_REG,
   HWD_DF_MC_IMEM,
   HWD_DF_TEST_ADC_READBACK_CONTROL_REG,
   HWD_DF_EVQ_CTL_REG,
   HWD_DF_BIU_TXDMA_TAG_REG,
   HWD_DF_XFI_SD_CTRL14_REG,
   HWD_DF_PC_SRIOV_NUMVFS_REG,
   HWD_DF_TX_PACE_TBL,
   HWD_DF_MC_UART_RXTX_DATA_REG,
   HWD_DF_MC_PCIE_TLP_RESP_POP_REG,
   HWD_DF_UP_CONV_MATCH_VAL_REG,
   HWD_DF_XM_MGT_INT_MSK_REG,
   HWD_DF_MTIP_CSR_TBL,
   HWD_DF_DL_TAG_MGR_REG,
   HWD_DF_DP_TX0_IMEM_TBL,
   HWD_DF_PCORE_PBMX_V2_REG,
   HWD_DF_MC_PCIE_VMI_REQ_PUSH_REG,
   HWD_DF_PC_DEV_CAP2_REG,
   HWD_DF_VF2VI,
   HWD_DF_PC_STAT_REG,
   HWD_DF_MC_PCIE_MGT_IF_ADDR_REG,
   HWD_DF_PPP_VFIFO4_XOFF_COUNTER_REG,
   HWD_DF_BUF_TBL_CFG_REG,
   HWD_DF_NWKRTER_PBMX_V3_REG,
   HWD_DF_MC_PF_PM_DSTATE_REG0,
   HWD_DF_MC_PF_PM_DSTATE_REG1,
   HWD_DF_MC_PF_PM_DSTATE_REG2,
   HWD_DF_MC_PF_PM_DSTATE_REG3,
   HWD_DF_MC_MSG_QU_CTL_SMC_OUTB_QU_THR_REG,
   HWD_DF_PPP_VFIFO7_XOFF_COUNTER_REG,
   HWD_DF_GRX128TO255PKT_REG,
   HWD_DF_EV_TX1_MERGE_CONTROL_REG,
   HWD_DF_PM_MM_MAXIMUM_MEMORY_TBL,
   HWD_DF_MC_GPIO_OUT_CALIP_REG,
   HWD_DF_PPP_IPI3_PRIORITY4_XOFF_COUNTER_REG,
   HWD_DF_XGBR_BER_CNT_REG,
   HWD_DF_PM_FC_CONF_PER_PRIORITY_FOR_IPI_3_TBL,
   HWD_DF_GRXGOODOCT_LO_REG,
   HWD_DF_MC_LTR_MSG_LATENCY_REG,
   HWD_DF_PM_VFIFO_EGR_STATE_TBL,
   HWD_DF_MC_CONF_REG,
   HWD_DF_MC_NCSI_PKG_SEL_OFF_CMD_REG,
   HWD_DF_TX_POSTED_CREDITS_STATUS_REG,
   HWD_DF_PCIE2_SERDES_REG_TBL,
   HWD_DF_XX_CORE_STAT_REG,
   HWD_DF_PC_VC_XMIT_ARB1_REG,
   HWD_DF_MC_UART_MODEM_STATUS_REG,
   HWD_DF_PPP_IPI1_PRIORITY0_XOFF_COUNTER_REG,
   HWD_DF_GTX65TO127PKT_REG,
   HWD_DF_RMON_RX_USECASE_TBL,
   HWD_DF_XAUI_SD_ENABLE_REG,
   HWD_DF_NP_SD_CTRL_REG,
   HWD_DF_SGMII_DEV_ABILITY_REG,
   HWD_DF_PM_FC_VFIFO_WORD_CNTR_TBL,
   HWD_DF_EV_TX1_BATCH_TIMER_REG,
   HWD_DF_XAUI_SD_RX_CTRL_REG,
   HWD_DF_MC_GPIO_BANK_ALRT_REG,
   HWD_DF_BPX_MC_ALERT_MASK_REG,
   HWD_DF_NWKRTER_PBMX_V4_REG,
   HWD_DF_PPP_VFIFO17_TO_PM_PORT_REG,
   HWD_DF_XM_FC_REG,
   HWD_DF_PC_MSI_CAP_ID_REG,
   HWD_DF_PC_TPH_CAP_HDR_REG,
   HWD_DF_NP_TX_TS_FIFO1_LO,
   HWD_DF_PCIE_SD_CLK_CTRL_REG,
   HWD_DF_PPP_PAUSE_MODE_PORT0_REG,
   HWD_DF_BPX_CONFIG_REG,
   HWD_DF_GRXBADPKT_REG,
   HWD_DF_MC_BUILD_REG,
   HWD_DF_MAC_STAT_DMA_REG,
   HWD_DF_PPP_IPI1_PRIORITY4_XOFF_COUNTER_REG,
   HWD_DF_MC_MSG_QU_CTL_STATUS_REG,
   HWD_DF_PPP_VFIFO26_XOFF_COUNTER_REG,
   HWD_DF_PC_VC0_NP_RQ_CTL_REG,
   HWD_DF_PC_MSI_NXT_PTR_REG,
   HWD_DF_PM_FC_QBB_PAUSE_THR_TBL,
   HWD_DF_PM_IPI_1_BP_CTRL_REG,
   HWD_DF_MC_GPIO_OUT_PCIE1_REG,
   HWD_DF_XFI_SD_CTRL20_REG,
   HWD_DF_PPP_VFIFO19_TO_PM_PORT_REG,
   HWD_DF_MC_VF_PME_STATUS_REG,
   HWD_DF_PC_FLT_MSK_REG,
   HWD_DF_MC_WATCH_DOG_STOP_REG,
   HWD_DF_XFI_SD_CTRL8_REG,
   HWD_DF_KXAN_ABILITY_1_REG,
   HWD_DF_PC_MSI_ADR_HI_REG,
   HWD_DF_PTP_ALTTIMER_INC_REG,
   HWD_DF_GPIO_CTL_REG,
   HWD_DF_MC_UART_LINE_STATUS_REG,
   HWD_DF_GTXGTJUMBOPKT_REG,
   HWD_DF_MC_XGMAC_FLTR_RULE,
   HWD_DF_XGRXFCSERRORPKTS_REG,
   HWD_DF_NWKRTER_CAP_REG,
   HWD_DF_MC_IREG_RD128_F1_ADDR_REG,
   HWD_DF_PCIE_SD_TX_EMP_POST_GEN2_6P0_REG,
   HWD_DF_MC_RSTVEC_NTWRKPT_MST_REG,
   HWD_DF_XGTXPKTS256TO511OCTETS_REG,
   HWD_DF_PCIE_SD_CTL0123_REG,
   HWD_DF_MC_DMA_TX_CMD_ALRT_MASK_REG,
   HWD_DF_MC_PCIE_MGT_IF_RDATA_REG,
   HWD_DF_PM_IPI_4_ADD_BUFFER_THR_REG,
   HWD_DF_MC_IREG_WR128_F0_ADDR_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_54,
   HWD_DF_MC_SIENA_VER_REG,
   HWD_DF_PM_FC_VFIFO_PKT_CNTR_TBL,
   HWD_DF_MC_PCIE_TLP_RESP_DATA3_REG,
   HWD_DF_USR_EV_REG,
   HWD_DF_MC_LTR_MSG_CONFIG_REG,
   HWD_DF_PPP_IPI0_PRIORITY6_XOFF_COUNTER_REG,
   HWD_DF_XM_PAUSE_TIME_REG,
   HWD_DF_PM_IPI_4_BP_THR_REG,
   HWD_DF_MC_GPIO_OUT_DPCPU_GPIO_REG,
   HWD_DF_PC_PCIE_CAP_LIST_REG,
   HWD_DF_MC_SPI_RXTX_0_REG,
   HWD_DF_MC_JTAG_R0_REG,
   HWD_DF_BIU_INT_PF2MSIX_TBL,
   HWD_DF_RMON_RX_QID_TBL,
   HWD_DF_PC_AER_UNCORR_ERR_SEV_REG,
   HWD_DF_MC_GMAC_DEF_XOFF_REG,
   HWD_DF_PPP_VFIFO28_XOFF_COUNTER_REG,
   HWD_DF_PC_FORCE_LNK_REG,
   HWD_DF_RMON_RX_CNTR_TBL,
   HWD_DF_PPS_TSNAP_H_REG,
   HWD_DF_KR_SERDES_PRBS9_CTRL_REG,
   HWD_DF_NWKRTER_PBMX_V1_REG,
   HWD_DF_INT_ADR_REG_CHAR,
   HWD_DF_MC_GPIO_IN_PCIE_BME_REG,
   HWD_DF_PORT_LINK_CONTROL_REG,
   HWD_DF_PC_LN_SKEW_REG,
   HWD_DF_XGRXDROPEVENTS_REG,
   HWD_DF_PPP_VFIFO29_TO_PM_PORT_REG,
   HWD_DF_PC_VPD_CAP_DATA_REG,
   HWD_DF_KXAN_REM_ABILITY_0_REG,
   HWD_DF_EV_BATCH_TBL,
   HWD_DF_RMON_TX_CNTR_TBL,
   HWD_DF_XGRXUNICASTPKTS_REG,
   HWD_DF_PPS_TSNAP_L_REG,
   HWD_DF_PC_SRIOV_STAT_REG,
   HWD_DF_XM_TX_PARAM_REG,
   HWD_DF_PTP_TSNAP_H_REG,
   HWD_DF_DL_CONFIG_REG,
   HWD_DF_MC_RSTVEC_SYSSERV_REG,
   HWD_DF_MC_JTAG_W1_REG,
   HWD_DF_MC_IREG_DATA_REG,
   HWD_DF_MC_FLOW_MNGR_PKT_NUM_BIN,
   HWD_DF_GRXBADOCT_HI_REG,
   HWD_DF_LANE_SKEW_REG,
   HWD_DF_RMON_RESP_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_2120,
   HWD_DF_PORF_CONTROL_REG,
   HWD_DF_XGRXJABBERPKTS_REG,
   HWD_DF_GRXMISSPKT_REG,
   HWD_DF_UP_CONV_PRESCALER_REG,
   HWD_DF_PC_PORT_LNK_CTL_REG,
   HWD_DF_MC_ICORE_BIST_CTRL_REG,
   HWD_DF_PORT1_IPSEC_REG,
   HWD_DF_MAC_MC_HASH_REG1,
   HWD_DF_MACSEC_IPSEC_GBL_IRQ,
   HWD_DF_PD_RX_DICPU_IMEM_TBL,
   HWD_DF_MC_RSTVEC_MST_NWKPT_REG,
   HWD_DF_GTXEXDEFPKT_REG,
   HWD_DF_PC_SRIOV_BAR4_REG,
   HWD_DF_MC_OBFF_WAKE_CTL_STAT_REG,
   HWD_DF_MC_TREG_DB_MASK_REG,
   HWD_DF_PPP_IPI0_PRIORITY0_XOFF_COUNTER_REG,
   HWD_DF_MC_LTSSM_CSR_REG,
   HWD_DF_PD_RX_WHASH_CONFIG_REG,
   HWD_DF_MC_NCSI_ARB_START_CMD_REG,
   HWD_DF_MC_GPIO_CONF1_BPX_REG,
   HWD_DF_XGTXUNDERSIZEPKTS_REG,
   HWD_DF_VI_CTL_CFG_REG,
   HWD_DF_PM_MM_CMD_STS_REG,
   HWD_DF_EV_RX_MERGE_CONTROL_REG,
   HWD_DF_PPP_VFIFO3_XOFF_COUNTER_REG,
   HWD_DF_GTX256TO511PKT_REG,
   HWD_DF_PC_PM_CAP_ID_REG,
   HWD_DF_PC_LTR_CAP_HDR_REG,
   HWD_DF_PD_TX_DICPU_TPZ_HASH_KEY_TBL,
   HWD_DF_PM_IPI_4_PKT_DISCARD_THR_REG,
   HWD_DF_BIUSB_PBMX_V2_REG,
   HWD_DF_MC_GPIO_IN2_BPX_REG,
   HWD_DF_PM_IPI_4_BP_CTRL_REG,
   HWD_DF_PCIE_CORE_INDIRECT_REG,
   HWD_DF_BIU_SRIOV_PF_FLR_REG,
   HWD_DF_SYSSERV_PBMX_V2_REG,
   HWD_DF_INT_EN_REG_CHAR,
   HWD_DF_DEBUG_1_REG,
   HWD_DF_MC_UART_CSR_REG,
   HWD_DF_PTP_TMRVAL_H_REG,
   HWD_DF_DEBUG_DATA_OUT_REG,
   HWD_DF_PPP_IPI3_PRIORITY1_XOFF_COUNTER_REG,
   HWD_DF_XGTXIPSRCERRPKT_REG,
   HWD_DF_BIU_INT_MSIX_PBA,
   HWD_DF_PC_SRIOV_TOTALVFS_REG,
   HWD_DF_XGRXBROADCASTPKTS_REG,
   HWD_DF_UP_CONV_WDOG_TIMEOUT_REG,
   HWD_DF_PC_MSI_CTL_REG,
   HWD_DF_PC_HDR_TYPE_REG,
   HWD_DF_PLL4_CONTROL_3_REG,
   HWD_DF_MC_SPI_SS_REG,
   HWD_DF_PM_FC_VFIFO_ST_PKT_CNTR_TBL,
   HWD_DF_EV_CNT2_REG,
   HWD_DF_XFI_SD_CTRL11_REG,
   HWD_DF_MC_ERR_ALRT_REG,
   HWD_DF_PC_SYM_NUM_REG,
   HWD_DF_MC_PCIE_VMI_DATA1_REG,
   HWD_DF_PC_SRIOV_BAR2_REG,
   HWD_DF_PPP_VFIFO21_XOFF_COUNTER_REG,
   HWD_DF_PPP_VFIFO14_XOFF_COUNTER_REG,
   HWD_DF_CCOM_SPARE_INPUTS_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_1514,
   HWD_DF_PCIE_CORE_DBG_REG,
   HWD_DF_BIU_HW_REV_ID_REG,
   HWD_DF_PPP_VFIFO0_XOFF_COUNTER_REG,
   HWD_DF_PM_IPI_2_PRIO2VFIFO_TBL,
   HWD_DF_PPP_VFIFO9_XOFF_COUNTER_REG,
   HWD_DF_MC_PCIE_TLP_STATUS_REG,
   HWD_DF_PPP_VFIFO15_TO_PM_PORT_REG,
   HWD_DF_PC_DEVSN_CAP_HDR_REG,
   HWD_DF_PCIE_SD_TX_DRV_ELEC_SET_REG,
   HWD_DF_PC_ARI_CTL_REG,
   HWD_DF_MC_ECC_ERR_CNT_ARRAY,
   HWD_DF_MC_PERR_EN_REG,
   HWD_DF_EVQ_TMR_REG,
   HWD_DF_MC_GPIO_CONF1_NP_REG,
   HWD_DF_MDIO_READBACK_CONTROL_REG,
   HWD_DF_MC_GPIO_STATUS1_BPX_REG,
   HWD_DF_TX_DESC_PTR_TBL,
   HWD_DF_RMON_MC_BUCKET_END_REG,
   HWD_DF_PC_VPD_CAP_ID_REG,
   HWD_DF_RX_FILTER_CTL_REG,
   HWD_DF_MC_RSTVEC_NWKRTER_REG,
   HWD_DF_MC_PCIE_TLP_REQ_HDR_ADDR0_REG,
   HWD_DF_PC_SRIOV_MIBR_SARRAY_OFFSET_REG,
   HWD_DF_GM_TEST_REG,
   HWD_DF_MAC_MC_HASH_REG0,
   HWD_DF_SYSSERV_PBMX_V1_REG,
   HWD_DF_PPP_PM_PORT_PAUSE_MODE_REG,
   HWD_DF_PTP_MAXCOUNT_REG,
   HWD_DF_MC_SPI_CTRL_REG,
   HWD_DF_RX_DC_PF_WM_REG,
   HWD_DF_PC_AER_HDR_LOG_REG,
   HWD_DF_TX_DC_CFG_REG,
   HWD_DF_PPP_VFIFO5_TO_PM_PORT_REG,
   HWD_DF_PM_IPI_0_ADD_BUFFER_THR_REG,
   HWD_DF_PPP_VFIFO12_XOFF_COUNTER_REG,
   HWD_DF_XFI_SD_CTRL7_REG,
   HWD_DF_MC_ASIC_DBG_CTL0_REG,
   HWD_DF_NWKENG_PBMX_V0_REG,
   HWD_DF_MC_RSTVEC_BPX_MST_REG,
   HWD_DF_XGRXOCTETS_HO_REG,
   HWD_DF_PCIE_SD_L4_TEST_REG,
   HWD_DF_PPP_IPI4_PRIORITY2_XOFF_COUNTER_REG,
   HWD_DF_PPP_IPI0_PRIORITY3_XOFF_COUNTER_REG,
   HWD_DF_SMC_MACRO_STATUS_REG,
   HWD_DF_MC_DMA_PMEM,
   HWD_DF_EE_SPI_HADR_REG,
   HWD_DF_XFI_SD_CTRL19_REG,
   HWD_DF_MC_FLOW_MNGR_EN_REG,
   HWD_DF_EE_SPI_HDATA_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_10,
   HWD_DF_PC_MSI_ADR_LO_REG,
   HWD_DF_MC_GPIO_STATUS_FLR_REG,
   HWD_DF_PM_FC_CONF_PER_PRIORITY_FOR_IPI_2_TBL,
   HWD_DF_GE_MODE_REG,
   HWD_DF_PCIE1_SERDES_REG_TBL,
   HWD_DF_PPP_VFIFO25_XOFF_COUNTER_REG,
   HWD_DF_GM_MAX_FLEN_REG,
   HWD_DF_MC_MSG_QU_CTL_CMD_REG,
   HWD_DF_MC_DMA_TX_CMD_CNTR,
   HWD_DF_PPP_VFIFO28_TO_PM_PORT_REG,
   HWD_DF_INT_EN_REG_KER,
   HWD_DF_MC_WATCH_DOG_START_REG,
   HWD_DF_MC_IREG_RD32_F1_ADDR_REG,
   HWD_DF_MC_PBMX_V4_REG,
   HWD_DF_GRXBADLT64PKT_REG,
   HWD_DF_MC_GPIO_IN_FLR_REG,
   HWD_DF_CS_DEBUG_REG,
   HWD_DF_GRXUCASTPKT_REG,
   HWD_DF_CONFIGURATION_REG,
   HWD_DF_TX_MAC_FILTER_TBL,
   HWD_DF_RMON_CNTR32_REG,
   HWD_DF_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_3_TBL,
   HWD_DF_MC_PBMX_V7_REG,
   HWD_DF_FATAL_INTR_REG_CHAR,
   HWD_DF_PC_SRIOV_VFSTRIDE_REG,
   HWD_DF_SGMII_CTRL_REG,
   HWD_DF_PC_SLOT_CAP_REG,
   HWD_DF_MC_GPIO_STATUS_XG_RINIT_REG,
   HWD_DF_PTP_TICK_INC_REG,
   HWD_DF_PPP_VFIFO20_TO_PM_PORT_REG,
   HWD_DF_BUF_TBL_UPD_REG,
   HWD_DF_MC_GLB_CLKEN_REG,
   HWD_DF_XM_ADR_HI_REG,
   HWD_DF_XGBR_SEED_2_HI_REG,
   HWD_DF_EV_PBMX_OCFG_REG,
   HWD_DF_PC_DEV_ID_REG,
   HWD_DF_PD_TX_HR_LUT_CFG_TBL,
   HWD_DF_MC_PCIE_MGT_IF_WDATA_REG,
   HWD_DF_TX_RESERVED_REG,
   HWD_DF_MC_GPIO_CONF_PCIE1_REG,
   HWD_DF_SYSSERV_CAP_REG,
   HWD_DF_MC_FLOW_MNGR_RATE_TBL,
   HWD_DF_XAUI_SD_CLK_CTRL_REG,
   HWD_DF_PC_VC_XMIT_ARB2_REG,
   HWD_DF_LTR_LATENCY_REG,
   HWD_DF_XM_MGT_INT_MASK,
   HWD_DF_MC_BIU_INT_DIAG_REG,
   HWD_DF_RX_RSS_IPV6_REG2,
   HWD_DF_RX_RSS_IPV6_REG3,
   HWD_DF_XFI_SD_CTRL12_REG,
   HWD_DF_RX_RSS_IPV6_REG1,
   HWD_DF_RX_DESC_PTR_TBL,
   HWD_DF_CPCIE1_SERDES_STATUS_REG,
   HWD_DF_NP_TX_TS_FIFO0_LO,
   HWD_DF_PC_MSIX_CAP_ID_REG,
   HWD_DF_GRX512TO1023PKT_REG,
   HWD_DF_GTXMULTCOLPKT_REG,
   HWD_DF_EV_RX_MERGE_COMMAND_REG,
   HWD_DF_MC_LED0_ACT_EN_REG,
   HWD_DF_GM_ADR1_REG,
   HWD_DF_PC_SEC_PCIE_CAP_REG,
   HWD_DF_MC_GPIO_CONF_PCIE_PHY_REG,
   HWD_DF_UP_CONV_CONTROL_REG,
   HWD_DF_MC_RSTVEC_NTWRKPT_REG,
   HWD_DF_MC_PCIE_VMI_STATUS_REG,
   HWD_DF_PCORE_PBMX_OSEL_REG,
   HWD_DF_MC_DB_LWRD_REG,
   HWD_DF_XFI_SD_CTRL13_REG,
   HWD_DF_MC_GPIO_IN_STRAP_REG,
   HWD_DF_PC_XCFCC_STAT_REG,
   HWD_DF_EE_BASE_PAGE_REG,
   HWD_DF_PC_VEND_ID_REG,
   HWD_DF_RX_DEBUG_REG,
   HWD_DF_PC_LNK_STAT2_REG,
   HWD_DF_MC_GPIO_OE_XFP_REG,
   HWD_DF_MC_SPI_RXTX_3_REG,
   HWD_DF_XFI_SD_STAT0_REG,
   HWD_DF_TX_FLUSH_DESCQ_REG,
   HWD_DF_XGRXPAUSEPKTS_REG,
   HWD_DF_MC_DMA_TX_CMQ_REG,
   HWD_DF_CPCIE1_SERDES_CONTROL1_REG,
   HWD_DF_XGTXOVERSIZEPKTS_REG,
   HWD_DF_XAUI_SD_SJ_TEST_REG,
   HWD_DF_PC_MSIX_PBA_BASE_REG,
   HWD_DF_PC_VPD_ADDR_REG,
   HWD_DF_NWKENG_CAP_REG,
   HWD_DF_PC_SRIOV_BAR0_REG,
   HWD_DF_MAC_CTRL_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_1312,
   HWD_DF_TXDP0_TAG_LOAD_REG,
   HWD_DF_MC_DMA_PKT_DROP_DATA_FF_FULL_CNTR,
   HWD_DF_PPP_IPI2_PRIORITY5_XOFF_COUNTER_REG,
   HWD_DF_GTXIPSRCERRPKT_REG,
   HWD_DF_MC_GPIO_IN0_NP_REG,
   HWD_DF_PM_IPI_3_PRIO2VFIFO_TBL,
   HWD_DF_MC_ALRT_REG,
   HWD_DF_PPP_IPI0_PRIORITY1_XOFF_COUNTER_REG,
   HWD_DF_MC_GPIO_IN_DPCPU_GPIO_REG,
   HWD_DF_RX_DESC_UPD_REG,
   HWD_DF_XAUI_SD_STAT_REG,
   HWD_DF_CCOM_TEST_CONTROL_REG,
   HWD_DF_XM_RX_PARAM_REG,
   HWD_DF_BUF_FULL_TBL,
   HWD_DF_MC_SLICE_REG,
   HWD_DF_MC_LED_CTL_REG,
   HWD_DF_GTXNONTCPUDPPKT_REG,
   HWD_DF_NIC_STAT_REG,
   HWD_DF_PC_ACK_LAT_TMR_REG,
   HWD_DF_PC_AER_CAP_HDR_REG,
   HWD_DF_XM_TX_CFG_REG,
   HWD_DF_MC_DMA_PKT_DROP_EVQ_FULL_CNTR,
   HWD_DF_PCIE_SD_BIST_MODE_REG,
   HWD_DF_PD_RX_HR_IMEM_TBL,
   HWD_DF_XGXS_CTRL_STAT_REG,
   HWD_DF_MC_PCIE_RADM_VENDOR_MSG_H_REG,
   HWD_DF_XGTXMACSRCERRPKT_REG,
   HWD_DF_GM_CFG2_REG,
   HWD_DF_PLL4_READBACK_REG,
   HWD_DF_FUSE_OUT_REG,
   HWD_DF_PPP_VFIFO26_TO_PM_PORT_REG,
   HWD_DF_MC_GPIO_STATUS_GP1_REG,
   HWD_DF_PD_RX_SL_DICPU_VCTR_TBL0,
   HWD_DF_PD_RX_SL_DICPU_VCTR_TBL1,
   HWD_DF_BIU_SRIOV_VF_BME_REG,
   HWD_DF_MC_I2C_RX_REG,
   HWD_DF_MC_FLOW_MNGR_XOFF_THR_REG,
   HWD_DF_RX_SELF_RST_REG,
   HWD_DF_RMON_TX_BUCKET_END_REG,
   HWD_DF_MC_PBMX_V6_REG,
   HWD_DF_PPP_IPI1_PRIORITY3_XOFF_COUNTER_REG,
   HWD_DF_GRXFCSERRGTJUMBOPKT_REG,
   HWD_DF_MC_PCIE_MGT_IF_CTL_REG,
   HWD_DF_PPP_VFIFO18_TO_PM_PORT_REG,
   HWD_DF_PM_IPI_3_PKT_DISCARD_THR_REG,
   HWD_DF_BIU_SRIOV_PF_BME_REG,
   HWD_DF_PPP_VFIFO3_TO_PM_PORT_REG,
   HWD_DF_OSC_CONTROL_REG,
   HWD_DF_PC_MSI_DAT_REG,
   HWD_DF_PPP_IPI3_PRIORITY3_XOFF_COUNTER_REG,
   HWD_DF_MC_RSTVEC_MC_REG,
   HWD_DF_EV_USR_DRV_REG,
   HWD_DF_NP_TX_TS_FIFO_STATUS,
   HWD_DF_GMF_CFG0_REG,
   HWD_DF_PPP_VFIFO5_XOFF_COUNTER_REG,
   HWD_DF_MC_SPI_RXTX_1_REG,
   HWD_DF_MC_TREG_STATUS_REG,
   HWD_DF_KXAN_ABILITY_2_REG,
   HWD_DF_PHY_CONTROL_REG,
   HWD_DF_XAUI_SD_TX_EMP_POST_REG,
   HWD_DF_EE_SPI_HCMD_REG,
   HWD_DF_TX_PUSH_DROP_REG,
   HWD_DF_MC_INT_VEC_BASE,
   HWD_DF_GM_IPG_REG,
   HWD_DF_PCIE_PCS_CTL_STAT_REG,
   HWD_DF_PC_CAP_PTR_REG,
   HWD_DF_PD_TX_WHASH_CONFIG_REG,
   HWD_DF_BIUSB_PBMX_V8_REG,
   HWD_DF_GMF_CFG3_REG,
   HWD_DF_PPP_VFIFO8_XOFF_COUNTER_REG,
   HWD_DF_PC_DEBUG1_REG,
   HWD_DF_RMON_CNTR_MSG1_REG,
   HWD_DF_RX_FLUSH_DESCQ_REG,
   HWD_DF_XAUI_SD_LOOPBACK_REG,
   HWD_DF_MD_STAT_REG,
   HWD_DF_MC_TREG_DBL_TBL,
   HWD_DF_MC_NCSI_BYPASS_OFF_CMD_REG,
   HWD_DF_TX_SRC_MAC_CTL_REG,
   HWD_DF_PCIE_SD_TX_EMP_POST_HALF_REG,
   HWD_DF_PC_LANE23_EQU_CONTROL_REG,
   HWD_DF_GTXGOODOCT_LO_REG,
   HWD_DF_GMF_CFG5_REG,
   HWD_DF_XGBR_SEED_2_LO_REG,
   HWD_DF_SYSSERV_PBMX_V3_REG,
   HWD_DF_GLB_CTL_REG,
   HWD_DF_PC_SRIOV_INITIALVFS_REG,
   HWD_DF_PPP_VFIFO29_XOFF_COUNTER_REG,
   HWD_DF_PC_MSIX_CTL_REG,
   HWD_DF_GM_CFG1_REG,
   HWD_DF_PBMX_DBG_IADDR_REG,
   HWD_DF_XGBR_PATERR_CNT_REG,
   HWD_DF_PC_BIST_REG,
   HWD_DF_XGRXINTERNALMACERROR_REG,
   HWD_DF_MC_GPIO_STATUS2_BPX_REG,
   HWD_DF_PC_GEN2_REG,
   HWD_DF_MC_DMA_PKT_DROP_BUF_FULL_CNTR,
   HWD_DF_XGBR_ERRBLK_CNT_REG,
   HWD_DF_PC_LANE67_EQU_CONTROL_REG,
   HWD_DF_MC_GPIO_STATUS0_NP_REG,
   HWD_DF_BIUSB_CAP_REG,
   HWD_DF_MC_FLTR_VLAN_CRC_INIT,
   HWD_DF_EVQ_CNT2_REG,
   HWD_DF_PPP_IPI3_PRIORITY7_XOFF_COUNTER_REG,
   HWD_DF_MC_PCIE_TLP_RESP_DATA1_REG,
   HWD_DF_PLL4_CONTROL_1_REG,
   HWD_DF_GTXPAUSEPKT_REG,
   HWD_DF_PM_IPI_2_BP_THR_REG,
   HWD_DF_RMON_MC_QID_TBL,
   HWD_DF_PC_LNK_CAP2_REG,
   HWD_DF_PC_OTHER_MSG_REG,
   HWD_DF_PC_CACHE_LSIZE_REG,
   HWD_DF_BIU_SRIOV_VF_FLR_REG,
   HWD_DF_MC_GPIO_IN_IOPAD_REG,
   HWD_DF_PPP_VFIFO16_XOFF_COUNTER_REG,
   HWD_DF_MC_GPIO_STATUS_PCIE_PHY_REG,
   HWD_DF_ACK_LAT_TIMER_REPLAY_TMR_REG,
   HWD_DF_MC_DMA_INDR_BUF_ACC_REG,
   HWD_DF_MD_CS_REG,
   HWD_DF_MC_DMA_TX_CMQ,
   HWD_DF_BIU_DSCLD_TAG_REG,
   HWD_DF_SRM_TX_DC_CFG_REG,
   HWD_DF_PD_RX_SL_IMEM_TBL,
   HWD_DF_MC_LED_FREQ_REG,
   HWD_DF_TIMER_COMMAND_REG,
   HWD_DF_INT_VI2VF_TBL,
   HWD_DF_GTXGOODOCT_HI_REG,
   HWD_DF_MC_ECC_ERR_THRESH_REG,
   HWD_DF_PC_LNK_CTL2_REG,
   HWD_DF_CPCIE_SERDES_SPARE_INPUTS_REG,
   HWD_DF_XGRXPKTS128TO255OCTETS_REG,
   HWD_DF_XGTXCONTROLPKTS_REG,
   HWD_DF_PPP_VFIFO11_XOFF_COUNTER_REG,
   HWD_DF_FATAL_INTR_REG_KER,
   HWD_DF_BIU_TRGT_PFVF2VI_TBL,
   HWD_DF_PM_IPI_3_BP_THR_REG,
   HWD_DF_GTXBADPKT_REG,
   HWD_DF_XFI_SD_CTRL9_REG,
   HWD_DF_MC_PCIE_TLP_REQ_HDR_CTL_REG,
   HWD_DF_MC_GPIO_CONF_PCIE0_REG,
   HWD_DF_CPCIE_SERDES_SPARE_OUTPUTS_REG,
   HWD_DF_PC_SLOT_CTL_REG,
   HWD_DF_BIUSB_PBMX_V7_REG,
   HWD_DF_CCOM_SPARE_OUTPUTS_REG,
   HWD_DF_MC_DMA_RX_EVQ_CHECKSUM,
   HWD_DF_PORT0_MACSEC_REG,
   HWD_DF_EVQ_RPTR_REG,
   HWD_DF_PCIE_SD_TX_EMP_POST_GEN2_3P5_REG,
   HWD_DF_PORT1_TX_VFIFO_EMPTY_MASK_REG,
   HWD_DF_XFI_SD_CTRL2_REG,
   HWD_DF_MC_GLB_CLKEN1_REG,
   HWD_DF_MC_GPIO_IN_PCIE1_REG,
   HWD_DF_GTXEXCOLPKT_REG,
   HWD_DF_PPP_IPI4_PRIORITY5_XOFF_COUNTER_REG,
   HWD_DF_MC_DMA_TX_CMD_PRIO_REG,
   HWD_DF_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_1_TBL,
   HWD_DF_XGRXOCTETS_LO_REG,
   HWD_DF_XGRXPKTSOK_REG,
   HWD_DF_INT_ADR_REG_KER,
   HWD_DF_XFI_SD_CTRL15_REG,
   HWD_DF_MC_GPIO_STATUS_IOPAD_REG,
   HWD_DF_GM_ADR2_REG,
   HWD_DF_XGRMONCTRL_REG,
   HWD_DF_XX_SD_CTL_REG,
   HWD_DF_EV_MERGE_TBL,
   HWD_DF_PPP_VFIFO17_XOFF_COUNTER_REG,
   HWD_DF_TX_COMPLETIONS_CREDITS_STATUS_REG,
   HWD_DF_PM_IPI_0_PRIO2VFIFO_TBL,
   HWD_DF_MC_PCIE_DBI_CTL_REG,
   HWD_DF_MC_GPIO_CONF_XGMII_REG,
   HWD_DF_GTXGOODBADOCT_HI_REG,
   HWD_DF_CPCIE1_SERDES_CONTROL2_REG,
   HWD_DF_MC_IREG_WR32_F1_ADDR_REG,
   HWD_DF_PCORE_CAP_REG,
   HWD_DF_MC_FLTR_VLAN_EXP_1918,
   HWD_DF_PC_AER_UNCORR_ERR_STAT_REG,
   HWD_DF_MC_PCIE_TLP_RESP_DATA2_REG,
   HWD_DF_PPP_IPI2_PRIORITY4_XOFF_COUNTER_REG,
   HWD_DF_XFI_SD_CTRL3_REG,
   HWD_DF_BIU_VI2PIO_MAP_TBL,
   HWD_DF_MAC_STAT_DMA_HI_REG,
   HWD_DF_XGTXPKTS1519TOMAXOCTETS_REG,
   HWD_DF_CPCIE2_SERDES_CONTROL2_REG,
   HWD_DF_MC_IO_TESTMODE_STS,
   HWD_DF_MC_IREG_RD32_F0_ADDR_REG,
   HWD_DF_EVQ_CNT1_REG,
   HWD_DF_PPP_VFIFO30_TO_PM_PORT_REG,
   HWD_DF_GTXDEFPKT_REG,
   HWD_DF_EVQ_PTR_TBL,
   HWD_DF_CBIASF_CONTROL_REG,
   HWD_DF_MC_GLB_CLKEN0_REG,
   HWD_DF_BIUSB_PBMX_V5_REG,
   HWD_DF_RMON_FIFO_NON_EMPTY_ALRT_REG,
   HWD_DF_MC_GPIO_CONF_DPCPU_GPIO_REG,
   HWD_DF_RMON_TX_QID_TBL,
   HWD_DF_BIUSB_PBMX_V0_REG,
   HWD_DF_RMON_CNTR64_HI_REG,
   HWD_DF_INI_VI2VF_TBL,
   HWD_DF_XGTXMULTICASTPKTS_REG,
   HWD_DF_TX_CHKSM_CFG_REG,
   HWD_DF_PC_LNK_CAP_REG,
   HWD_DF_MC_ERR_CTRL_REG,
   HWD_DF_XGRXOCTETSOK_LO_REG,
   HWD_DF_GTX128TO255PKT_REG,
   HWD_DF_PC_XNPFCC_STAT_REG,
   HWD_DF_XGRXPKTS512TO1023OCTETS_REG,
   HWD_DF_MC_PERR_REG,
   HWD_DF_RX_NODESC_DROP_REG,
   HWD_DF_RMON_MC_CNTR_CONFIG_TBL,
   HWD_DF_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_0_TBL,
   HWD_DF_PLL4_TEST_CONTROL_REG,
   HWD_DF_MC_SPI_DIVIDER_REG,
   HWD_DF_MC_GLB_CLKCFG_REG,
   HWD_DF_XGTXPKTS512TO1023OCTETS_REG,
   HWD_DF_PPP_VFIFO14_TO_PM_PORT_REG,
   HWD_DF_PPP_IPI1_PRIORITY7_XOFF_COUNTER_REG,
   HWD_DF_SMC_LS_MODE_REG,
   HWD_DF_PCIE_SD_TX_DRV_LVL_6P0_REG,
   HWD_DF_PM_IPI_0_BP_CTRL_REG,
   HWD_DF_EV_TX0_BATCH_TIMER_REG,
   HWD_DF_GTXSGLCOLPKT_REG,
   HWD_DF_XGBR_SEED_1_LO_REG,
   HWD_DF_PC_BAR2_HI_REG,
   HWD_DF_PCIE_CORE_BUILD_REG,
   HWD_DF_BIU_TXPM_MEM,
   HWD_DF_BIU_INI_VI2FUNC_TBL,
   HWD_DF_MC_RSTVEC_MC_MST_REG,
   HWD_DF_BIU_CBUF_CTRL_REG,
   HWD_DF_XM_ADR_LO_REG,
   HWD_DF_MC_NCSI_BYPASS_ON_CMD_REG,
   HWD_DF_PPP_VFIFO13_XOFF_COUNTER_REG,
   HWD_DF_GTXLATECOL_REG,
   HWD_DF_MC_MIPS_PC_REG,
   HWD_DF_MC_VF_PME_EN_REG6,
   HWD_DF_MC_VF_PME_EN_REG7,
   HWD_DF_MC_VF_PME_EN_REG4,
   HWD_DF_MC_VF_PME_EN_REG5,
   HWD_DF_MC_VF_PME_EN_REG2,
   HWD_DF_MC_VF_PME_EN_REG3,
   HWD_DF_MC_VF_PME_EN_REG0,
   HWD_DF_MC_VF_PME_EN_REG1,
   HWD_DF_SMC_DSCR_CACHE_REG,
   HWD_DF_LUE_CONFIG_REG,
   HWD_DF_XGBR_CTRL_STAT_REG,
   HWD_DF_IOM_IND_ADR_REG,
   HWD_DF_NWKENG_PBMX_V4_REG,
   HWD_DF_PPP_VFIFO13_TO_PM_PORT_REG,
   HWD_DF_TX_NPOSTED_CREDITS_STATUS_REG,
   HWD_DF_PD_TX_SL_DICPU_VCTR_TBL0,
   HWD_DF_PD_TX_SL_DICPU_VCTR_TBL1,
   HWD_DF_RMON_FIFO_SIZE_REG,
   HWD_DF_PM_IPI_0_PKT_DISCARD_THR_REG,
   HWD_DF_PC_ARI_CAP_REG,
   HWD_DF_PM_IPI_2_BP_CTRL_REG,
   HWD_DF_MC_GPIO_OE_DPCPU_GPIO_REG,
   HWD_DF_MC_GPIO_STATUS_PCIE1_REG,
   HWD_DF_MC_VF_XMT_PM_REG3,
   HWD_DF_MC_VF_XMT_PM_REG2,
   HWD_DF_MC_VF_XMT_PM_REG1,
   HWD_DF_MC_VF_XMT_PM_REG0,
   HWD_DF_MC_VF_XMT_PM_REG7,
   HWD_DF_MC_VF_XMT_PM_REG6,
   HWD_DF_MC_VF_XMT_PM_REG5,
   HWD_DF_MC_VF_XMT_PM_REG4,
   HWD_DF_GRXMCASTPKT_REG,
   HWD_DF_PC_LTR_MAX_SNOOP_REG,
   HWD_DF_GEN2_CONTROL_REG,
   HWD_DF_PC_Q_STAT_REG,
   HWD_DF_MC_PCIE_TLP_REQ_DATA2_REG,
   HWD_DF_CPCIE2_SERDES_STATUS_REG,
   HWD_DF_PC_BAR1_REG,
   HWD_DF_PORT1_IPSEC_CONFIG_REG,
   HWD_DF_GRXFALSECRS_REG,
   HWD_DF_XGTXPKTS64OCTETS_REG,
   HWD_DF_TIMER_TBL,
   HWD_DF_XAUI_SD_CDR_TEST_REG,
   HWD_DF_XX_PRBS_ERR_REG,
   HWD_DF_GTX64PKT_REG,
   HWD_DF_GRX65TO127PKT_REG,
   HWD_DF_SGMII_AN_EXP_REG,
   HWD_DF_SRM_DBG_REG,
   HWD_DF_MC_TMR_REG,
   HWD_DF_EE_VPD_SW_CNTL_REG,
   HWD_DF_PPP_VFIFO22_XOFF_COUNTER_REG,
   HWD_DF_RMON_RX_CNTR_CONFIG_TBL,
   HWD_DF_MC_GPIO_CONF_XFP_REG,
   HWD_DF_MC_RSTVEC_MST_SYSSERV_REG,
   HWD_DF_PPP_VFIFO7_TO_PM_PORT_REG,
   HWD_DF_SGMII_AN_LINK_TIMER_LO_REG,
   HWD_DF_TX_IPFIL_TBL,
   HWD_DF_MC_IO_TESTMODE_CFG,
   HWD_DF_MC_PCIE_VMI_HDR_CTL0_REG,
   HWD_DF_PBMX_DBG_IDATA_REG,
   HWD_DF_PC_REV_ID_REG,
   HWD_DF_XGRXPKTS_REG,
   HWD_DF_XGRXMULTICASTPKTS_REG,
   HWD_DF_GMF_CFG1_REG,
   HWD_DF_PPP_VFIFO18_XOFF_COUNTER_REG,
   HWD_DF_MC_UART_INTR_ENBL_REG,
   HWD_DF_PCIE_SD_L3_TEST_REG,
   HWD_DF_MC_PBMX_V2_REG,
   HWD_DF_PD_TX_DICPU_IMEM_TBL,
   HWD_DF_GRX64PKT_REG,
   HWD_DF_MC_PCIE_DBI_ADDR_REG,
   HWD_DF_PTP_CONTROL_REG,
   HWD_DF_XGTXPKTS65TO127OCTETS_REG,
   HWD_DF_PPP_VFIFO27_TO_PM_PORT_REG,
   HWD_DF_SGMII_IF_CONFIG_REG,
   HWD_DF_MC_WKUP_TMR0_REG,
   HWD_DF_PORT_FORCE_LINK_REG,
   HWD_DF_MC_GPIO_CONF_FLR_REG,
   HWD_DF_GRXPAUSEPKT_REG,
   HWD_DF_MC_GPIO_CONF_IOPAD_REG,
   HWD_DF_MC_RSTVEC_NWKRTER_MST_REG,
   HWD_DF_PPP_VFIFO0_TO_PM_PORT_REG,
   HWD_DF_PTP_TSNAP_L_REG,
   HWD_DF_PC_VC0_C_RQ_CTL_REG,
   HWD_DF_PC_DEVSN_DWORD0_REG,
   HWD_DF_MC_IODS_REG,
   HWD_DF_MC_UART_LINE_CTL_REG,
   HWD_DF_XFI_SD_CTRL17_REG,
   HWD_DF_PPP_IPI1_PRIORITY6_XOFF_COUNTER_REG,
   HWD_DF_BIU_PBMX_IDATA_REG,
   HWD_DF_GTXMACSRCERRPKT_REG,
   HWD_DF_MC_PCIE_TLP_REQ_HDR_ADDR1_REG,
   HWD_DF_PC_PM_CS_REG,
   HWD_DF_TX_VLAN_REG,
   HWD_DF_PPP_VFIFO21_TO_PM_PORT_REG,
   HWD_DF_MC_WKUP_TMR1_DIS_REG,
   HWD_DF_GTX1024TO15XXPKT_REG,
   HWD_DF_MC_RSTVEC_NWKENG_REG,
   HWD_DF_MC_ROM,
   HWD_DF_MC_PBMX_V0_REG,
   HWD_DF_NWKENG_PBMX_V3_REG,
   HWD_DF_MC_GPIO_OUT_PCIEC_CTL_REG,
   HWD_DF_MC_PAR_ERR_FORCE_REG,
   HWD_DF_PCIE_SD_TX_DRV_SWING_SET_REG,
   HWD_DF_PORT1_RX_VFIFO_EMPTY_MASK_REG,
   HWD_DF_BIU_FPE_REG,
   HWD_DF_MC_PBMX_V3_REG,
   HWD_DF_PC_SRIOV_FN_DPND_LNK_REG,
   HWD_DF_MC_IREG_RD32_ADDR_REG,
   HWD_DF_PPP_VFIFO12_TO_PM_PORT_REG,
   HWD_DF_GRXBADOCT_LO_REG,
   HWD_DF_BIU_PERR_REG,
   HWD_DF_PC_MST_LAT_REG,
   HWD_DF_NWKENG_PBMX_V1_REG,
   HWD_DF_XFI_SD_CTRL4_REG,
   HWD_DF_MC_PCIE_VMI_HDR_CTL1_REG,
   HWD_DF_PPP_PAUSE_MODE_PORT1_REG,
   HWD_DF_TX_SRC_MAC_TBL,
   HWD_DF_TB_MSIX_PBA_TABLE,
   HWD_DF_MC_RSTVEC_MST_NWKENG_REG,
   HWD_DF_BIU_TXPM_BUF_TBL0,
   HWD_DF_BIU_TXPM_BUF_TBL1,
   HWD_DF_DRIVER_REG,
   HWD_DF_MC_GPIO_STATUS_DPCPU_GPIO_REG,
   HWD_DF_XFI_SD_CTRL1_REG,
   HWD_DF_GEN_MODE_REG,
   HWD_DF_PC_SS_VEND_ID_REG,
   HWD_DF_EV_DRV_REG,
   HWD_DF_GMF_CFG2_REG,
   HWD_DF_EV_TX0_MERGE_COMMAND_REG,
   HWD_DF_PCIE_SD_L7_TEST_REG,
   HWD_DF_XGTXOCTETS_LO_REG,
   HWD_DF_GTXGOODBADOCT_LO_REG,
   HWD_DF_PC_VC0_P_RQ_CTL_REG,
   HWD_DF_MC_PCIE_PF_PM_PME_REG,
   HWD_DF_SB_KRSD_CSR_TBL,
   HWD_DF_USR_EV_CFG,
   HWD_DF_PD_RX_DICPU_TPZ_HASH_KEY_TBL,
   HWD_DF_PC_SRIOV_DEVID_REG,
   HWD_DF_XGRXLENGTHERROR_REG,
   HWD_DF_ALTERA_BUILD_REG,
   HWD_DF_PPP_IPI0_PRIORITY5_XOFF_COUNTER_REG,
   HWD_DF_PC_SYM_TMR_REG,
   HWD_DF_PC_AER_CORR_ERR_STAT_REG,
   HWD_DF_PPP_IPI3_PRIORITY0_XOFF_COUNTER_REG,
   HWD_DF_PM_VFIFO_INGR_STATE_TBL,
   HWD_DF_PD_RX_HR_LUT_CFG_TBL,
   HWD_DF_PPP_VFIFO15_XOFF_COUNTER_REG,
   HWD_DF_PCIE_SD_BIST_ERR_CNT_REG,
   HWD_DF_EV_RPTR_TBL,
   HWD_DF_TX_DESC_UPD_REG,
   HWD_DF_PM_FC_CONF_PER_PRIORITY_FOR_IPI_4_TBL,
   HWD_DF_PPP_IPI0_PRIORITY2_XOFF_COUNTER_REG,
   HWD_DF_MD_RXD_REG,
   HWD_DF_RX_INDIRECTION_TBL,
   HWD_DF_BIU_TRGT_CTL_REG,
   HWD_DF_MC_GPIO_STATUS0_BPX_REG,
   HWD_DF_XAUI_SD_TX_DRV_LVL_REG,
   HWD_DF_PPP_VFIFO1_XOFF_COUNTER_REG,
   HWD_DF_PCIE_SD_L1_TEST_REG,
   HWD_DF_SGMII_STAT_REG,
   HWD_DF_MC_GPIO_CONF_CALIP_IP_REG,
   HWD_DF_MC_I2C_CLKDIV_REG,
   HWD_DF_MC_DMA_BUF_STATUS_REG,
   HWD_DF_PPP_VFIFO6_TO_PM_PORT_REG,
   HWD_DF_MC_NCSI_TOKEN_TMOUT_TMR_REG,
   HWD_DF_MAC_STAT_DMA_LO_REG,
   HWD_DF_PC_DEV_STAT_REG,
   HWD_DF_MC_WKUP_TMR1_REG,
   HWD_DF_MC_PM_CURRENT_STATE_REG,
   HWD_DF_MSIX_PBA_TABLE,
   HWD_DF_XFI_SD_CTRL18_REG,
   HWD_DF_EV_PBMX_SNAPSHOT,
   HWD_DF_DL_MSG_BASE_REQ,
   HWD_DF_FF_UMSG_CPU2TXDP_EGR_SOFT,
   HWD_DF_MC_CMD_MEMCPY_RECORD_TYPEDEF,
   HWD_DF_MCDI_EVENT,
   HWD_DF_TX_PACER_BKT_TBL_WR_REQ,
   HWD_DF_EVENT_ENTRY,
   HWD_DF_FF_UMSG_CPU2EV_SOFT,
   HWD_DF_LUE_MC_DIRECT_RESPONSE_MSG,
   HWD_DF_MC_CMD_DBIRDOP_TYPEDEF,
   HWD_DF_TX_PACER_BKT_TBL_D_R_RSP,
   HWD_DF_LUE_MC_DIRECT_REQUEST_MSG,
   HWD_DF_TX_U_QSTATE_TBL0_ENTRY,
   HWD_DF_FF_UMSG_TXDP_DMA2CPU_SOFT,
   HWD_DF_MC_XGMAC_FLTR_RULE_DEF,
   HWD_DF_DL_MSG_DSCR_FETCH_RESP,
   HWD_DF_LUE_MSG_DIRECT_REQ,
   HWD_DF_LUE_MSG_BASE_RESP,
   HWD_DF_FF_UMSG_CPU2TXDP_EGR,
   HWD_DF_fltr_info_wrd_mc_pdma,
   HWD_DF_FF_UMSG_CPU2SMC_DESCOP,
   HWD_DF_FF_UMSG_PACER_BKT_TBL_WR_REQ,
   HWD_DF_TX_EVENT,
   HWD_DF_SMC_MSG_DSCR_WR_REQ,
   HWD_DF_FF_UMSG_PACER_TXQ_TBL_RD_RSP,
   HWD_DF_DRIVER_EV,
   HWD_DF_SMC_MSG_RESP,
   HWD_DF_LUE_UMSG_LU2DI_RXLU_MULTI_RECORD_RESP,
   HWD_DF_TX_PIO_DESC,
   HWD_DF_FF_UMSG_CPU2TXDP_DMA_BUFREQ,
   HWD_DF_FF_UMSG_SMC2CPU_DESCRD,
   HWD_DF_GLOBAL_EV,
   HWD_DF_QUEUE_CRC_MODE,
   HWD_DF_DL_MSG_GP_RD_REQ,
   HWD_DF_TX_PACER_TXQ_TBL_RD_RSP,
   HWD_DF_LUE_UMSG_LU2DI_RXLU_SINGLE_MATCH_RESP,
   HWD_DF_SMC_MSG_BUFTBL_LOOKUP_REQ,
   HWD_DF_TX_PACER_TXQ_TBL_WR_REQ,
   HWD_DF_MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF,
   HWD_DF_RX_KER_DESC,
   HWD_DF_SMC_MSG_DSCR_RD_RESP,
   HWD_DF_LUE_MSG_DIRECT_RESP,
   HWD_DF_LUE_MSG_BASE_REQ,
   HWD_DF_FF_UMSG_CPU2RXDP_INGR_PDISP,
   HWD_DF_LUE_MC_MATCH_RESPONSE_MSG,
   HWD_DF_LUE_DB_MATCH_ENTRY,
   HWD_DF_TXDP_MSG_PKT_DISP,
   HWD_DF_SMC_MSG_RD_RESP,
   HWD_DF_MC_EVENT,
   HWD_DF_fltr_info_wrd_txdi_to_txdp,
   HWD_DF_FF_UMSG_CPU2SMC_GPOP,
   HWD_DF_RX_U_QSTATE_TBL0_ENTRY,
   HWD_DF_fltr_info_wrd_rxdi_to_rxdp,
   HWD_DF_LUE_MC_MATCH_REQUEST_MSG,
   HWD_DF_TX_U_QSTATE_TBL1_ENTRY,
   HWD_DF_FF_UMSG_RXDP_INGR2CPU,
   HWD_DF_LUE_MSG_MATCH_RESP,
   HWD_DF_TX_USER_DESC,
   HWD_DF_FF_UMSG_VICTL2CPU,
   HWD_DF_DL_MSG_GP_RD_RESP,
   HWD_DF_FF_UMSG_CPU2RXDP_INGR_SOFT,
   HWD_DF_TXDP_MSG_PKT_ABORT,
   HWD_DF_SMC_GEN_STORAGE_ENTRY,
   HWD_DF_TX_PACER_TXQ_TBL_RD_REQ,
   HWD_DF_LUE_MSG_GP_RD_RESP,
   HWD_DF_MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF,
   HWD_DF_TX_PACER_BASE_MSG,
   HWD_DF_SMC_BUFTBL_TRANSL_ENTRY,
   HWD_DF_TX_U_QSTATE_TBL2_ENTRY,
   HWD_DF_RXDP_MSG_DISP_REQ,
   HWD_DF_SGMII_DEV_PTNR_ABILITY_SGMII_MD,
   HWD_DF_TX_PACER_BKT_TBL_RD_RSP,
   HWD_DF_LUE_UMSG_LU2DI_HASH_RESP,
   HWD_DF_FF_UMSG_DL2CPU_DESC_FETCH,
   HWD_DF_b2t_cpl_rsp,
   HWD_DF_FF_UMSG_TXDP_EGR2CPU_SOFT,
   HWD_DF_RX_USER_DESC,
   HWD_DF_fltr_info_wrd_tx_to_mac,
   HWD_DF_FF_UMSG_CPU2TXDP_DMA_PKTABORT,
   HWD_DF_FF_UMSG_SMC2CPU_BUFLKUP,
   HWD_DF_FF_UMSG_PE,
   HWD_DF_RXDP_MSG_SOFT,
   HWD_DF_fltr_info_wrd_mac_to_rx,
   HWD_DF_TXDP_MSG_BUF_RD_REQ,
   HWD_DF_FF_UMSG_CPU2DL_GPRD,
   HWD_DF_LUE_MC_GP_RD_REQUEST_MSG,
   HWD_DF_MC_CMD_DBIWROP_TYPEDEF,
   HWD_DF_LUE_MSG_GP_WR_REQ,
   HWD_DF_DL_MSG_BASE_RESP,
   HWD_DF_LUE_UMSG_LU2DI_RXLU_MULTI_MATCH_RESP,
   HWD_DF_RX_U_QSTATE_TBL1_ENTRY,
   HWD_DF_TXDP_MSG_PKT_RDY,
   HWD_DF_FF_UMSG_CPU2RXDP_INGR_BUFOP,
   HWD_DF_DL_MSG_DSCR_PUSH_REQ,
   HWD_DF_LUE_MSG_GP_RD_REQ,
   HWD_DF_FF_UMSG_CPU2EV_TXCMPLT,
   HWD_DF_FF_UMSG_DL2CPU_GPRD,
   HWD_DF_txpm2ini_cpl_rsp,
   HWD_DF_SGMII_DEV_PTNR_ABILITY_1000BX_MD,
   HWD_DF_USER_EV,
   HWD_DF_SMC_MSG_DSCR_RD_REQ,
   HWD_DF_FF_UMSG_DPCPU_PACER_TXQ_D_R_I_REQ,
   HWD_DF_SMC_MSG_BUFTBL_LOOKUP_RESP,
   HWD_DF_FF_UMSG_TXDP_DMA2CPU_PKTRDY,
   HWD_DF_fltr_info_wrd_txdp_to_txdi,
   HWD_DF_TX_KER_DESC,
   HWD_DF_SMC_BUFTBL_CNTRL_ENTRY,
   HWD_DF_TX_EV,
   HWD_DF_SMC_MSG_WR_REQ,
   HWD_DF_TXDP_MSG_SOFT,
   HWD_DF_SMC_MSG_DSCR_WR_RESP,
   HWD_DF_TXDP_MSG_BASE_ITEM,
   HWD_DF_FF_UMSG_RXDP_EGR2CPU_SOFT,
   HWD_DF_DL_MSG_DSCR_FETCH_REQ,
   HWD_DF_TX_OPTION_DESC,
   HWD_DF_TX_PACER_BKT_D_R_REQ,
   HWD_DF_FF_UMSG_SMC2CPU_GPRD,
   HWD_DF_LUE_RCPNTR_TYPE,
   HWD_DF_SMC_MSG_BASE_REQ,
   HWD_DF_FF_UMSG_PACER_BKT_TBL_RD_REQ,
   HWD_DF_FF_UMSG_CPU2TXDP_DMA_SOFT,
   HWD_DF_FF_UMSG_PACER_TXQ_TBL_WR_REQ,
   HWD_DF_EVB_PORT_ID,
   HWD_DF_RX_EV,
   HWD_DF_TX_PACER_BKT_TBL_RD_REQ,
   HWD_DF_RX_EVENT,
   HWD_DF_TX_PACER_TXQ_D_R_I_REQ,
   HWD_DF_LEGACY_INT_VEC,
   HWD_DF_SMC_MSG_RD_REQ,
   HWD_DF_SMC_MSG_WR_RESP,
   HWD_DF_LUE_MC_GP_RD_RESPONSE_MSG,
   HWD_DF_FF_UMSG_PACER_BKT_TBL_RD_RSP,
   HWD_DF_LUE_MC_GP_WR_REQUEST_MSG,
   HWD_DF_RXDP_MSG_PKT_DISP,
   HWD_DF_LUE_UMSG_LU2DI_TXLU_MATCH_RESP,
   HWD_DF_LUE_DB_NONMATCH_ENTRY,
   HWD_DF_FF_UMSG_CPU2DL_DESC_PUSH,
   HWD_DF_FF_UMSG_PACER_TXQ_TBL_RD_REQ,
   HWD_DF_LUE_MSG_MATCH_REQ,
   HWD_DF_fltr_info_wrd_rxdp_to_host,
   HWD_DF_FF_UMSG_CPU2SMC_BUFLKUP,
   HWD_DF_SMC_DSCR_CACHE_ENTRY,
   HWD_DF_FF_UMSG_CPU2DL_DESC_FETCH,
   HWD_DF_LASTP1
} hwd_def_e;


extern hwd_deffieldobj_t hwd_deffieldobj[];
extern hwd_defobj_t hwd_defobjs[];
extern const char* hwd_block_descs[];

#endif

