<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>G:\X\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Procesador1_preroute.twx Procesador1_map.ncd -o
Procesador1_preroute.twr Procesador1.pcf

</twCmdLine><twDesign>Procesador1_map.ncd</twDesign><twDesignPath>Procesador1_map.ncd</twDesignPath><twPCF>Procesador1.pcf</twPCF><twPcfPath>Procesador1.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2698 - No timing constraints found, doing default enumeration.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twDataSheet anchorID="7" twNameLen="18"><twClk2OutList anchorID="8" twDestWidth="18" twPhaseWidth="8"><twSrc>clk</twSrc><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.268" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "5.613" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.504" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.781" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.539" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "5.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.492" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "5.354" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.450" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "4.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.918" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "5.710" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.038" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "4.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.109" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "5.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.894" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "4.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.950" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "4.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.372" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "5.396" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.085" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.297" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.030" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "5.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "4.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "5.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.561" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "4.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "4.781" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "5.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "4.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "5.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="9" twDestWidth="18" twPhaseWidth="60"><twSrc>rst</twSrc><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "8.831" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.176" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.695" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.248" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.970" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.092" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.878" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.349" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.027" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.415" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.018" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.363" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.930" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.046" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.616" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.147" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.817" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.216" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.888" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.390" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.992" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.782" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.094" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.531" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.067" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.824" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.123" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.639" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "9.203" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.640" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "8.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.121" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.931" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.318" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.206" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.165" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.114" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.455" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.263" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.461" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.254" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.315" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.166" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "8.986" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.852" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.296" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.053" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.242" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.124" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.240" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.228" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.247" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.018" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "8.800" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.767" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.101" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.060" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.136" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.875" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "9.021" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.876" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "8.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.797" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.511" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.144" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.574" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.419" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.466" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.327" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.583" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.476" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.544" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.467" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.598" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.379" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.161" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.065" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.320" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.266" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.465" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.337" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.488" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.441" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.436" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.231" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.189" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.980" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.271" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.273" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.305" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.088" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "9.201" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.089" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "8.580" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.920" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.219" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.195" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.199" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.103" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.225" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.252" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.302" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.243" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.240" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.155" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.122" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.841" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.356" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.042" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.287" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.113" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.378" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.217" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.410" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.007" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.055" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.756" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.132" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.049" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "9.062" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.864" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "8.970" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.865" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.176" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.034" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.392" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.309" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.402" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.217" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.510" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.366" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.563" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.357" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.527" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.269" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.154" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.955" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.306" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.156" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.158" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.227" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.408" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.331" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.296" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.121" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.077" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.870" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.280" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.163" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.189" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.005" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "9.317" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.979" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "8.615" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.687" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "8.474" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "8.947" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.167" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.153" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.442" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.154" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.350" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.473" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.499" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.276" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.490" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.403" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.402" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "8.884" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.088" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.138" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.289" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.106" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.360" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.464" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.126" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.254" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.179" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.003" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.230" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.296" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.285" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.138" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "9.203" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.112" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "8.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.631" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.252" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.038" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.495" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.330" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.195" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.161" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.436" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.310" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.451" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.301" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.466" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.213" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.157" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.899" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.411" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.175" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.386" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.171" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.334" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.275" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.387" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.108" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.034" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.860" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.185" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.107" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.239" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.977" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "9.176" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.003" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.164" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.158" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.366" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.450" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.302" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.289" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.454" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.438" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.474" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.429" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.441" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.341" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.126" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.027" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.080" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.295" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.367" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.299" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.266" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.403" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.400" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.228" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.134" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.980" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.241" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.235" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.197" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.097" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "9.076" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.123" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "8.665" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.759" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.358" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.299" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.479" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.591" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.186" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.402" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.297" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.533" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.270" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.504" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.435" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.416" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "8.951" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.102" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.001" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.436" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.164" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.374" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.523" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.478" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.088" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.369" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.171" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.121" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.238" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.310" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.276" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.238" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "9.277" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.264" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "8.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "8.336" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.221" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.235" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.387" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.527" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.127" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.338" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.328" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.469" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.225" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.440" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.246" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.352" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "8.942" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.038" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.065" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.372" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.129" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.310" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.395" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.414" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.203" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.305" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "8.807" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.057" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.005" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.246" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.021" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.174" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "9.010" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.200" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "8.870" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.290" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.180" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.582" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "8.954" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.421" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.221" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.524" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.217" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.495" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.110" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.407" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "8.820" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.093" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.032" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.427" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.019" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.365" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.226" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.572" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "8.985" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.372" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.025" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.112" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.062" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.301" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "9.113" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.229" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "8.796" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.255" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "8.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.001" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.251" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.148" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.543" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.029" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.374" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.254" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.485" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.107" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.456" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.270" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.368" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.780" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.054" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.847" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.388" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.886" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.326" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "8.261" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.525" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.938" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.325" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.806" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.073" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.913" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.262" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.849" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.190" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.691" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.216" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "7.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.286" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.371" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.460" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.663" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.450" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.560" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.577" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.644" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.651" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.576" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.639" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.488" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.122" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.174" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.273" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.508" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.374" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.446" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.465" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.711" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.386" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.511" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.218" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.193" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.456" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.382" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.333" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.310" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "9.262" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.336" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "8.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.906" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.167" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.442" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.353" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.734" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.103" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.631" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.215" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.715" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.372" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.647" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.253" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.559" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "7.830" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.245" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.098" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.579" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.173" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.517" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.353" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.782" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.094" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.582" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "7.918" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.264" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.116" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.453" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.151" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.381" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "8.039" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.407" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "7.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.904" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.227" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.184" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.519" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.998" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.416" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.104" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.500" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.143" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.432" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.246" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.344" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.787" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.030" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.069" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.364" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.144" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.302" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.109" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.567" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.157" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.367" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.909" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.049" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.999" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.238" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "9.043" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.166" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.929" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.192" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "8.588" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.027" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.162" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.080" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.454" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.100" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.351" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.116" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.435" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.193" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.367" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.149" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.279" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "8.882" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.965" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "8.959" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.299" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.038" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.237" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.209" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.050" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.302" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "8.869" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.984" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "8.958" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.173" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "8.974" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.101" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "9.084" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.127" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "8.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.308" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.443" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.396" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.735" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.263" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.632" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.398" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.716" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.529" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.648" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.526" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.560" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.160" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.246" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.177" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.580" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.160" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.518" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.393" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.783" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.265" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.583" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.028" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.265" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.099" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.466" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.117" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.382" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "8.270" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.408" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "7.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.478" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.995" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.278" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "9.102" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.570" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.724" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.467" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "9.008" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.551" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "9.155" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.978" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.395" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.608" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.081" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.754" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.415" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.966" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.353" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.991" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.618" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.917" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.418" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.887" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.100" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.975" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.301" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.997" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.217" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "8.917" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.243" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "7.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.361" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.469" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.474" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.761" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.276" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.658" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.468" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.742" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.587" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.674" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.408" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.586" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.129" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.272" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.360" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.606" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.432" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.544" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.319" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.809" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.456" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.609" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.158" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.291" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.190" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.492" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.296" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.408" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "8.345" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.434" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "8.566" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.124" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.291" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.290" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.103" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.480" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.217" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.564" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.431" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.496" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.349" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.408" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "8.884" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.094" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "8.885" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.428" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "8.930" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.366" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.288" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.631" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.024" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.078" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.113" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.069" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.314" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.133" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.230" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "9.184" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.256" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "8.613" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.948" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.155" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.413" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.127" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.705" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.230" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.602" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.377" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.686" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.477" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.618" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.408" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.530" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.144" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.216" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.105" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.550" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.282" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.488" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.271" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.753" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.285" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.553" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "8.946" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.235" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.052" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.436" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.187" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.352" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "9.187" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.378" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "8.498" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.049" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.556" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.234" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.848" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.104" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.745" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.316" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.829" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.406" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.761" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.153" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.673" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.083" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.359" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.143" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.693" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.250" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.631" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.251" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.896" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.132" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.696" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "8.848" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.378" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.028" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.579" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "9.065" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.495" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "8.973" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.521" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.073" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.479" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.462" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.138" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.423" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.752" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.570" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.684" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.432" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.596" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.104" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.282" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.217" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.616" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.213" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.554" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.466" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.819" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.252" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.619" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.147" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.301" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.165" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.263" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.418" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "9.183" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.444" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "8.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.930" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.358" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "9.166" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.650" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "9.142" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.547" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "9.093" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.631" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "9.235" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.563" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.863" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.475" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.631" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.161" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.796" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.495" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.747" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.433" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.861" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.698" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.762" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.863" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.180" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.940" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.381" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.978" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.297" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "9.018" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.323" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "8.549" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.764" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.867" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.964" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.159" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.822" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.056" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.941" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.140" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.955" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.072" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "10.077" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.984" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.897" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.670" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.731" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.004" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.803" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.942" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "10.109" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.207" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.937" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.007" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.638" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.707" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.890" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.758" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.806" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.720" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.832" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "9.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.092" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.332" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.748" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.797" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.881" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.089" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.671" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.986" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.818" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.070" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.871" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.002" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.849" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.914" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.795" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.659" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.465" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.934" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.648" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.872" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "9.009" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.137" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.671" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.937" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.716" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.619" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.724" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.820" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.771" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.736" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "8.660" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.762" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.889" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "10.015" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.181" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "10.029" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.078" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "10.094" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.162" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "10.106" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.094" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.983" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.006" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.904" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.016" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.872" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.026" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.829" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.964" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "10.032" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.229" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.857" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.029" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.672" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.711" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.730" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.912" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.885" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.828" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "9.769" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.854" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.549" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.716" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.846" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.008" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.788" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.905" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.932" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.989" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.727" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.921" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.840" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.833" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.698" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.835" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.700" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.853" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.791" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.762" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.056" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.746" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.856" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.429" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.538" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.542" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.739" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.597" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.655" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "8.517" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.681" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "7.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.480" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.863" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.651" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.155" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.820" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.052" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.962" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.136" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.806" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.068" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.895" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.980" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.841" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.048" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.614" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.000" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.782" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.938" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.807" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.203" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.892" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.003" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.476" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.728" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.661" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.886" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.741" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.802" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.562" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.828" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "8.111" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.147" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.813" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.458" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.105" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.308" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.002" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.430" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.086" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.508" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.018" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.359" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.930" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.759" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.998" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.372" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.950" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.436" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.888" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.466" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.153" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.436" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.953" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.293" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.678" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.387" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.836" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.350" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.752" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "9.278" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.778" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "8.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.563" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.940" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.879" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.232" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.828" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.129" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.952" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.213" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.783" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.145" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.979" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.057" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.903" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.125" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.808" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.077" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.899" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.015" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.887" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.280" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.909" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.080" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.426" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.766" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.963" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.685" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.879" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "8.631" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "12.905" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "7.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.091" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.605" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.189" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.897" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.312" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.794" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.356" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.878" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.366" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.810" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.440" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.722" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.535" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.790" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.444" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.742" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.520" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.680" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.316" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.945" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.664" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.745" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.288" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.470" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.305" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.628" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.306" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.544" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "9.325" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "13.570" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "8.868" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="10" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>1.637</twRiseRise></twClk2SU><twClk2SU><twSrc>rst</twSrc><twRiseRise>0.433</twRiseRise><twFallRise>0.433</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="11" twDestWidth="3"><twDest>rst</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>3.728</twRiseRise><twRiseFall>5.140</twRiseFall></twClk2SU><twClk2SU><twSrc>rst</twSrc><twRiseRise>3.920</twRiseRise><twFallRise>5.502</twFallRise><twRiseFall>6.161</twRiseFall><twFallFall>7.205</twFallFall></twClk2SU></twClk2SUList><twPad2PadList anchorID="12" twSrcWidth="3" twDestWidth="18"><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;0&gt;</twDest><twDel>9.390</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;1&gt;</twDest><twDel>9.626</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;2&gt;</twDest><twDel>9.839</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;3&gt;</twDest><twDel>9.615</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;4&gt;</twDest><twDel>9.769</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;5&gt;</twDest><twDel>9.902</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;6&gt;</twDest><twDel>9.825</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;7&gt;</twDest><twDel>9.945</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;8&gt;</twDest><twDel>10.086</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;9&gt;</twDest><twDel>10.022</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;10&gt;</twDest><twDel>10.077</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;11&gt;</twDest><twDel>9.038</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;12&gt;</twDest><twDel>10.213</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;13&gt;</twDest><twDel>9.284</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;14&gt;</twDest><twDel>10.069</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;15&gt;</twDest><twDel>10.004</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;16&gt;</twDest><twDel>9.285</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;17&gt;</twDest><twDel>10.120</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;18&gt;</twDest><twDel>9.311</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;19&gt;</twDest><twDel>10.133</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;20&gt;</twDest><twDel>10.255</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;21&gt;</twDest><twDel>10.398</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;22&gt;</twDest><twDel>10.321</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;23&gt;</twDest><twDel>10.200</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;24&gt;</twDest><twDel>10.709</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;25&gt;</twDest><twDel>9.639</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;26&gt;</twDest><twDel>10.731</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;27&gt;</twDest><twDel>9.558</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;28&gt;</twDest><twDel>9.705</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;29&gt;</twDest><twDel>10.655</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;30&gt;</twDest><twDel>9.782</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;31&gt;</twDest><twDel>10.447</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twFoot><twTimestamp>Mon Apr 18 10:48:24 2016 </twTimestamp></twFoot><twClientInfo anchorID="13"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 622 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
