{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517253436037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517253436053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 14:17:15 2018 " "Processing started: Mon Jan 29 14:17:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517253436053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253436053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2part2 -c de1soc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2part2 -c de1soc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253436053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517253436631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517253436631 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" RippleCarryAdder.sv(5) " "Verilog HDL syntax error at RippleCarryAdder.sv(5) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RippleCarryAdder.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/RippleCarryAdder.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1517253447350 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RippleCarryAdder RippleCarryAdder.sv(3) " "Ignored design unit \"RippleCarryAdder\" at RippleCarryAdder.sv(3) due to previous errors" {  } { { "RippleCarryAdder.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/RippleCarryAdder.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1517253447365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder.sv 0 0 " "Found 0 design units, including 0 entities, in source file ripplecarryadder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/hex_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517253447365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/FullAdder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517253447365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447365 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "de1soc_top.sv(46) " "Verilog HDL Event Control warning at de1soc_top.sv(46): Event Control contains a complex event expression" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/de1soc_top.sv" 46 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1517253447381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/de1soc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517253447381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file csm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSM_tb " "Found entity 1: CSM_tb" {  } { { "CSM_tb.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/CSM_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517253447381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrysavemultiplier.sv 2 2 " "Found 2 design units, including 2 entities, in source file carrysavemultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CarrySaveMultiplier " "Found entity 1: CarrySaveMultiplier" {  } { { "CarrySaveMultiplier.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/CarrySaveMultiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517253447381 ""} { "Info" "ISGN_ENTITY_NAME" "2 CSA_row " "Found entity 2: CSA_row" {  } { { "CarrySaveMultiplier.sv" "" { Text "C:/Dev/ECE342/Lab2/Part2/CarrySaveMultiplier.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517253447381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517253447569 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 14:17:27 2018 " "Processing ended: Mon Jan 29 14:17:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517253447569 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517253447569 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517253447569 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253447569 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517253448350 ""}
