// Seed: 1442487948
module module_0;
  always @(*);
  assign id_1 = id_1;
  reg id_2 = 1'b0;
  always_latch @(posedge 1'b0)
    if (id_2) begin : LABEL_0
      id_2 <= id_1 * 1;
    end
  reg id_3;
  wire id_4;
  integer id_5;
  assign id_4 = id_4;
  wire id_6;
  tri  id_7;
  assign id_7 = 1;
  always id_3 <= 1;
  static id_8(
      .id_0(1), .id_1(1), .id_2(id_4), .id_3(1), .id_4(1)
  );
  supply1 id_9 = 1;
  reg id_10 = id_2;
  assign id_9 = 1;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_5;
  bufif1 primCall (id_1, id_3, id_4);
endmodule
