//
// i.MX6 IPU Register Definitions
// Auto-generated from reference manual
//

#pragma once

// IPU Base Addresses
#define IPU1_BASE 0x02600000

// IPU Accessor Macros
#define IPU1(reg) *(volatile unsigned int*)(IPU1_BASE + (reg))

// IPU Register Offsets
#define IPU_ALT_CH_BUF0_RDY0 0x0278
#define IPU_ALT_CH_BUF0_RDY1 0x027C
#define IPU_ALT_CH_BUF1_RDY0 0x0280
#define IPU_ALT_CH_BUF1_RDY1 0x0284
#define IPU_ALT_CH_DB_MODE_SEL0 0x0168
#define IPU_ALT_CH_DB_MODE_SEL1 0x016C
#define IPU_ALT_CH_TRB_MODE_SEL0 0x0178
#define IPU_ALT_CUR_0 0x0244
#define IPU_ALT_CUR_1 0x0248
#define IPU_CH_BUF0_RDY0 0x0268
#define IPU_CH_BUF0_RDY1 0x026C
#define IPU_CH_BUF1_RDY0 0x0270
#define IPU_CH_BUF1_RDY1 0x0274
#define IPU_CH_BUF2_RDY0 0x0288
#define IPU_CH_BUF2_RDY1 0x028C
#define IPU_CH_DB_MODE_SEL0 0x0150
#define IPU_CH_DB_MODE_SEL1 0x0154
#define IPU_CONF 0x0000
#define IPU_CUR_BUF_0 0x023C
#define IPU_CUR_BUF_1 0x0240
#define IPU_DISP_ALT1 0x00C8
#define IPU_DISP_ALT2 0x00CC
#define IPU_DISP_ALT3 0x00D0
#define IPU_DISP_ALT4 0x00D4
#define IPU_DISP_GEN 0x00C4
#define IPU_DISP_TASKS_STAT 0x0254
#define IPU_FS_DISP_FLOW1 0x00B4
#define IPU_FS_DISP_FLOW2 0x00B8
#define IPU_FS_PROC_FLOW1 0x00A8
#define IPU_FS_PROC_FLOW2 0x00AC
#define IPU_FS_PROC_FLOW3 0x00B0
#define IPU_GPR 0x00E4
#define IPU_IDMAC_ALT_SEP_ALPHA 0x8010
#define IPU_IDMAC_CH_EN_1 0x8004
#define IPU_IDMAC_CH_EN_2 0x8008
#define IPU_IDMAC_CH_PRI_1 0x8014
#define IPU_IDMAC_CH_PRI_2 0x8018
#define IPU_IDMAC_CONF 0x8000
#define IPU_IDMAC_SEP_ALPHA 0x800C
#define IPU_INT_CTRL_1 0x003C
#define IPU_INT_CTRL_10 0x0060
#define IPU_INT_CTRL_11 0x0064
#define IPU_INT_CTRL_12 0x0068
#define IPU_INT_CTRL_13 0x006C
#define IPU_INT_CTRL_14 0x0070
#define IPU_INT_CTRL_15 0x0074
#define IPU_INT_CTRL_2 0x0040
#define IPU_INT_CTRL_3 0x0044
#define IPU_INT_CTRL_4 0x0048
#define IPU_INT_CTRL_5 0x004C
#define IPU_INT_CTRL_6 0x0050
#define IPU_INT_CTRL_7 0x0054
#define IPU_INT_CTRL_8 0x0058
#define IPU_INT_CTRL_9 0x005C
#define IPU_INT_STAT_1 0x0200
#define IPU_INT_STAT_10 0x0224
#define IPU_INT_STAT_11 0x0228
#define IPU_INT_STAT_12 0x022C
#define IPU_INT_STAT_13 0x0230
#define IPU_INT_STAT_14 0x0234
#define IPU_INT_STAT_15 0x0238
#define IPU_INT_STAT_2 0x0204
#define IPU_INT_STAT_3 0x0208
#define IPU_INT_STAT_4 0x020C
#define IPU_INT_STAT_5 0x0210
#define IPU_INT_STAT_6 0x0214
#define IPU_INT_STAT_7 0x0218
#define IPU_INT_STAT_8 0x021C
#define IPU_INT_STAT_9 0x0220
#define IPU_MEM_RST 0x00DC
#define IPU_PM 0x00E0
#define IPU_PROC_TASKS_STAT 0x0250
#define IPU_SDMA_EVENT_1 0x0078
#define IPU_SDMA_EVENT_11 0x0090
#define IPU_SDMA_EVENT_12 0x0094
#define IPU_SDMA_EVENT_13 0x0098
#define IPU_SDMA_EVENT_14 0x009C
#define IPU_SDMA_EVENT_2 0x007C
#define IPU_SDMA_EVENT_3 0x0080
#define IPU_SDMA_EVENT_4 0x0084
#define IPU_SDMA_EVENT_7 0x0088
#define IPU_SDMA_EVENT_8 0x008C
#define IPU_SISG_CLR_i 0x0024
#define IPU_SISG_CTRL0 0x0004
#define IPU_SISG_CTRL1 0x0008
#define IPU_SISG_SET_i 0x000C
#define IPU_SKIP 0x00BC
#define IPU_SRM_PRI1 0x00A0
#define IPU_SRM_PRI2 0x00A4
#define IPU_SRM_STAT 0x024C
#define IPU_TRIPLE_CUR_BUF_0 0x0258
#define IPU_TRIPLE_CUR_BUF_1 0x025C

