# Reading C:/altera/90/modelsim_ase/tcl/vsim/pref.tcl 
# do processor_4bit_tb.fdo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module xor_gate
# 
# Top level modules:
# 	xor_gate
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module full_adder_1bit
# 
# Top level modules:
# 	full_adder_1bit
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module adder_4bit
# 
# Top level modules:
# 	adder_4bit
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module alu_4bit
# 
# Top level modules:
# 	alu_4bit
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module registered_alu
# 
# Top level modules:
# 	registered_alu
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module ram_16x4_sync
# 
# Top level modules:
# 	ram_16x4_sync
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module processor_4bit
# 
# Top level modules:
# 	processor_4bit
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module processor_4bit_tb
# 
# Top level modules:
# 	processor_4bit_tb
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L cpld_ver -L uni9000_ver -lib work -t 1ps processor_4bit_tb glbl 
# Loading work.processor_4bit_tb
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.processor_4bit
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.instruction_decoder
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.registered_alu
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.alu_4bit
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.xor_gate
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.adder_4bit
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.full_adder_1bit
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'cpld_ver' at "cpld_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'uni9000_ver' at "uni9000_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ram_16x4_sync
# Loading work.glbl
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ============================================
# STEP 7: Testing Complete 4-bit Processor
# ============================================
# 
# Instruction Format: [Opcode(3)][Addr(4)][Immediate(4)]
# Opcodes: STO=000, ADD=001, SUB=010, AND=011, OR=100, XOR=101, NOT=110
# 
# Processor initialized
# 
# Executing Sample Assembly Program:
# 
# 1. STO [0], 5  - Store 5 at address 0
#    [35000] State:  FETCH  
#    [45000] State:  EXECUTE
#    [55000] State:  STORE  
#    Result: Memory[0] =  0
# 
# 2. ADD [0], 3  - Add 3 to address 0 (5+3=8)
#    [65000] State:  FETCH  
#    [75000] State:  EXECUTE
#    [85000] State:  STORE  
#    Result: Memory[0] =  3
# 
# 3. SUB [0], 2  - Subtract 2 from address 0 (8-2=6)
#    [95000] State:  FETCH  
#    [105000] State:  EXECUTE
#    [115000] State:  STORE  
#    Result: Memory[0] =  0
# 
# 4. STO [1], 12 - Store 12 at address 1
#    [125000] State:  FETCH  
#    [135000] State:  EXECUTE
#    [145000] State:  STORE  
#    Result: Memory[1] =  0
# 
# 5. AND [1], 7  - AND address 1 with 7 (12&7=4)
#    [155000] State:  FETCH  
#    [165000] State:  EXECUTE
#    [175000] State:  STORE  
#    Result: Memory[1] =  7
# 
# 6. OR [1], 8   - OR address 1 with 8 (4|8=12)
#    [185000] State:  FETCH  
#    [195000] State:  EXECUTE
#    [205000] State:  STORE  
#    Result: Memory[1] =  0
# 
# 7. XOR [1], 15 - XOR address 1 with 15 (12^15=3)
#    [215000] State:  FETCH  
#    [225000] State:  EXECUTE
#    [235000] State:  STORE  
#    Result: Memory[1] = 15
# 
# 8. NOT [1], 0  - NOT value at address 1 (~3=12)
#    [245000] State:  FETCH  
#    [255000] State:  EXECUTE
#    [265000] State:  STORE  
#    Result: Memory[1] =  0
# 
# 
# --- Final Memory Check ---
#    [275000] State:  FETCH  
#    [285000] State:  EXECUTE
#    [295000] State:  STORE  
# Memory[0] =  0 (expected 6)
#    [305000] State:  FETCH  
#    [315000] State:  EXECUTE
#    [325000] State:  STORE  
# Memory[1] =  0 (expected 12)
# 
# ============================================
# Complete Processor Test PASSED!
# ============================================
# 
#    [335000] State:  FETCH  
#    [345000] State:  EXECUTE
#    [355000] State:  STORE  
#    [365000] State:  FETCH  
#    [375000] State:  EXECUTE
# ** Note: $finish    : processor_4bit_tb.v(148)
#    Time: 380 ns  Iteration: 0  Instance: /processor_4bit_tb
# 1
# Break in Module processor_4bit_tb at processor_4bit_tb.v line 148
# Simulation Breakpoint: 1
# Break in Module processor_4bit_tb at processor_4bit_tb.v line 148
# MACRO ./processor_4bit_tb.fdo PAUSED at line 21
