#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 10 20:45:42 2021
# Process ID: 14828
# Current directory: D:/FPGA_DMA_CONTROLLER/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3340 D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.xpr
# Log file: D:/FPGA_DMA_CONTROLLER/proj/vivado.log
# Journal file: D:/FPGA_DMA_CONTROLLER/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.945 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_WRITE_CTRL.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v}
add_files -norecurse {D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v}
update_compile_order -fileset sources_1
update_module_reference design_1_DMA_READ_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:DMA_READ_CTRL:1.0 - DMA_READ_CTRL_0
Adding component instance block -- xilinx.com:module_ref:DMA_WRITE_CTRL:1.0 - DMA_WRITE_CTRL_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <design_1> from block design file <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_READ_CTRL_0_0 from DMA_READ_CTRL_v1_0 1.0 to DMA_READ_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.195 ; gain = 133.250
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.195 ; gain = 133.250
update_module_reference design_1_DMA_WRITE_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_WRITE_CTRL_0_0 from DMA_WRITE_CTRL_v1_0 1.0 to DMA_WRITE_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_READ_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_WRITE_CTRL_0 .
Exporting to file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1468.855 ; gain = 168.316
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
[Thu Jun 10 20:49:23 2021] Launched design_1_DMA_READ_CTRL_0_0_synth_1, design_1_DMA_WRITE_CTRL_0_0_synth_1...
Run output will be captured here:
design_1_DMA_READ_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1/runme.log
design_1_DMA_WRITE_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_2019.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_2019.4/modelsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_2019.4/tcl/vsim/pref.tcl

# 2019.4

# do {tb_dma_rw_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_pkg_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/fifo_generator_v13_2_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_fifo_v1_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_srl_fifo_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_cdc_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_datamover_v5_1_24".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_sg_v4_1_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_dma_v7_1_23".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_bram_ctrl_v4_1_4".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/generic_baseblocks_v2_1_0".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_infrastructure_v1_1_0".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_register_slice_v2_1_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_data_fifo_v2_1_21".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_crossbar_v2_1_23".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/util_vector_logic_v2_0_1".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_4".
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap fifo_generator_v13_2_5 modelsim_lib/msim/fifo_generator_v13_2_5 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_fifo_v1_0_14 modelsim_lib/msim/lib_fifo_v1_0_14 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_datamover_v5_1_24 modelsim_lib/msim/axi_datamover_v5_1_24 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_sg_v4_1_13 modelsim_lib/msim/axi_sg_v4_1_13 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_dma_v7_1_23 modelsim_lib/msim/axi_dma_v7_1_23 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_bram_ctrl_v4_1_4 modelsim_lib/msim/axi_bram_ctrl_v4_1_4 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_register_slice_v2_1_22 modelsim_lib/msim/axi_register_slice_v2_1_22 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_data_fifo_v2_1_21 modelsim_lib/msim/axi_data_fifo_v2_1_21 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_crossbar_v2_1_23 modelsim_lib/msim/axi_crossbar_v2_1_23 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap util_vector_logic_v2_0_1 modelsim_lib/msim/util_vector_logic_v2_0_1 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap blk_mem_gen_v8_4_4 modelsim_lib/msim/blk_mem_gen_v8_4_4 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:47 on Jun 10,2021
# vlog -incr -sv -work xpm "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_fifo_base
# -- Skipping module xpm_fifo_rst
# -- Skipping module xpm_counter_updn
# -- Skipping module xpm_fifo_reg_vec
# -- Skipping module xpm_fifo_reg_bit
# -- Skipping module xpm_reg_pipe_bit
# -- Skipping module xpm_fifo_sync
# -- Skipping module xpm_fifo_async
# -- Skipping module xpm_fifo_axis
# -- Skipping module xpm_fifo_axif
# -- Skipping module xpm_fifo_axil
# -- Skipping module xpm_fifo_axi_reg_slice
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_fifo_axif
# 	xpm_fifo_axil
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 20:51:47 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:48 on Jun 10,2021
# vcom -93 -work xpm E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 20:51:48 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:48 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../../source_code/WRITE_CTRL/LITE_READ_CTRL.v ../../../../../source_code/READ_CTRL/LITE_WRITE_CTRL.v ../../../../../source_code/READ_CTRL/MM2S_CTRL.v ../../../../../source_code/READ_CTRL/DMA_READ_CTRL.v ../../../../../source_code/WRITE_CTRL/LITE_WRITE_CTRL.v ../../../../../source_code/WRITE_CTRL/S2MM_CTRL.v ../../../../../source_code/WRITE_CTRL/DMA_WRITE_CTRL.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v 
# -- Compiling module LITE_READ_CTRL
# -- Compiling module LITE_WRITE_CTRL
# -- Compiling module MM2S_CTRL
# -- Compiling module DMA_READ_CTRL
# -- Compiling module LITE_WRITE__CTRL
# -- Compiling module S2MM_CTRL
# -- Compiling module DMA_WRITE_CTRL
# -- Skipping module design_1_DMA_READ_CTRL_0_0
# -- Skipping module design_1_DMA_WRITE_CTRL_0_0
# 
# Top level modules:
# 	design_1_DMA_READ_CTRL_0_0
# 	design_1_DMA_WRITE_CTRL_0_0
# End time: 20:51:48 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:48 on Jun 10,2021
# vcom -93 -work lib_pkg_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package lib_pkg
# -- Compiling package body lib_pkg
# -- Loading package lib_pkg
# End time: 20:51:48 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:48 on Jun 10,2021
# vlog -incr -work fifo_generator_v13_2_5 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v 
# -- Skipping module fifo_generator_vlog_beh
# -- Skipping module fifo_generator_v13_2_5_CONV_VER
# -- Skipping module fifo_generator_v13_2_5_sync_stage
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_as
# -- Skipping module fifo_generator_v13_2_5_beh_ver_ll_afifo
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_ss
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_preload0
# -- Skipping module fifo_generator_v13_2_5_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# End time: 20:51:48 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:48 on Jun 10,2021
# vcom -93 -work fifo_generator_v13_2_5 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# End time: 20:51:50 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:50 on Jun 10,2021
# vlog -incr -work fifo_generator_v13_2_5 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v 
# 
# Top level modules:
# End time: 20:51:50 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:50 on Jun 10,2021
# vcom -93 -work lib_fifo_v1_0_14 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity async_fifo_fg
# -- Compiling architecture implementation of async_fifo_fg
# -- Compiling entity sync_fifo_fg
# -- Compiling architecture implementation of sync_fifo_fg
# End time: 20:51:50 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:50 on Jun 10,2021
# vcom -93 -work lib_srl_fifo_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cntr_incr_decr_addn_f
# -- Loading package NUMERIC_STD
# -- Compiling architecture imp of cntr_incr_decr_addn_f
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Compiling entity dynshreg_f
# -- Compiling architecture behavioral of dynshreg_f
# -- Compiling entity srl_fifo_rbu_f
# -- Compiling architecture imp of srl_fifo_rbu_f
# -- Loading entity cntr_incr_decr_addn_f
# -- Loading entity dynshreg_f
# -- Compiling entity srl_fifo_f
# -- Compiling architecture imp of srl_fifo_f
# -- Loading entity srl_fifo_rbu_f
# End time: 20:51:51 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:51 on Jun 10,2021
# vcom -93 -work lib_cdc_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 20:51:51 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:51 on Jun 10,2021
# vcom -93 -work axi_datamover_v5_1_24 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi_datamover_reset
# -- Compiling architecture implementation of axi_datamover_reset
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_datamover_afifo_autord
# -- Compiling architecture imp of axi_datamover_afifo_autord
# -- Loading entity sync_fifo_fg
# -- Compiling entity axi_datamover_sfifo_autord
# -- Compiling architecture imp of axi_datamover_sfifo_autord
# -- Loading package lib_pkg
# -- Loading entity srl_fifo_f
# -- Loading entity axi_datamover_sfifo_autord
# -- Loading entity axi_datamover_afifo_autord
# -- Compiling entity axi_datamover_fifo
# -- Compiling architecture imp of axi_datamover_fifo
# -- Loading entity axi_datamover_fifo
# -- Compiling entity axi_datamover_cmd_status
# -- Compiling architecture implementation of axi_datamover_cmd_status
# -- Compiling entity axi_datamover_scc
# -- Compiling architecture implementation of axi_datamover_scc
# -- Compiling entity axi_datamover_strb_gen2
# -- Compiling architecture implementation of axi_datamover_strb_gen2
# -- Loading entity axi_datamover_strb_gen2
# -- Compiling entity axi_datamover_pcc
# -- Compiling architecture implementation of axi_datamover_pcc
# -- Compiling entity axi_datamover_addr_cntl
# -- Compiling architecture implementation of axi_datamover_addr_cntl
# -- Compiling entity axi_datamover_rdmux
# -- Compiling architecture implementation of axi_datamover_rdmux
# -- Loading entity axi_datamover_rdmux
# -- Compiling entity axi_datamover_rddata_cntl
# -- Compiling architecture implementation of axi_datamover_rddata_cntl
# -- Compiling entity axi_datamover_rd_status_cntl
# -- Compiling architecture implementation of axi_datamover_rd_status_cntl
# -- Compiling entity axi_datamover_wr_demux
# -- Compiling architecture implementation of axi_datamover_wr_demux
# -- Compiling entity axi_datamover_wrdata_cntl
# -- Compiling architecture implementation of axi_datamover_wrdata_cntl
# -- Compiling entity axi_datamover_wr_status_cntl
# -- Compiling architecture implementation of axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_wr_demux
# -- Compiling entity axi_datamover_skid2mm_buf
# -- Compiling architecture implementation of axi_datamover_skid2mm_buf
# -- Compiling entity axi_datamover_skid_buf
# -- Compiling architecture implementation of axi_datamover_skid_buf
# -- Compiling entity axi_datamover_rd_sf
# -- Compiling architecture implementation of axi_datamover_rd_sf
# -- Compiling entity axi_datamover_wr_sf
# -- Compiling architecture implementation of axi_datamover_wr_sf
# -- Compiling entity axi_datamover_stbs_set
# -- Compiling architecture implementation of axi_datamover_stbs_set
# -- Compiling entity axi_datamover_stbs_set_nodre
# -- Compiling architecture implementation of axi_datamover_stbs_set_nodre
# -- Compiling entity axi_datamover_ibttcc
# -- Compiling architecture implementation of axi_datamover_ibttcc
# -- Loading entity axi_datamover_skid_buf
# -- Loading entity axi_datamover_stbs_set
# -- Loading entity axi_datamover_stbs_set_nodre
# -- Compiling entity axi_datamover_indet_btt
# -- Compiling architecture implementation of axi_datamover_indet_btt
# -- Compiling entity axi_datamover_dre_mux2_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
# -- Compiling entity axi_datamover_dre_mux4_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
# -- Compiling entity axi_datamover_dre_mux8_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux4_1_x_n
# -- Loading entity axi_datamover_dre_mux2_1_x_n
# -- Compiling entity axi_datamover_mm2s_dre
# -- Compiling architecture implementation of axi_datamover_mm2s_dre
# -- Compiling entity axi_datamover_s2mm_dre
# -- Compiling architecture implementation of axi_datamover_s2mm_dre
# -- Compiling entity axi_datamover_ms_strb_set
# -- Compiling architecture implementation of axi_datamover_ms_strb_set
# -- Loading entity axi_datamover_ms_strb_set
# -- Compiling entity axi_datamover_mssai_skid_buf
# -- Compiling architecture implementation of axi_datamover_mssai_skid_buf
# -- Compiling entity axi_datamover_slice
# -- Compiling architecture working of axi_datamover_slice
# -- Loading entity axi_datamover_mssai_skid_buf
# -- Loading entity axi_datamover_slice
# -- Compiling entity axi_datamover_s2mm_scatter
# -- Compiling architecture implementation of axi_datamover_s2mm_scatter
# -- Loading entity axi_datamover_s2mm_dre
# -- Loading entity axi_datamover_s2mm_scatter
# -- Compiling entity axi_datamover_s2mm_realign
# -- Compiling architecture implementation of axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_reset
# -- Loading entity axi_datamover_cmd_status
# -- Loading entity axi_datamover_scc
# -- Loading entity axi_datamover_addr_cntl
# -- Loading entity axi_datamover_wrdata_cntl
# -- Loading entity axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_skid2mm_buf
# -- Compiling entity axi_datamover_s2mm_basic_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
# -- Compiling entity axi_datamover_s2mm_omit_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_pcc
# -- Loading entity axi_datamover_ibttcc
# -- Loading entity axi_datamover_indet_btt
# -- Loading entity axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_wr_sf
# -- Compiling entity axi_datamover_s2mm_full_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_rddata_cntl
# -- Loading entity axi_datamover_rd_status_cntl
# -- Compiling entity axi_datamover_mm2s_basic_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
# -- Compiling entity axi_datamover_mm2s_omit_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_mm2s_dre
# -- Loading entity axi_datamover_rd_sf
# -- Compiling entity axi_datamover_mm2s_full_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_mm2s_basic_wrap
# -- Loading entity axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_s2mm_basic_wrap
# -- Compiling entity axi_datamover
# -- Compiling architecture implementation of axi_datamover
# End time: 20:51:53 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:54 on Jun 10,2021
# vcom -93 -work axi_sg_v4_1_13 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package axi_sg_pkg
# -- Compiling package body axi_sg_pkg
# -- Loading package axi_sg_pkg
# -- Compiling entity axi_sg_reset
# -- Compiling architecture implementation of axi_sg_reset
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading entity sync_fifo_fg
# -- Compiling entity axi_sg_sfifo_autord
# -- Compiling architecture imp of axi_sg_sfifo_autord
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_sg_afifo_autord
# -- Compiling architecture imp of axi_sg_afifo_autord
# -- Loading package lib_pkg
# -- Loading entity srl_fifo_f
# -- Loading entity axi_sg_sfifo_autord
# -- Loading entity axi_sg_afifo_autord
# -- Compiling entity axi_sg_fifo
# -- Compiling architecture imp of axi_sg_fifo
# -- Loading entity axi_sg_fifo
# -- Compiling entity axi_sg_cmd_status
# -- Compiling architecture implementation of axi_sg_cmd_status
# -- Compiling entity axi_sg_rdmux
# -- Compiling architecture implementation of axi_sg_rdmux
# -- Compiling entity axi_sg_addr_cntl
# -- Compiling architecture implementation of axi_sg_addr_cntl
# -- Loading entity axi_sg_rdmux
# -- Compiling entity axi_sg_rddata_cntl
# -- Compiling architecture implementation of axi_sg_rddata_cntl
# -- Compiling entity axi_sg_rd_status_cntl
# -- Compiling architecture implementation of axi_sg_rd_status_cntl
# -- Compiling entity axi_sg_scc
# -- Compiling architecture implementation of axi_sg_scc
# -- Compiling entity axi_sg_wr_demux
# -- Compiling architecture implementation of axi_sg_wr_demux
# -- Compiling entity axi_sg_scc_wr
# -- Compiling architecture implementation of axi_sg_scc_wr
# -- Loading entity axi_sg_wr_demux
# -- Compiling entity axi_sg_skid2mm_buf
# -- Compiling architecture implementation of axi_sg_skid2mm_buf
# -- Compiling entity axi_sg_wrdata_cntl
# -- Compiling architecture implementation of axi_sg_wrdata_cntl
# -- Compiling entity axi_sg_wr_status_cntl
# -- Compiling architecture implementation of axi_sg_wr_status_cntl
# -- Compiling entity axi_sg_skid_buf
# -- Compiling architecture implementation of axi_sg_skid_buf
# -- Loading entity axi_sg_reset
# -- Loading entity axi_sg_cmd_status
# -- Loading entity axi_sg_scc
# -- Loading entity axi_sg_addr_cntl
# -- Loading entity axi_sg_rddata_cntl
# -- Loading entity axi_sg_rd_status_cntl
# -- Loading entity axi_sg_skid_buf
# -- Compiling entity axi_sg_mm2s_basic_wrap
# -- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
# -- Loading entity axi_sg_scc_wr
# -- Loading entity axi_sg_wrdata_cntl
# -- Loading entity axi_sg_wr_status_cntl
# -- Loading entity axi_sg_skid2mm_buf
# -- Compiling entity axi_sg_s2mm_basic_wrap
# -- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
# -- Loading entity axi_sg_mm2s_basic_wrap
# -- Loading entity axi_sg_s2mm_basic_wrap
# -- Compiling entity axi_sg_datamover
# -- Compiling architecture implementation of axi_sg_datamover
# -- Loading package axi_sg_pkg
# -- Compiling entity axi_sg_ftch_sm
# -- Compiling architecture implementation of axi_sg_ftch_sm
# -- Compiling entity axi_sg_ftch_pntr
# -- Compiling architecture implementation of axi_sg_ftch_pntr
# -- Compiling entity axi_sg_ftch_cmdsts_if
# -- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
# -- Compiling entity axi_sg_ftch_mngr
# -- Compiling architecture implementation of axi_sg_ftch_mngr
# -- Loading entity axi_sg_ftch_sm
# -- Loading entity axi_sg_ftch_pntr
# -- Loading entity axi_sg_ftch_cmdsts_if
# -- Compiling entity axi_sg_cntrl_strm
# -- Compiling architecture implementation of axi_sg_cntrl_strm
# -- Loading entity cdc_sync
# -- Compiling entity axi_sg_ftch_queue
# -- Compiling architecture implementation of axi_sg_ftch_queue
# -- Loading entity axi_sg_cntrl_strm
# -- Compiling entity axi_sg_ftch_noqueue
# -- Compiling architecture implementation of axi_sg_ftch_noqueue
# -- Compiling entity axi_sg_ftch_q_mngr
# -- Compiling architecture implementation of axi_sg_ftch_q_mngr
# -- Loading entity axi_sg_ftch_queue
# -- Loading entity axi_sg_ftch_noqueue
# -- Compiling entity axi_sg_updt_cmdsts_if
# -- Compiling architecture implementation of axi_sg_updt_cmdsts_if
# -- Compiling entity axi_sg_updt_sm
# -- Compiling architecture implementation of axi_sg_updt_sm
# -- Compiling entity axi_sg_updt_mngr
# -- Compiling architecture implementation of axi_sg_updt_mngr
# -- Loading entity axi_sg_updt_sm
# -- Loading entity axi_sg_updt_cmdsts_if
# -- Compiling entity axi_sg_updt_queue
# -- Compiling architecture implementation of axi_sg_updt_queue
# -- Compiling entity axi_sg_updt_noqueue
# -- Compiling architecture implementation of axi_sg_updt_noqueue
# -- Compiling entity axi_sg_updt_q_mngr
# -- Compiling architecture implementation of axi_sg_updt_q_mngr
# -- Loading entity axi_sg_updt_queue
# -- Loading entity axi_sg_updt_noqueue
# -- Compiling entity axi_sg_intrpt
# -- Compiling architecture implementation of axi_sg_intrpt
# -- Compiling entity axi_sg
# -- Compiling architecture implementation of axi_sg
# -- Loading entity axi_sg_ftch_mngr
# -- Loading entity axi_sg_ftch_q_mngr
# -- Loading entity axi_sg_updt_mngr
# -- Loading entity axi_sg_updt_q_mngr
# -- Loading entity axi_sg_intrpt
# -- Loading entity axi_sg_datamover
# End time: 20:51:55 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:56 on Jun 10,2021
# vcom -93 -work axi_dma_v7_1_23 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Compiling package axi_dma_pkg
# -- Compiling package body axi_dma_pkg
# -- Loading package axi_dma_pkg
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package axi_dma_pkg
# -- Compiling entity axi_dma_reset
# -- Compiling architecture implementation of axi_dma_reset
# -- Loading entity cdc_sync
# -- Compiling entity axi_dma_rst_module
# -- Compiling architecture implementation of axi_dma_rst_module
# -- Loading entity axi_dma_reset
# -- Compiling entity axi_dma_lite_if
# -- Compiling architecture implementation of axi_dma_lite_if
# -- Compiling entity axi_dma_register
# -- Compiling architecture implementation of axi_dma_register
# -- Compiling entity axi_dma_register_s2mm
# -- Compiling architecture implementation of axi_dma_register_s2mm
# -- Compiling entity axi_dma_reg_module
# -- Compiling architecture implementation of axi_dma_reg_module
# -- Loading entity axi_dma_lite_if
# -- Loading entity axi_dma_register
# -- Loading entity axi_dma_register_s2mm
# -- Compiling entity axi_dma_skid_buf
# -- Compiling architecture implementation of axi_dma_skid_buf
# -- Loading package VCOMPONENTS
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_dma_afifo_autord
# -- Compiling architecture imp of axi_dma_afifo_autord
# -- Compiling entity axi_dma_s2mm
# -- Compiling architecture implementation of axi_dma_s2mm
# -- Compiling entity axi_dma_sofeof_gen
# -- Compiling architecture implementation of axi_dma_sofeof_gen
# -- Compiling entity axi_dma_smple_sm
# -- Compiling architecture implementation of axi_dma_smple_sm
# -- Loading entity srl_fifo_f
# -- Compiling entity axi_dma_mm2s_sg_if
# -- Compiling architecture implementation of axi_dma_mm2s_sg_if
# -- Compiling entity axi_dma_mm2s_sm
# -- Compiling architecture implementation of axi_dma_mm2s_sm
# -- Compiling entity axi_dma_mm2s_cmdsts_if
# -- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
# -- Compiling entity axi_dma_mm2s_sts_mngr
# -- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
# -- Compiling entity axi_dma_mm2s_cntrl_strm
# -- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
# -- Loading entity sync_fifo_fg
# -- Loading entity axi_dma_skid_buf
# -- Loading entity axi_dma_afifo_autord
# -- Compiling entity axi_dma_mm2s_mngr
# -- Compiling architecture implementation of axi_dma_mm2s_mngr
# -- Loading entity axi_dma_mm2s_sm
# -- Loading entity axi_dma_mm2s_sg_if
# -- Loading entity axi_dma_smple_sm
# -- Loading entity axi_dma_mm2s_cmdsts_if
# -- Loading entity axi_dma_mm2s_sts_mngr
# -- Compiling entity axi_dma_s2mm_sg_if
# -- Compiling architecture implementation of axi_dma_s2mm_sg_if
# -- Compiling entity axi_dma_s2mm_sm
# -- Compiling architecture implementation of axi_dma_s2mm_sm
# -- Compiling entity axi_dma_s2mm_cmdsts_if
# -- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
# -- Compiling entity axi_dma_s2mm_sts_mngr
# -- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
# -- Compiling entity axi_dma_s2mm_sts_strm
# -- Compiling architecture implementation of axi_dma_s2mm_sts_strm
# -- Compiling entity axi_dma_s2mm_mngr
# -- Compiling architecture implementation of axi_dma_s2mm_mngr
# -- Loading entity axi_dma_s2mm_sm
# -- Loading entity axi_dma_s2mm_sg_if
# -- Loading entity axi_dma_s2mm_cmdsts_if
# -- Loading entity axi_dma_s2mm_sts_mngr
# -- Loading entity axi_dma_s2mm_sts_strm
# -- Compiling entity axi_dma_cmd_split
# -- Compiling architecture implementation of axi_dma_cmd_split
# -- Compiling entity axi_dma
# -- Compiling architecture implementation of axi_dma
# -- Loading entity axi_dma_rst_module
# -- Loading entity axi_dma_reg_module
# -- Loading package axi_sg_pkg
# -- Loading entity axi_sg
# -- Loading entity axi_dma_mm2s_mngr
# -- Loading entity axi_dma_sofeof_gen
# -- Loading entity axi_dma_s2mm_mngr
# -- Loading entity axi_dma_s2mm
# -- Loading entity axi_dma_cmd_split
# -- Loading entity axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_reset
# -- Loading entity axi_datamover_sfifo_autord
# -- Loading entity axi_datamover_afifo_autord
# -- Loading entity axi_datamover_fifo
# -- Loading entity axi_datamover_cmd_status
# -- Loading entity axi_datamover_strb_gen2
# -- Loading entity axi_datamover_pcc
# -- Loading entity axi_datamover_addr_cntl
# -- Loading entity axi_datamover_rdmux
# -- Loading entity axi_datamover_rddata_cntl
# -- Loading entity axi_datamover_rd_status_cntl
# -- Loading entity axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux4_1_x_n
# -- Loading entity axi_datamover_dre_mux2_1_x_n
# -- Loading entity axi_datamover_mm2s_dre
# -- Loading entity axi_datamover_rd_sf
# -- Loading entity axi_datamover_skid_buf
# -- Loading entity axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_scc
# -- Loading entity axi_datamover_mm2s_basic_wrap
# -- Loading entity axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_ibttcc
# -- Loading entity axi_datamover_stbs_set
# -- Loading entity axi_datamover_stbs_set_nodre
# -- Loading entity axi_datamover_indet_btt
# -- Loading entity axi_datamover_s2mm_dre
# -- Loading entity axi_datamover_ms_strb_set
# -- Loading entity axi_datamover_mssai_skid_buf
# -- Loading entity axi_datamover_slice
# -- Loading entity axi_datamover_s2mm_scatter
# -- Loading entity axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_wrdata_cntl
# -- Loading entity axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_wr_demux
# -- Loading entity axi_datamover_skid2mm_buf
# -- Loading entity axi_datamover_wr_sf
# -- Loading entity axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_s2mm_basic_wrap
# -- Loading entity axi_datamover
# End time: 20:51:57 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:58 on Jun 10,2021
# vcom -93 -work xil_defaultlib ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Loading package axi_dma_pkg
# -- Loading entity axi_dma
# -- Compiling entity design_1_axi_dma_0_0
# -- Compiling architecture design_1_axi_dma_0_0_arch of design_1_axi_dma_0_0
# -- Compiling entity design_1_axi_dma_1_0
# -- Compiling architecture design_1_axi_dma_1_0_arch of design_1_axi_dma_1_0
# End time: 20:51:58 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:51:58 on Jun 10,2021
# vcom -93 -work axi_bram_ctrl_v4_1_4 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SRL_FIFO
# -- Compiling architecture IMP of SRL_FIFO
# -- Compiling package axi_bram_ctrl_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body axi_bram_ctrl_funcs
# -- Loading package axi_bram_ctrl_funcs
# -- Compiling entity axi_lite_if
# -- Compiling architecture IMP of axi_lite_if
# -- Compiling entity checkbit_handler_64
# -- Compiling architecture IMP of checkbit_handler_64
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit_64
# -- Compiling architecture IMP of Correct_One_Bit_64
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ecc_gen
# -- Compiling architecture trans of ecc_gen
# -- Loading entity axi_lite_if
# -- Loading package axi_bram_ctrl_funcs
# -- Compiling entity lite_ecc_reg
# -- Compiling architecture implementation of lite_ecc_reg
# -- Loading entity lite_ecc_reg
# -- Loading entity Parity
# -- Loading entity checkbit_handler
# -- Loading entity Correct_One_Bit
# -- Loading entity ecc_gen
# -- Compiling entity axi_lite
# -- Compiling architecture implementation of axi_lite
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10622):Process LITE_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10628)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8421):Process LITE_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8427)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10368):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10383)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10078):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10094)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8187):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8199)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7929):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7943)
# -- Compiling entity sng_port_arb
# -- Compiling architecture implementation of sng_port_arb
# -- Compiling entity ua_narrow
# -- Compiling architecture implementation of ua_narrow
# -- Compiling entity wrap_brst
# -- Compiling architecture implementation of wrap_brst
# -- Compiling entity wrap_brst_rd
# -- Compiling architecture implementation of wrap_brst_rd
# -- Loading entity wrap_brst
# -- Loading entity ua_narrow
# -- Loading entity checkbit_handler_64
# -- Loading entity Correct_One_Bit_64
# -- Compiling entity rd_chnl
# -- Compiling architecture implementation of rd_chnl
# -- Loading entity wrap_brst_rd
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22571):Process RD_ADDR_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22575)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16908):Process RD_ADDR_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16919)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22452):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22461)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22399):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22408)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22324):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22333)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16734):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16746)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16571):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16584)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22922):Process RD_DATA_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22926)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19889):Process RD_DATA_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19895)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22825):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22836)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22731):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22742)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22644):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22656)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18734):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18767)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17419):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17454)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15154): Nonresolved signal 'rlast_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21424):Process RLAST_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21438)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21287):Process RLAST_SM_CMB_PROCESS_RL
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21304)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15209): Nonresolved signal 'rl_count' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22626):Process line__22626
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22630)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20313):Process line__20313
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20317)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20056):Process line__20056
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20060)
# -- Loading entity SRL_FIFO
# -- Compiling entity wr_chnl
# -- Compiling architecture implementation of wr_chnl
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(24404): Nonresolved signal 'wr_data_ecc_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26569):Process WR_DATA_ECC_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26582)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26321):Process WR_DATA_ECC_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26335)
# -- Loading entity sng_port_arb
# -- Loading entity wr_chnl
# -- Loading entity rd_chnl
# -- Compiling entity full_axi
# -- Compiling architecture implementation of full_axi
# -- Loading entity axi_lite
# -- Loading entity full_axi
# -- Compiling entity axi_bram_ctrl_top
# -- Compiling architecture implementation of axi_bram_ctrl_top
# -- Loading package VCOMPONENTS
# -- Loading entity axi_bram_ctrl_top
# -- Compiling entity axi_bram_ctrl
# -- Compiling architecture implementation of axi_bram_ctrl
# End time: 20:52:00 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 9
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:02 on Jun 10,2021
# vcom -93 -work xil_defaultlib ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package VCOMPONENTS
# -- Loading entity axi_lite_if
# -- Loading package axi_bram_ctrl_funcs
# -- Loading entity lite_ecc_reg
# -- Loading entity Parity
# -- Loading entity checkbit_handler
# -- Loading entity Correct_One_Bit
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ecc_gen
# -- Loading entity axi_lite
# -- Loading entity sng_port_arb
# -- Loading entity SRL_FIFO
# -- Loading entity wrap_brst
# -- Loading entity ua_narrow
# -- Loading entity checkbit_handler_64
# -- Loading entity Correct_One_Bit_64
# -- Loading entity wr_chnl
# -- Loading entity rd_chnl
# -- Loading entity full_axi
# -- Loading entity axi_bram_ctrl_top
# -- Loading entity axi_bram_ctrl
# -- Compiling entity design_1_axi_bram_ctrl_0_0
# -- Compiling architecture design_1_axi_bram_ctrl_0_0_arch of design_1_axi_bram_ctrl_0_0
# End time: 20:52:02 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:02 on Jun 10,2021
# vlog -incr -work generic_baseblocks_v2_1_0 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v 
# -- Skipping module generic_baseblocks_v2_1_0_carry_and
# -- Skipping module generic_baseblocks_v2_1_0_carry_latch_and
# -- Skipping module generic_baseblocks_v2_1_0_carry_latch_or
# -- Skipping module generic_baseblocks_v2_1_0_carry_or
# -- Skipping module generic_baseblocks_v2_1_0_carry
# -- Skipping module generic_baseblocks_v2_1_0_command_fifo
# -- Skipping module generic_baseblocks_v2_1_0_comparator_mask_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_mask
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_mask_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_mask
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel
# -- Skipping module generic_baseblocks_v2_1_0_comparator_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator
# -- Skipping module generic_baseblocks_v2_1_0_mux_enc
# -- Skipping module generic_baseblocks_v2_1_0_mux
# -- Skipping module generic_baseblocks_v2_1_0_nto1_mux
# 
# Top level modules:
# 	generic_baseblocks_v2_1_0_carry_latch_and
# 	generic_baseblocks_v2_1_0_carry_or
# 	generic_baseblocks_v2_1_0_carry
# 	generic_baseblocks_v2_1_0_command_fifo
# 	generic_baseblocks_v2_1_0_comparator_mask_static
# 	generic_baseblocks_v2_1_0_comparator_mask
# 	generic_baseblocks_v2_1_0_comparator_sel_mask_static
# 	generic_baseblocks_v2_1_0_comparator_sel_mask
# 	generic_baseblocks_v2_1_0_comparator_sel_static
# 	generic_baseblocks_v2_1_0_comparator_sel
# 	generic_baseblocks_v2_1_0_comparator_static
# 	generic_baseblocks_v2_1_0_comparator
# 	generic_baseblocks_v2_1_0_mux_enc
# 	generic_baseblocks_v2_1_0_nto1_mux
# End time: 20:52:02 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:04 on Jun 10,2021
# vlog -incr -work axi_infrastructure_v1_1_0 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v 
# -- Skipping module axi_infrastructure_v1_1_0_axi2vector
# -- Skipping module axi_infrastructure_v1_1_0_axic_srl_fifo
# -- Skipping module axi_infrastructure_v1_1_0_vector2axi
# 
# Top level modules:
# 	axi_infrastructure_v1_1_0_axi2vector
# 	axi_infrastructure_v1_1_0_axic_srl_fifo
# 	axi_infrastructure_v1_1_0_vector2axi
# End time: 20:52:04 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:04 on Jun 10,2021
# vlog -incr -work axi_register_slice_v2_1_22 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v 
# -- Skipping module axi_register_slice_v2_1_22_test_master
# -- Skipping module axi_register_slice_v2_1_22_test_slave
# -- Skipping module axi_register_slice_v2_1_22_tdm_sample
# -- Skipping module axi_register_slice_v2_1_22_auto_slr
# -- Skipping module axi_register_slice_v2_1_22_auto_src
# -- Skipping module axi_register_slice_v2_1_22_auto_dest
# -- Skipping module axi_register_slice_v2_1_22_srl_rtl
# -- Skipping module axi_register_slice_v2_1_22_axic_register_slice
# -- Skipping module axi_register_slice_v2_1_22_multi_slr
# -- Skipping module axi_register_slice_v2_1_22_middle_region_slr
# -- Skipping module axi_register_slice_v2_1_22_source_region_slr
# -- Skipping module axi_register_slice_v2_1_22_dest_region_slr
# -- Skipping module axi_register_slice_v2_1_22_single_slr
# -- Skipping module axi_register_slice_v2_1_22_axic_reg_srl_fifo
# -- Skipping module axi_register_slice_v2_1_22_axi_register_slice
# 
# Top level modules:
# 	axi_register_slice_v2_1_22_axi_register_slice
# End time: 20:52:04 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:04 on Jun 10,2021
# vlog -incr -work axi_data_fifo_v2_1_21 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v 
# -- Skipping module axi_data_fifo_v2_1_21_axic_fifo
# -- Skipping module axi_data_fifo_v2_1_21_fifo_gen
# -- Skipping module axi_data_fifo_v2_1_21_axic_srl_fifo
# -- Skipping module axi_data_fifo_v2_1_21_axic_reg_srl_fifo
# -- Skipping module axi_data_fifo_v2_1_21_ndeep_srl
# -- Skipping module axi_data_fifo_v2_1_21_axi_data_fifo
# 
# Top level modules:
# 	axi_data_fifo_v2_1_21_axic_fifo
# 	axi_data_fifo_v2_1_21_axic_srl_fifo
# 	axi_data_fifo_v2_1_21_axic_reg_srl_fifo
# 	axi_data_fifo_v2_1_21_axi_data_fifo
# End time: 20:52:04 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:04 on Jun 10,2021
# vlog -incr -work axi_crossbar_v2_1_23 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v 
# -- Skipping module axi_crossbar_v2_1_23_addr_arbiter_sasd
# -- Skipping module axi_crossbar_v2_1_23_addr_arbiter
# -- Skipping module axi_crossbar_v2_1_23_addr_decoder
# -- Skipping module axi_crossbar_v2_1_23_arbiter_resp
# -- Skipping module axi_crossbar_v2_1_23_crossbar_sasd
# -- Skipping module axi_crossbar_v2_1_23_crossbar
# -- Skipping module axi_crossbar_v2_1_23_decerr_slave
# -- Skipping module axi_crossbar_v2_1_23_si_transactor
# -- Skipping module axi_crossbar_v2_1_23_splitter
# -- Skipping module axi_crossbar_v2_1_23_wdata_mux
# -- Skipping module axi_crossbar_v2_1_23_wdata_router
# -- Skipping module axi_crossbar_v2_1_23_axi_crossbar
# 
# Top level modules:
# 	axi_crossbar_v2_1_23_axi_crossbar
# End time: 20:52:04 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:06 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v 
# -- Skipping module design_1_xbar_0
# 
# Top level modules:
# 	design_1_xbar_0
# End time: 20:52:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:06 on Jun 10,2021
# vlog -incr -work util_vector_logic_v2_0_1 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v 
# -- Skipping module util_vector_logic_v2_0_1_util_vector_logic
# 
# Top level modules:
# 	util_vector_logic_v2_0_1_util_vector_logic
# End time: 20:52:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:06 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v 
# -- Skipping module design_1_util_vector_logic_0_0
# 
# Top level modules:
# 	design_1_util_vector_logic_0_0
# End time: 20:52:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:06 on Jun 10,2021
# vlog -incr -work blk_mem_gen_v8_4_4 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_4_output_stage
# -- Skipping module blk_mem_gen_v8_4_4_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_4_mem_module
# -- Skipping module blk_mem_gen_v8_4_4
# 
# Top level modules:
# 	blk_mem_gen_v8_4_4
# End time: 20:52:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:06 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v ../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v 
# -- Skipping module design_1_blk_mem_gen_0_0
# -- Compiling module design_1
# -- Skipping module design_1_axi_interconnect_0_0
# -- Skipping module m00_couplers_imp_1CA5Z32
# -- Skipping module s00_couplers_imp_O7FAN0
# -- Skipping module s01_couplers_imp_1F69D31
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module design_1_wrapper
# -- Skipping module tb_dma_rw
# 
# Top level modules:
# 	tb_dma_rw
# End time: 20:52:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 20:52:08 on Jun 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:52:08 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1496.375 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '25' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
Program launched (PID=13064)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1496.375 ; gain = 0.000
update_module_reference design_1_DMA_READ_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_READ_CTRL_0_0 from DMA_READ_CTRL_v1_0 1.0 to DMA_READ_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_DMA_WRITE_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_WRITE_CTRL_0_0 from DMA_WRITE_CTRL_v1_0 1.0 to DMA_WRITE_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_READ_CTRL.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_READ_CTRL.v
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_READ_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_WRITE_CTRL_0 .
Exporting to file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1555.777 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
[Thu Jun 10 21:14:08 2021] Launched design_1_DMA_READ_CTRL_0_0_synth_1, design_1_DMA_WRITE_CTRL_0_0_synth_1...
Run output will be captured here:
design_1_DMA_READ_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1/runme.log
design_1_DMA_WRITE_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
update_module_reference design_1_DMA_READ_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_READ_CTRL_0_0 from DMA_READ_CTRL_v1_0 1.0 to DMA_READ_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_DMA_WRITE_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_WRITE_CTRL_0_0 from DMA_WRITE_CTRL_v1_0 1.0 to DMA_WRITE_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_READ_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_WRITE_CTRL_0 .
Exporting to file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1582.812 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
[Thu Jun 10 21:15:28 2021] Launched design_1_DMA_READ_CTRL_0_0_synth_1, design_1_DMA_WRITE_CTRL_0_0_synth_1...
Run output will be captured here:
design_1_DMA_READ_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1/runme.log
design_1_DMA_WRITE_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_2019.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_2019.4/modelsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_2019.4/tcl/vsim/pref.tcl

# 2019.4

# do {tb_dma_rw_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_pkg_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/fifo_generator_v13_2_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_fifo_v1_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_srl_fifo_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_cdc_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_datamover_v5_1_24".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_sg_v4_1_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_dma_v7_1_23".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_bram_ctrl_v4_1_4".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/generic_baseblocks_v2_1_0".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_infrastructure_v1_1_0".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_register_slice_v2_1_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_data_fifo_v2_1_21".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_crossbar_v2_1_23".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/util_vector_logic_v2_0_1".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_4".
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap fifo_generator_v13_2_5 modelsim_lib/msim/fifo_generator_v13_2_5 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_fifo_v1_0_14 modelsim_lib/msim/lib_fifo_v1_0_14 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_datamover_v5_1_24 modelsim_lib/msim/axi_datamover_v5_1_24 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_sg_v4_1_13 modelsim_lib/msim/axi_sg_v4_1_13 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_dma_v7_1_23 modelsim_lib/msim/axi_dma_v7_1_23 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_bram_ctrl_v4_1_4 modelsim_lib/msim/axi_bram_ctrl_v4_1_4 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_register_slice_v2_1_22 modelsim_lib/msim/axi_register_slice_v2_1_22 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_data_fifo_v2_1_21 modelsim_lib/msim/axi_data_fifo_v2_1_21 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_crossbar_v2_1_23 modelsim_lib/msim/axi_crossbar_v2_1_23 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap util_vector_logic_v2_0_1 modelsim_lib/msim/util_vector_logic_v2_0_1 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap blk_mem_gen_v8_4_4 modelsim_lib/msim/blk_mem_gen_v8_4_4 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:37 on Jun 10,2021
# vlog -incr -sv -work xpm "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_fifo_base
# -- Skipping module xpm_fifo_rst
# -- Skipping module xpm_counter_updn
# -- Skipping module xpm_fifo_reg_vec
# -- Skipping module xpm_fifo_reg_bit
# -- Skipping module xpm_reg_pipe_bit
# -- Skipping module xpm_fifo_sync
# -- Skipping module xpm_fifo_async
# -- Skipping module xpm_fifo_axis
# -- Skipping module xpm_fifo_axif
# -- Skipping module xpm_fifo_axil
# -- Skipping module xpm_fifo_axi_reg_slice
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_fifo_axif
# 	xpm_fifo_axil
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 21:16:37 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:38 on Jun 10,2021
# vcom -93 -work xpm E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 21:16:38 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:38 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../../source_code/WRITE_CTRL/LITE_READ_CTRL.v ../../../../../source_code/READ_CTRL/LITE_WRITE_CTRL.v ../../../../../source_code/READ_CTRL/MM2S_CTRL.v ../../../../../source_code/READ_CTRL/DMA_READ_CTRL.v ../../../../../source_code/WRITE_CTRL/LITE_WRITE_CTRL.v ../../../../../source_code/WRITE_CTRL/S2MM_CTRL.v ../../../../../source_code/WRITE_CTRL/DMA_WRITE_CTRL.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v 
# -- Compiling module LITE_READ_CTRL
# -- Skipping module LITE_WRITE_CTRL
# -- Skipping module MM2S_CTRL
# -- Skipping module DMA_READ_CTRL
# -- Skipping module LITE_WRITE__CTRL
# -- Skipping module S2MM_CTRL
# -- Skipping module DMA_WRITE_CTRL
# -- Skipping module design_1_DMA_READ_CTRL_0_0
# -- Skipping module design_1_DMA_WRITE_CTRL_0_0
# 
# Top level modules:
# 	design_1_DMA_READ_CTRL_0_0
# 	design_1_DMA_WRITE_CTRL_0_0
# End time: 21:16:38 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:38 on Jun 10,2021
# vcom -93 -work lib_pkg_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package lib_pkg
# -- Compiling package body lib_pkg
# -- Loading package lib_pkg
# End time: 21:16:38 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:38 on Jun 10,2021
# vlog -incr -work fifo_generator_v13_2_5 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v 
# -- Skipping module fifo_generator_vlog_beh
# -- Skipping module fifo_generator_v13_2_5_CONV_VER
# -- Skipping module fifo_generator_v13_2_5_sync_stage
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_as
# -- Skipping module fifo_generator_v13_2_5_beh_ver_ll_afifo
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_ss
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_preload0
# -- Skipping module fifo_generator_v13_2_5_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# End time: 21:16:38 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:40 on Jun 10,2021
# vcom -93 -work fifo_generator_v13_2_5 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# End time: 21:16:42 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:42 on Jun 10,2021
# vlog -incr -work fifo_generator_v13_2_5 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v 
# 
# Top level modules:
# End time: 21:16:42 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:42 on Jun 10,2021
# vcom -93 -work lib_fifo_v1_0_14 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity async_fifo_fg
# -- Compiling architecture implementation of async_fifo_fg
# -- Compiling entity sync_fifo_fg
# -- Compiling architecture implementation of sync_fifo_fg
# End time: 21:16:42 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:42 on Jun 10,2021
# vcom -93 -work lib_srl_fifo_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cntr_incr_decr_addn_f
# -- Loading package NUMERIC_STD
# -- Compiling architecture imp of cntr_incr_decr_addn_f
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Compiling entity dynshreg_f
# -- Compiling architecture behavioral of dynshreg_f
# -- Compiling entity srl_fifo_rbu_f
# -- Compiling architecture imp of srl_fifo_rbu_f
# -- Loading entity cntr_incr_decr_addn_f
# -- Loading entity dynshreg_f
# -- Compiling entity srl_fifo_f
# -- Compiling architecture imp of srl_fifo_f
# -- Loading entity srl_fifo_rbu_f
# End time: 21:16:42 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:42 on Jun 10,2021
# vcom -93 -work lib_cdc_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 21:16:43 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:43 on Jun 10,2021
# vcom -93 -work axi_datamover_v5_1_24 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi_datamover_reset
# -- Compiling architecture implementation of axi_datamover_reset
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_datamover_afifo_autord
# -- Compiling architecture imp of axi_datamover_afifo_autord
# -- Loading entity sync_fifo_fg
# -- Compiling entity axi_datamover_sfifo_autord
# -- Compiling architecture imp of axi_datamover_sfifo_autord
# -- Loading package lib_pkg
# -- Loading entity srl_fifo_f
# -- Loading entity axi_datamover_sfifo_autord
# -- Loading entity axi_datamover_afifo_autord
# -- Compiling entity axi_datamover_fifo
# -- Compiling architecture imp of axi_datamover_fifo
# -- Loading entity axi_datamover_fifo
# -- Compiling entity axi_datamover_cmd_status
# -- Compiling architecture implementation of axi_datamover_cmd_status
# -- Compiling entity axi_datamover_scc
# -- Compiling architecture implementation of axi_datamover_scc
# -- Compiling entity axi_datamover_strb_gen2
# -- Compiling architecture implementation of axi_datamover_strb_gen2
# -- Loading entity axi_datamover_strb_gen2
# -- Compiling entity axi_datamover_pcc
# -- Compiling architecture implementation of axi_datamover_pcc
# -- Compiling entity axi_datamover_addr_cntl
# -- Compiling architecture implementation of axi_datamover_addr_cntl
# -- Compiling entity axi_datamover_rdmux
# -- Compiling architecture implementation of axi_datamover_rdmux
# -- Loading entity axi_datamover_rdmux
# -- Compiling entity axi_datamover_rddata_cntl
# -- Compiling architecture implementation of axi_datamover_rddata_cntl
# -- Compiling entity axi_datamover_rd_status_cntl
# -- Compiling architecture implementation of axi_datamover_rd_status_cntl
# -- Compiling entity axi_datamover_wr_demux
# -- Compiling architecture implementation of axi_datamover_wr_demux
# -- Compiling entity axi_datamover_wrdata_cntl
# -- Compiling architecture implementation of axi_datamover_wrdata_cntl
# -- Compiling entity axi_datamover_wr_status_cntl
# -- Compiling architecture implementation of axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_wr_demux
# -- Compiling entity axi_datamover_skid2mm_buf
# -- Compiling architecture implementation of axi_datamover_skid2mm_buf
# -- Compiling entity axi_datamover_skid_buf
# -- Compiling architecture implementation of axi_datamover_skid_buf
# -- Compiling entity axi_datamover_rd_sf
# -- Compiling architecture implementation of axi_datamover_rd_sf
# -- Compiling entity axi_datamover_wr_sf
# -- Compiling architecture implementation of axi_datamover_wr_sf
# -- Compiling entity axi_datamover_stbs_set
# -- Compiling architecture implementation of axi_datamover_stbs_set
# -- Compiling entity axi_datamover_stbs_set_nodre
# -- Compiling architecture implementation of axi_datamover_stbs_set_nodre
# -- Compiling entity axi_datamover_ibttcc
# -- Compiling architecture implementation of axi_datamover_ibttcc
# -- Loading entity axi_datamover_skid_buf
# -- Loading entity axi_datamover_stbs_set
# -- Loading entity axi_datamover_stbs_set_nodre
# -- Compiling entity axi_datamover_indet_btt
# -- Compiling architecture implementation of axi_datamover_indet_btt
# -- Compiling entity axi_datamover_dre_mux2_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
# -- Compiling entity axi_datamover_dre_mux4_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
# -- Compiling entity axi_datamover_dre_mux8_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux4_1_x_n
# -- Loading entity axi_datamover_dre_mux2_1_x_n
# -- Compiling entity axi_datamover_mm2s_dre
# -- Compiling architecture implementation of axi_datamover_mm2s_dre
# -- Compiling entity axi_datamover_s2mm_dre
# -- Compiling architecture implementation of axi_datamover_s2mm_dre
# -- Compiling entity axi_datamover_ms_strb_set
# -- Compiling architecture implementation of axi_datamover_ms_strb_set
# -- Loading entity axi_datamover_ms_strb_set
# -- Compiling entity axi_datamover_mssai_skid_buf
# -- Compiling architecture implementation of axi_datamover_mssai_skid_buf
# -- Compiling entity axi_datamover_slice
# -- Compiling architecture working of axi_datamover_slice
# -- Loading entity axi_datamover_mssai_skid_buf
# -- Loading entity axi_datamover_slice
# -- Compiling entity axi_datamover_s2mm_scatter
# -- Compiling architecture implementation of axi_datamover_s2mm_scatter
# -- Loading entity axi_datamover_s2mm_dre
# -- Loading entity axi_datamover_s2mm_scatter
# -- Compiling entity axi_datamover_s2mm_realign
# -- Compiling architecture implementation of axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_reset
# -- Loading entity axi_datamover_cmd_status
# -- Loading entity axi_datamover_scc
# -- Loading entity axi_datamover_addr_cntl
# -- Loading entity axi_datamover_wrdata_cntl
# -- Loading entity axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_skid2mm_buf
# -- Compiling entity axi_datamover_s2mm_basic_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
# -- Compiling entity axi_datamover_s2mm_omit_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_pcc
# -- Loading entity axi_datamover_ibttcc
# -- Loading entity axi_datamover_indet_btt
# -- Loading entity axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_wr_sf
# -- Compiling entity axi_datamover_s2mm_full_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_rddata_cntl
# -- Loading entity axi_datamover_rd_status_cntl
# -- Compiling entity axi_datamover_mm2s_basic_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
# -- Compiling entity axi_datamover_mm2s_omit_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_mm2s_dre
# -- Loading entity axi_datamover_rd_sf
# -- Compiling entity axi_datamover_mm2s_full_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_mm2s_basic_wrap
# -- Loading entity axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_s2mm_basic_wrap
# -- Compiling entity axi_datamover
# -- Compiling architecture implementation of axi_datamover
# End time: 21:16:44 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:44 on Jun 10,2021
# vcom -93 -work axi_sg_v4_1_13 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package axi_sg_pkg
# -- Compiling package body axi_sg_pkg
# -- Loading package axi_sg_pkg
# -- Compiling entity axi_sg_reset
# -- Compiling architecture implementation of axi_sg_reset
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading entity sync_fifo_fg
# -- Compiling entity axi_sg_sfifo_autord
# -- Compiling architecture imp of axi_sg_sfifo_autord
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_sg_afifo_autord
# -- Compiling architecture imp of axi_sg_afifo_autord
# -- Loading package lib_pkg
# -- Loading entity srl_fifo_f
# -- Loading entity axi_sg_sfifo_autord
# -- Loading entity axi_sg_afifo_autord
# -- Compiling entity axi_sg_fifo
# -- Compiling architecture imp of axi_sg_fifo
# -- Loading entity axi_sg_fifo
# -- Compiling entity axi_sg_cmd_status
# -- Compiling architecture implementation of axi_sg_cmd_status
# -- Compiling entity axi_sg_rdmux
# -- Compiling architecture implementation of axi_sg_rdmux
# -- Compiling entity axi_sg_addr_cntl
# -- Compiling architecture implementation of axi_sg_addr_cntl
# -- Loading entity axi_sg_rdmux
# -- Compiling entity axi_sg_rddata_cntl
# -- Compiling architecture implementation of axi_sg_rddata_cntl
# -- Compiling entity axi_sg_rd_status_cntl
# -- Compiling architecture implementation of axi_sg_rd_status_cntl
# -- Compiling entity axi_sg_scc
# -- Compiling architecture implementation of axi_sg_scc
# -- Compiling entity axi_sg_wr_demux
# -- Compiling architecture implementation of axi_sg_wr_demux
# -- Compiling entity axi_sg_scc_wr
# -- Compiling architecture implementation of axi_sg_scc_wr
# -- Loading entity axi_sg_wr_demux
# -- Compiling entity axi_sg_skid2mm_buf
# -- Compiling architecture implementation of axi_sg_skid2mm_buf
# -- Compiling entity axi_sg_wrdata_cntl
# -- Compiling architecture implementation of axi_sg_wrdata_cntl
# -- Compiling entity axi_sg_wr_status_cntl
# -- Compiling architecture implementation of axi_sg_wr_status_cntl
# -- Compiling entity axi_sg_skid_buf
# -- Compiling architecture implementation of axi_sg_skid_buf
# -- Loading entity axi_sg_reset
# -- Loading entity axi_sg_cmd_status
# -- Loading entity axi_sg_scc
# -- Loading entity axi_sg_addr_cntl
# -- Loading entity axi_sg_rddata_cntl
# -- Loading entity axi_sg_rd_status_cntl
# -- Loading entity axi_sg_skid_buf
# -- Compiling entity axi_sg_mm2s_basic_wrap
# -- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
# -- Loading entity axi_sg_scc_wr
# -- Loading entity axi_sg_wrdata_cntl
# -- Loading entity axi_sg_wr_status_cntl
# -- Loading entity axi_sg_skid2mm_buf
# -- Compiling entity axi_sg_s2mm_basic_wrap
# -- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
# -- Loading entity axi_sg_mm2s_basic_wrap
# -- Loading entity axi_sg_s2mm_basic_wrap
# -- Compiling entity axi_sg_datamover
# -- Compiling architecture implementation of axi_sg_datamover
# -- Loading package axi_sg_pkg
# -- Compiling entity axi_sg_ftch_sm
# -- Compiling architecture implementation of axi_sg_ftch_sm
# -- Compiling entity axi_sg_ftch_pntr
# -- Compiling architecture implementation of axi_sg_ftch_pntr
# -- Compiling entity axi_sg_ftch_cmdsts_if
# -- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
# -- Compiling entity axi_sg_ftch_mngr
# -- Compiling architecture implementation of axi_sg_ftch_mngr
# -- Loading entity axi_sg_ftch_sm
# -- Loading entity axi_sg_ftch_pntr
# -- Loading entity axi_sg_ftch_cmdsts_if
# -- Compiling entity axi_sg_cntrl_strm
# -- Compiling architecture implementation of axi_sg_cntrl_strm
# -- Loading entity cdc_sync
# -- Compiling entity axi_sg_ftch_queue
# -- Compiling architecture implementation of axi_sg_ftch_queue
# -- Loading entity axi_sg_cntrl_strm
# -- Compiling entity axi_sg_ftch_noqueue
# -- Compiling architecture implementation of axi_sg_ftch_noqueue
# -- Compiling entity axi_sg_ftch_q_mngr
# -- Compiling architecture implementation of axi_sg_ftch_q_mngr
# -- Loading entity axi_sg_ftch_queue
# -- Loading entity axi_sg_ftch_noqueue
# -- Compiling entity axi_sg_updt_cmdsts_if
# -- Compiling architecture implementation of axi_sg_updt_cmdsts_if
# -- Compiling entity axi_sg_updt_sm
# -- Compiling architecture implementation of axi_sg_updt_sm
# -- Compiling entity axi_sg_updt_mngr
# -- Compiling architecture implementation of axi_sg_updt_mngr
# -- Loading entity axi_sg_updt_sm
# -- Loading entity axi_sg_updt_cmdsts_if
# -- Compiling entity axi_sg_updt_queue
# -- Compiling architecture implementation of axi_sg_updt_queue
# -- Compiling entity axi_sg_updt_noqueue
# -- Compiling architecture implementation of axi_sg_updt_noqueue
# -- Compiling entity axi_sg_updt_q_mngr
# -- Compiling architecture implementation of axi_sg_updt_q_mngr
# -- Loading entity axi_sg_updt_queue
# -- Loading entity axi_sg_updt_noqueue
# -- Compiling entity axi_sg_intrpt
# -- Compiling architecture implementation of axi_sg_intrpt
# -- Compiling entity axi_sg
# -- Compiling architecture implementation of axi_sg
# -- Loading entity axi_sg_ftch_mngr
# -- Loading entity axi_sg_ftch_q_mngr
# -- Loading entity axi_sg_updt_mngr
# -- Loading entity axi_sg_updt_q_mngr
# -- Loading entity axi_sg_intrpt
# -- Loading entity axi_sg_datamover
# End time: 21:16:46 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:46 on Jun 10,2021
# vcom -93 -work axi_dma_v7_1_23 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Compiling package axi_dma_pkg
# -- Compiling package body axi_dma_pkg
# -- Loading package axi_dma_pkg
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package axi_dma_pkg
# -- Compiling entity axi_dma_reset
# -- Compiling architecture implementation of axi_dma_reset
# -- Loading entity cdc_sync
# -- Compiling entity axi_dma_rst_module
# -- Compiling architecture implementation of axi_dma_rst_module
# -- Loading entity axi_dma_reset
# -- Compiling entity axi_dma_lite_if
# -- Compiling architecture implementation of axi_dma_lite_if
# -- Compiling entity axi_dma_register
# -- Compiling architecture implementation of axi_dma_register
# -- Compiling entity axi_dma_register_s2mm
# -- Compiling architecture implementation of axi_dma_register_s2mm
# -- Compiling entity axi_dma_reg_module
# -- Compiling architecture implementation of axi_dma_reg_module
# -- Loading entity axi_dma_lite_if
# -- Loading entity axi_dma_register
# -- Loading entity axi_dma_register_s2mm
# -- Compiling entity axi_dma_skid_buf
# -- Compiling architecture implementation of axi_dma_skid_buf
# -- Loading package VCOMPONENTS
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_dma_afifo_autord
# -- Compiling architecture imp of axi_dma_afifo_autord
# -- Compiling entity axi_dma_s2mm
# -- Compiling architecture implementation of axi_dma_s2mm
# -- Compiling entity axi_dma_sofeof_gen
# -- Compiling architecture implementation of axi_dma_sofeof_gen
# -- Compiling entity axi_dma_smple_sm
# -- Compiling architecture implementation of axi_dma_smple_sm
# -- Loading entity srl_fifo_f
# -- Compiling entity axi_dma_mm2s_sg_if
# -- Compiling architecture implementation of axi_dma_mm2s_sg_if
# -- Compiling entity axi_dma_mm2s_sm
# -- Compiling architecture implementation of axi_dma_mm2s_sm
# -- Compiling entity axi_dma_mm2s_cmdsts_if
# -- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
# -- Compiling entity axi_dma_mm2s_sts_mngr
# -- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
# -- Compiling entity axi_dma_mm2s_cntrl_strm
# -- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
# -- Loading entity sync_fifo_fg
# -- Loading entity axi_dma_skid_buf
# -- Loading entity axi_dma_afifo_autord
# -- Compiling entity axi_dma_mm2s_mngr
# -- Compiling architecture implementation of axi_dma_mm2s_mngr
# -- Loading entity axi_dma_mm2s_sm
# -- Loading entity axi_dma_mm2s_sg_if
# -- Loading entity axi_dma_smple_sm
# -- Loading entity axi_dma_mm2s_cmdsts_if
# -- Loading entity axi_dma_mm2s_sts_mngr
# -- Compiling entity axi_dma_s2mm_sg_if
# -- Compiling architecture implementation of axi_dma_s2mm_sg_if
# -- Compiling entity axi_dma_s2mm_sm
# -- Compiling architecture implementation of axi_dma_s2mm_sm
# -- Compiling entity axi_dma_s2mm_cmdsts_if
# -- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
# -- Compiling entity axi_dma_s2mm_sts_mngr
# -- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
# -- Compiling entity axi_dma_s2mm_sts_strm
# -- Compiling architecture implementation of axi_dma_s2mm_sts_strm
# -- Compiling entity axi_dma_s2mm_mngr
# -- Compiling architecture implementation of axi_dma_s2mm_mngr
# -- Loading entity axi_dma_s2mm_sm
# -- Loading entity axi_dma_s2mm_sg_if
# -- Loading entity axi_dma_s2mm_cmdsts_if
# -- Loading entity axi_dma_s2mm_sts_mngr
# -- Loading entity axi_dma_s2mm_sts_strm
# -- Compiling entity axi_dma_cmd_split
# -- Compiling architecture implementation of axi_dma_cmd_split
# -- Compiling entity axi_dma
# -- Compiling architecture implementation of axi_dma
# -- Loading entity axi_dma_rst_module
# -- Loading entity axi_dma_reg_module
# -- Loading package axi_sg_pkg
# -- Loading entity axi_sg
# -- Loading entity axi_dma_mm2s_mngr
# -- Loading entity axi_dma_sofeof_gen
# -- Loading entity axi_dma_s2mm_mngr
# -- Loading entity axi_dma_s2mm
# -- Loading entity axi_dma_cmd_split
# -- Loading entity axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_reset
# -- Loading entity axi_datamover_sfifo_autord
# -- Loading entity axi_datamover_afifo_autord
# -- Loading entity axi_datamover_fifo
# -- Loading entity axi_datamover_cmd_status
# -- Loading entity axi_datamover_strb_gen2
# -- Loading entity axi_datamover_pcc
# -- Loading entity axi_datamover_addr_cntl
# -- Loading entity axi_datamover_rdmux
# -- Loading entity axi_datamover_rddata_cntl
# -- Loading entity axi_datamover_rd_status_cntl
# -- Loading entity axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux4_1_x_n
# -- Loading entity axi_datamover_dre_mux2_1_x_n
# -- Loading entity axi_datamover_mm2s_dre
# -- Loading entity axi_datamover_rd_sf
# -- Loading entity axi_datamover_skid_buf
# -- Loading entity axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_scc
# -- Loading entity axi_datamover_mm2s_basic_wrap
# -- Loading entity axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_ibttcc
# -- Loading entity axi_datamover_stbs_set
# -- Loading entity axi_datamover_stbs_set_nodre
# -- Loading entity axi_datamover_indet_btt
# -- Loading entity axi_datamover_s2mm_dre
# -- Loading entity axi_datamover_ms_strb_set
# -- Loading entity axi_datamover_mssai_skid_buf
# -- Loading entity axi_datamover_slice
# -- Loading entity axi_datamover_s2mm_scatter
# -- Loading entity axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_wrdata_cntl
# -- Loading entity axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_wr_demux
# -- Loading entity axi_datamover_skid2mm_buf
# -- Loading entity axi_datamover_wr_sf
# -- Loading entity axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_s2mm_basic_wrap
# -- Loading entity axi_datamover
# End time: 21:16:47 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:48 on Jun 10,2021
# vcom -93 -work xil_defaultlib ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Loading package axi_dma_pkg
# -- Loading entity axi_dma
# -- Compiling entity design_1_axi_dma_0_0
# -- Compiling architecture design_1_axi_dma_0_0_arch of design_1_axi_dma_0_0
# -- Compiling entity design_1_axi_dma_1_0
# -- Compiling architecture design_1_axi_dma_1_0_arch of design_1_axi_dma_1_0
# End time: 21:16:49 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:49 on Jun 10,2021
# vcom -93 -work axi_bram_ctrl_v4_1_4 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SRL_FIFO
# -- Compiling architecture IMP of SRL_FIFO
# -- Compiling package axi_bram_ctrl_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body axi_bram_ctrl_funcs
# -- Loading package axi_bram_ctrl_funcs
# -- Compiling entity axi_lite_if
# -- Compiling architecture IMP of axi_lite_if
# -- Compiling entity checkbit_handler_64
# -- Compiling architecture IMP of checkbit_handler_64
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit_64
# -- Compiling architecture IMP of Correct_One_Bit_64
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ecc_gen
# -- Compiling architecture trans of ecc_gen
# -- Loading entity axi_lite_if
# -- Loading package axi_bram_ctrl_funcs
# -- Compiling entity lite_ecc_reg
# -- Compiling architecture implementation of lite_ecc_reg
# -- Loading entity lite_ecc_reg
# -- Loading entity Parity
# -- Loading entity checkbit_handler
# -- Loading entity Correct_One_Bit
# -- Loading entity ecc_gen
# -- Compiling entity axi_lite
# -- Compiling architecture implementation of axi_lite
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10622):Process LITE_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10628)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8421):Process LITE_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8427)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10368):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10383)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10078):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10094)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8187):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8199)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7929):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7943)
# -- Compiling entity sng_port_arb
# -- Compiling architecture implementation of sng_port_arb
# -- Compiling entity ua_narrow
# -- Compiling architecture implementation of ua_narrow
# -- Compiling entity wrap_brst
# -- Compiling architecture implementation of wrap_brst
# -- Compiling entity wrap_brst_rd
# -- Compiling architecture implementation of wrap_brst_rd
# -- Loading entity wrap_brst
# -- Loading entity ua_narrow
# -- Loading entity checkbit_handler_64
# -- Loading entity Correct_One_Bit_64
# -- Compiling entity rd_chnl
# -- Compiling architecture implementation of rd_chnl
# -- Loading entity wrap_brst_rd
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22571):Process RD_ADDR_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22575)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16908):Process RD_ADDR_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16919)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22452):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22461)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22399):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22408)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22324):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22333)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16734):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16746)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16571):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16584)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22922):Process RD_DATA_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22926)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19889):Process RD_DATA_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19895)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22825):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22836)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22731):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22742)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22644):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22656)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18734):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18767)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17419):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17454)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15154): Nonresolved signal 'rlast_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21424):Process RLAST_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21438)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21287):Process RLAST_SM_CMB_PROCESS_RL
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21304)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15209): Nonresolved signal 'rl_count' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22626):Process line__22626
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22630)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20313):Process line__20313
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20317)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20056):Process line__20056
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20060)
# -- Loading entity SRL_FIFO
# -- Compiling entity wr_chnl
# -- Compiling architecture implementation of wr_chnl
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(24404): Nonresolved signal 'wr_data_ecc_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26569):Process WR_DATA_ECC_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26582)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26321):Process WR_DATA_ECC_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26335)
# -- Loading entity sng_port_arb
# -- Loading entity wr_chnl
# -- Loading entity rd_chnl
# -- Compiling entity full_axi
# -- Compiling architecture implementation of full_axi
# -- Loading entity axi_lite
# -- Loading entity full_axi
# -- Compiling entity axi_bram_ctrl_top
# -- Compiling architecture implementation of axi_bram_ctrl_top
# -- Loading package VCOMPONENTS
# -- Loading entity axi_bram_ctrl_top
# -- Compiling entity axi_bram_ctrl
# -- Compiling architecture implementation of axi_bram_ctrl
# End time: 21:16:50 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 9
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:52 on Jun 10,2021
# vcom -93 -work xil_defaultlib ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package VCOMPONENTS
# -- Loading entity axi_lite_if
# -- Loading package axi_bram_ctrl_funcs
# -- Loading entity lite_ecc_reg
# -- Loading entity Parity
# -- Loading entity checkbit_handler
# -- Loading entity Correct_One_Bit
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ecc_gen
# -- Loading entity axi_lite
# -- Loading entity sng_port_arb
# -- Loading entity SRL_FIFO
# -- Loading entity wrap_brst
# -- Loading entity ua_narrow
# -- Loading entity checkbit_handler_64
# -- Loading entity Correct_One_Bit_64
# -- Loading entity wr_chnl
# -- Loading entity rd_chnl
# -- Loading entity full_axi
# -- Loading entity axi_bram_ctrl_top
# -- Loading entity axi_bram_ctrl
# -- Compiling entity design_1_axi_bram_ctrl_0_0
# -- Compiling architecture design_1_axi_bram_ctrl_0_0_arch of design_1_axi_bram_ctrl_0_0
# End time: 21:16:53 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:53 on Jun 10,2021
# vlog -incr -work generic_baseblocks_v2_1_0 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v 
# -- Skipping module generic_baseblocks_v2_1_0_carry_and
# -- Skipping module generic_baseblocks_v2_1_0_carry_latch_and
# -- Skipping module generic_baseblocks_v2_1_0_carry_latch_or
# -- Skipping module generic_baseblocks_v2_1_0_carry_or
# -- Skipping module generic_baseblocks_v2_1_0_carry
# -- Skipping module generic_baseblocks_v2_1_0_command_fifo
# -- Skipping module generic_baseblocks_v2_1_0_comparator_mask_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_mask
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_mask_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_mask
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel
# -- Skipping module generic_baseblocks_v2_1_0_comparator_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator
# -- Skipping module generic_baseblocks_v2_1_0_mux_enc
# -- Skipping module generic_baseblocks_v2_1_0_mux
# -- Skipping module generic_baseblocks_v2_1_0_nto1_mux
# 
# Top level modules:
# 	generic_baseblocks_v2_1_0_carry_latch_and
# 	generic_baseblocks_v2_1_0_carry_or
# 	generic_baseblocks_v2_1_0_carry
# 	generic_baseblocks_v2_1_0_command_fifo
# 	generic_baseblocks_v2_1_0_comparator_mask_static
# 	generic_baseblocks_v2_1_0_comparator_mask
# 	generic_baseblocks_v2_1_0_comparator_sel_mask_static
# 	generic_baseblocks_v2_1_0_comparator_sel_mask
# 	generic_baseblocks_v2_1_0_comparator_sel_static
# 	generic_baseblocks_v2_1_0_comparator_sel
# 	generic_baseblocks_v2_1_0_comparator_static
# 	generic_baseblocks_v2_1_0_comparator
# 	generic_baseblocks_v2_1_0_mux_enc
# 	generic_baseblocks_v2_1_0_nto1_mux
# End time: 21:16:53 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:53 on Jun 10,2021
# vlog -incr -work axi_infrastructure_v1_1_0 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v 
# -- Skipping module axi_infrastructure_v1_1_0_axi2vector
# -- Skipping module axi_infrastructure_v1_1_0_axic_srl_fifo
# -- Skipping module axi_infrastructure_v1_1_0_vector2axi
# 
# Top level modules:
# 	axi_infrastructure_v1_1_0_axi2vector
# 	axi_infrastructure_v1_1_0_axic_srl_fifo
# 	axi_infrastructure_v1_1_0_vector2axi
# End time: 21:16:53 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:54 on Jun 10,2021
# vlog -incr -work axi_register_slice_v2_1_22 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v 
# -- Skipping module axi_register_slice_v2_1_22_test_master
# -- Skipping module axi_register_slice_v2_1_22_test_slave
# -- Skipping module axi_register_slice_v2_1_22_tdm_sample
# -- Skipping module axi_register_slice_v2_1_22_auto_slr
# -- Skipping module axi_register_slice_v2_1_22_auto_src
# -- Skipping module axi_register_slice_v2_1_22_auto_dest
# -- Skipping module axi_register_slice_v2_1_22_srl_rtl
# -- Skipping module axi_register_slice_v2_1_22_axic_register_slice
# -- Skipping module axi_register_slice_v2_1_22_multi_slr
# -- Skipping module axi_register_slice_v2_1_22_middle_region_slr
# -- Skipping module axi_register_slice_v2_1_22_source_region_slr
# -- Skipping module axi_register_slice_v2_1_22_dest_region_slr
# -- Skipping module axi_register_slice_v2_1_22_single_slr
# -- Skipping module axi_register_slice_v2_1_22_axic_reg_srl_fifo
# -- Skipping module axi_register_slice_v2_1_22_axi_register_slice
# 
# Top level modules:
# 	axi_register_slice_v2_1_22_axi_register_slice
# End time: 21:16:54 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:54 on Jun 10,2021
# vlog -incr -work axi_data_fifo_v2_1_21 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v 
# -- Skipping module axi_data_fifo_v2_1_21_axic_fifo
# -- Skipping module axi_data_fifo_v2_1_21_fifo_gen
# -- Skipping module axi_data_fifo_v2_1_21_axic_srl_fifo
# -- Skipping module axi_data_fifo_v2_1_21_axic_reg_srl_fifo
# -- Skipping module axi_data_fifo_v2_1_21_ndeep_srl
# -- Skipping module axi_data_fifo_v2_1_21_axi_data_fifo
# 
# Top level modules:
# 	axi_data_fifo_v2_1_21_axic_fifo
# 	axi_data_fifo_v2_1_21_axic_srl_fifo
# 	axi_data_fifo_v2_1_21_axic_reg_srl_fifo
# 	axi_data_fifo_v2_1_21_axi_data_fifo
# End time: 21:16:54 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:54 on Jun 10,2021
# vlog -incr -work axi_crossbar_v2_1_23 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v 
# -- Skipping module axi_crossbar_v2_1_23_addr_arbiter_sasd
# -- Skipping module axi_crossbar_v2_1_23_addr_arbiter
# -- Skipping module axi_crossbar_v2_1_23_addr_decoder
# -- Skipping module axi_crossbar_v2_1_23_arbiter_resp
# -- Skipping module axi_crossbar_v2_1_23_crossbar_sasd
# -- Skipping module axi_crossbar_v2_1_23_crossbar
# -- Skipping module axi_crossbar_v2_1_23_decerr_slave
# -- Skipping module axi_crossbar_v2_1_23_si_transactor
# -- Skipping module axi_crossbar_v2_1_23_splitter
# -- Skipping module axi_crossbar_v2_1_23_wdata_mux
# -- Skipping module axi_crossbar_v2_1_23_wdata_router
# -- Skipping module axi_crossbar_v2_1_23_axi_crossbar
# 
# Top level modules:
# 	axi_crossbar_v2_1_23_axi_crossbar
# End time: 21:16:54 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:54 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v 
# -- Skipping module design_1_xbar_0
# 
# Top level modules:
# 	design_1_xbar_0
# End time: 21:16:54 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:56 on Jun 10,2021
# vlog -incr -work util_vector_logic_v2_0_1 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v 
# -- Skipping module util_vector_logic_v2_0_1_util_vector_logic
# 
# Top level modules:
# 	util_vector_logic_v2_0_1_util_vector_logic
# End time: 21:16:56 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:56 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v 
# -- Skipping module design_1_util_vector_logic_0_0
# 
# Top level modules:
# 	design_1_util_vector_logic_0_0
# End time: 21:16:56 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:56 on Jun 10,2021
# vlog -incr -work blk_mem_gen_v8_4_4 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_4_output_stage
# -- Skipping module blk_mem_gen_v8_4_4_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_4_mem_module
# -- Skipping module blk_mem_gen_v8_4_4
# 
# Top level modules:
# 	blk_mem_gen_v8_4_4
# End time: 21:16:56 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:56 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v ../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v 
# -- Skipping module design_1_blk_mem_gen_0_0
# -- Skipping module design_1
# -- Skipping module design_1_axi_interconnect_0_0
# -- Skipping module m00_couplers_imp_1CA5Z32
# -- Skipping module s00_couplers_imp_O7FAN0
# -- Skipping module s01_couplers_imp_1F69D31
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module design_1_wrapper
# -- Skipping module tb_dma_rw
# 
# Top level modules:
# 	tb_dma_rw
# End time: 21:16:56 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:16:56 on Jun 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:16:56 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.238 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '24' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
Program launched (PID=3608)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1598.238 ; gain = 0.000
update_module_reference design_1_DMA_READ_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_READ_CTRL_0_0 from DMA_READ_CTRL_v1_0 1.0 to DMA_READ_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_DMA_WRITE_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_WRITE_CTRL_0_0 from DMA_WRITE_CTRL_v1_0 1.0 to DMA_WRITE_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_READ_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_WRITE_CTRL_0 .
Exporting to file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1606.336 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
[Thu Jun 10 21:26:26 2021] Launched design_1_DMA_READ_CTRL_0_0_synth_1, design_1_DMA_WRITE_CTRL_0_0_synth_1...
Run output will be captured here:
design_1_DMA_READ_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1/runme.log
design_1_DMA_WRITE_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_2019.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_2019.4/modelsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_2019.4/tcl/vsim/pref.tcl

# 2019.4

# do {tb_dma_rw_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_pkg_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/fifo_generator_v13_2_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_fifo_v1_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_srl_fifo_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_cdc_v1_0_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_datamover_v5_1_24".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_sg_v4_1_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_dma_v7_1_23".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_bram_ctrl_v4_1_4".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/generic_baseblocks_v2_1_0".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_infrastructure_v1_1_0".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_register_slice_v2_1_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_data_fifo_v2_1_21".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_crossbar_v2_1_23".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/util_vector_logic_v2_0_1".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_4".
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap fifo_generator_v13_2_5 modelsim_lib/msim/fifo_generator_v13_2_5 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_fifo_v1_0_14 modelsim_lib/msim/lib_fifo_v1_0_14 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_datamover_v5_1_24 modelsim_lib/msim/axi_datamover_v5_1_24 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_sg_v4_1_13 modelsim_lib/msim/axi_sg_v4_1_13 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_dma_v7_1_23 modelsim_lib/msim/axi_dma_v7_1_23 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_bram_ctrl_v4_1_4 modelsim_lib/msim/axi_bram_ctrl_v4_1_4 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_register_slice_v2_1_22 modelsim_lib/msim/axi_register_slice_v2_1_22 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_data_fifo_v2_1_21 modelsim_lib/msim/axi_data_fifo_v2_1_21 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap axi_crossbar_v2_1_23 modelsim_lib/msim/axi_crossbar_v2_1_23 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap util_vector_logic_v2_0_1 modelsim_lib/msim/util_vector_logic_v2_0_1 
# Modifying modelsim.ini
# reading modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap blk_mem_gen_v8_4_4 modelsim_lib/msim/blk_mem_gen_v8_4_4 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:45 on Jun 10,2021
# vlog -incr -sv -work xpm "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_fifo_base
# -- Skipping module xpm_fifo_rst
# -- Skipping module xpm_counter_updn
# -- Skipping module xpm_fifo_reg_vec
# -- Skipping module xpm_fifo_reg_bit
# -- Skipping module xpm_reg_pipe_bit
# -- Skipping module xpm_fifo_sync
# -- Skipping module xpm_fifo_async
# -- Skipping module xpm_fifo_axis
# -- Skipping module xpm_fifo_axif
# -- Skipping module xpm_fifo_axil
# -- Skipping module xpm_fifo_axi_reg_slice
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_fifo_axif
# 	xpm_fifo_axil
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 21:27:46 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:46 on Jun 10,2021
# vcom -93 -work xpm E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 21:27:46 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:46 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../../source_code/WRITE_CTRL/LITE_READ_CTRL.v ../../../../../source_code/READ_CTRL/LITE_WRITE_CTRL.v ../../../../../source_code/READ_CTRL/MM2S_CTRL.v ../../../../../source_code/READ_CTRL/DMA_READ_CTRL.v ../../../../../source_code/WRITE_CTRL/LITE_WRITE_CTRL.v ../../../../../source_code/WRITE_CTRL/S2MM_CTRL.v ../../../../../source_code/WRITE_CTRL/DMA_WRITE_CTRL.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v 
# -- Skipping module LITE_READ_CTRL
# -- Skipping module LITE_WRITE_CTRL
# -- Compiling module MM2S_CTRL
# -- Skipping module DMA_READ_CTRL
# -- Skipping module LITE_WRITE__CTRL
# -- Compiling module S2MM_CTRL
# -- Skipping module DMA_WRITE_CTRL
# -- Skipping module design_1_DMA_READ_CTRL_0_0
# -- Skipping module design_1_DMA_WRITE_CTRL_0_0
# 
# Top level modules:
# 	design_1_DMA_READ_CTRL_0_0
# 	design_1_DMA_WRITE_CTRL_0_0
# End time: 21:27:46 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:47 on Jun 10,2021
# vcom -93 -work lib_pkg_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package lib_pkg
# -- Compiling package body lib_pkg
# -- Loading package lib_pkg
# End time: 21:27:47 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:47 on Jun 10,2021
# vlog -incr -work fifo_generator_v13_2_5 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v 
# -- Skipping module fifo_generator_vlog_beh
# -- Skipping module fifo_generator_v13_2_5_CONV_VER
# -- Skipping module fifo_generator_v13_2_5_sync_stage
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_as
# -- Skipping module fifo_generator_v13_2_5_beh_ver_ll_afifo
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_ss
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_preload0
# -- Skipping module fifo_generator_v13_2_5_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# End time: 21:27:47 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:47 on Jun 10,2021
# vcom -93 -work fifo_generator_v13_2_5 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# End time: 21:27:49 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:49 on Jun 10,2021
# vlog -incr -work fifo_generator_v13_2_5 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v 
# 
# Top level modules:
# End time: 21:27:49 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:49 on Jun 10,2021
# vcom -93 -work lib_fifo_v1_0_14 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity async_fifo_fg
# -- Compiling architecture implementation of async_fifo_fg
# -- Compiling entity sync_fifo_fg
# -- Compiling architecture implementation of sync_fifo_fg
# End time: 21:27:49 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:49 on Jun 10,2021
# vcom -93 -work lib_srl_fifo_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cntr_incr_decr_addn_f
# -- Loading package NUMERIC_STD
# -- Compiling architecture imp of cntr_incr_decr_addn_f
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Compiling entity dynshreg_f
# -- Compiling architecture behavioral of dynshreg_f
# -- Compiling entity srl_fifo_rbu_f
# -- Compiling architecture imp of srl_fifo_rbu_f
# -- Loading entity cntr_incr_decr_addn_f
# -- Loading entity dynshreg_f
# -- Compiling entity srl_fifo_f
# -- Compiling architecture imp of srl_fifo_f
# -- Loading entity srl_fifo_rbu_f
# End time: 21:27:50 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:50 on Jun 10,2021
# vcom -93 -work lib_cdc_v1_0_2 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 21:27:50 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:50 on Jun 10,2021
# vcom -93 -work axi_datamover_v5_1_24 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi_datamover_reset
# -- Compiling architecture implementation of axi_datamover_reset
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_datamover_afifo_autord
# -- Compiling architecture imp of axi_datamover_afifo_autord
# -- Loading entity sync_fifo_fg
# -- Compiling entity axi_datamover_sfifo_autord
# -- Compiling architecture imp of axi_datamover_sfifo_autord
# -- Loading package lib_pkg
# -- Loading entity srl_fifo_f
# -- Loading entity axi_datamover_sfifo_autord
# -- Loading entity axi_datamover_afifo_autord
# -- Compiling entity axi_datamover_fifo
# -- Compiling architecture imp of axi_datamover_fifo
# -- Loading entity axi_datamover_fifo
# -- Compiling entity axi_datamover_cmd_status
# -- Compiling architecture implementation of axi_datamover_cmd_status
# -- Compiling entity axi_datamover_scc
# -- Compiling architecture implementation of axi_datamover_scc
# -- Compiling entity axi_datamover_strb_gen2
# -- Compiling architecture implementation of axi_datamover_strb_gen2
# -- Loading entity axi_datamover_strb_gen2
# -- Compiling entity axi_datamover_pcc
# -- Compiling architecture implementation of axi_datamover_pcc
# -- Compiling entity axi_datamover_addr_cntl
# -- Compiling architecture implementation of axi_datamover_addr_cntl
# -- Compiling entity axi_datamover_rdmux
# -- Compiling architecture implementation of axi_datamover_rdmux
# -- Loading entity axi_datamover_rdmux
# -- Compiling entity axi_datamover_rddata_cntl
# -- Compiling architecture implementation of axi_datamover_rddata_cntl
# -- Compiling entity axi_datamover_rd_status_cntl
# -- Compiling architecture implementation of axi_datamover_rd_status_cntl
# -- Compiling entity axi_datamover_wr_demux
# -- Compiling architecture implementation of axi_datamover_wr_demux
# -- Compiling entity axi_datamover_wrdata_cntl
# -- Compiling architecture implementation of axi_datamover_wrdata_cntl
# -- Compiling entity axi_datamover_wr_status_cntl
# -- Compiling architecture implementation of axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_wr_demux
# -- Compiling entity axi_datamover_skid2mm_buf
# -- Compiling architecture implementation of axi_datamover_skid2mm_buf
# -- Compiling entity axi_datamover_skid_buf
# -- Compiling architecture implementation of axi_datamover_skid_buf
# -- Compiling entity axi_datamover_rd_sf
# -- Compiling architecture implementation of axi_datamover_rd_sf
# -- Compiling entity axi_datamover_wr_sf
# -- Compiling architecture implementation of axi_datamover_wr_sf
# -- Compiling entity axi_datamover_stbs_set
# -- Compiling architecture implementation of axi_datamover_stbs_set
# -- Compiling entity axi_datamover_stbs_set_nodre
# -- Compiling architecture implementation of axi_datamover_stbs_set_nodre
# -- Compiling entity axi_datamover_ibttcc
# -- Compiling architecture implementation of axi_datamover_ibttcc
# -- Loading entity axi_datamover_skid_buf
# -- Loading entity axi_datamover_stbs_set
# -- Loading entity axi_datamover_stbs_set_nodre
# -- Compiling entity axi_datamover_indet_btt
# -- Compiling architecture implementation of axi_datamover_indet_btt
# -- Compiling entity axi_datamover_dre_mux2_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
# -- Compiling entity axi_datamover_dre_mux4_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
# -- Compiling entity axi_datamover_dre_mux8_1_x_n
# -- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux4_1_x_n
# -- Loading entity axi_datamover_dre_mux2_1_x_n
# -- Compiling entity axi_datamover_mm2s_dre
# -- Compiling architecture implementation of axi_datamover_mm2s_dre
# -- Compiling entity axi_datamover_s2mm_dre
# -- Compiling architecture implementation of axi_datamover_s2mm_dre
# -- Compiling entity axi_datamover_ms_strb_set
# -- Compiling architecture implementation of axi_datamover_ms_strb_set
# -- Loading entity axi_datamover_ms_strb_set
# -- Compiling entity axi_datamover_mssai_skid_buf
# -- Compiling architecture implementation of axi_datamover_mssai_skid_buf
# -- Compiling entity axi_datamover_slice
# -- Compiling architecture working of axi_datamover_slice
# -- Loading entity axi_datamover_mssai_skid_buf
# -- Loading entity axi_datamover_slice
# -- Compiling entity axi_datamover_s2mm_scatter
# -- Compiling architecture implementation of axi_datamover_s2mm_scatter
# -- Loading entity axi_datamover_s2mm_dre
# -- Loading entity axi_datamover_s2mm_scatter
# -- Compiling entity axi_datamover_s2mm_realign
# -- Compiling architecture implementation of axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_reset
# -- Loading entity axi_datamover_cmd_status
# -- Loading entity axi_datamover_scc
# -- Loading entity axi_datamover_addr_cntl
# -- Loading entity axi_datamover_wrdata_cntl
# -- Loading entity axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_skid2mm_buf
# -- Compiling entity axi_datamover_s2mm_basic_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
# -- Compiling entity axi_datamover_s2mm_omit_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_pcc
# -- Loading entity axi_datamover_ibttcc
# -- Loading entity axi_datamover_indet_btt
# -- Loading entity axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_wr_sf
# -- Compiling entity axi_datamover_s2mm_full_wrap
# -- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_rddata_cntl
# -- Loading entity axi_datamover_rd_status_cntl
# -- Compiling entity axi_datamover_mm2s_basic_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
# -- Compiling entity axi_datamover_mm2s_omit_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_mm2s_dre
# -- Loading entity axi_datamover_rd_sf
# -- Compiling entity axi_datamover_mm2s_full_wrap
# -- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_mm2s_basic_wrap
# -- Loading entity axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_s2mm_basic_wrap
# -- Compiling entity axi_datamover
# -- Compiling architecture implementation of axi_datamover
# End time: 21:27:52 on Jun 10,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:53 on Jun 10,2021
# vcom -93 -work axi_sg_v4_1_13 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package axi_sg_pkg
# -- Compiling package body axi_sg_pkg
# -- Loading package axi_sg_pkg
# -- Compiling entity axi_sg_reset
# -- Compiling architecture implementation of axi_sg_reset
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading entity sync_fifo_fg
# -- Compiling entity axi_sg_sfifo_autord
# -- Compiling architecture imp of axi_sg_sfifo_autord
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_sg_afifo_autord
# -- Compiling architecture imp of axi_sg_afifo_autord
# -- Loading package lib_pkg
# -- Loading entity srl_fifo_f
# -- Loading entity axi_sg_sfifo_autord
# -- Loading entity axi_sg_afifo_autord
# -- Compiling entity axi_sg_fifo
# -- Compiling architecture imp of axi_sg_fifo
# -- Loading entity axi_sg_fifo
# -- Compiling entity axi_sg_cmd_status
# -- Compiling architecture implementation of axi_sg_cmd_status
# -- Compiling entity axi_sg_rdmux
# -- Compiling architecture implementation of axi_sg_rdmux
# -- Compiling entity axi_sg_addr_cntl
# -- Compiling architecture implementation of axi_sg_addr_cntl
# -- Loading entity axi_sg_rdmux
# -- Compiling entity axi_sg_rddata_cntl
# -- Compiling architecture implementation of axi_sg_rddata_cntl
# -- Compiling entity axi_sg_rd_status_cntl
# -- Compiling architecture implementation of axi_sg_rd_status_cntl
# -- Compiling entity axi_sg_scc
# -- Compiling architecture implementation of axi_sg_scc
# -- Compiling entity axi_sg_wr_demux
# -- Compiling architecture implementation of axi_sg_wr_demux
# -- Compiling entity axi_sg_scc_wr
# -- Compiling architecture implementation of axi_sg_scc_wr
# -- Loading entity axi_sg_wr_demux
# -- Compiling entity axi_sg_skid2mm_buf
# -- Compiling architecture implementation of axi_sg_skid2mm_buf
# -- Compiling entity axi_sg_wrdata_cntl
# -- Compiling architecture implementation of axi_sg_wrdata_cntl
# -- Compiling entity axi_sg_wr_status_cntl
# -- Compiling architecture implementation of axi_sg_wr_status_cntl
# -- Compiling entity axi_sg_skid_buf
# -- Compiling architecture implementation of axi_sg_skid_buf
# -- Loading entity axi_sg_reset
# -- Loading entity axi_sg_cmd_status
# -- Loading entity axi_sg_scc
# -- Loading entity axi_sg_addr_cntl
# -- Loading entity axi_sg_rddata_cntl
# -- Loading entity axi_sg_rd_status_cntl
# -- Loading entity axi_sg_skid_buf
# -- Compiling entity axi_sg_mm2s_basic_wrap
# -- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
# -- Loading entity axi_sg_scc_wr
# -- Loading entity axi_sg_wrdata_cntl
# -- Loading entity axi_sg_wr_status_cntl
# -- Loading entity axi_sg_skid2mm_buf
# -- Compiling entity axi_sg_s2mm_basic_wrap
# -- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
# -- Loading entity axi_sg_mm2s_basic_wrap
# -- Loading entity axi_sg_s2mm_basic_wrap
# -- Compiling entity axi_sg_datamover
# -- Compiling architecture implementation of axi_sg_datamover
# -- Loading package axi_sg_pkg
# -- Compiling entity axi_sg_ftch_sm
# -- Compiling architecture implementation of axi_sg_ftch_sm
# -- Compiling entity axi_sg_ftch_pntr
# -- Compiling architecture implementation of axi_sg_ftch_pntr
# -- Compiling entity axi_sg_ftch_cmdsts_if
# -- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
# -- Compiling entity axi_sg_ftch_mngr
# -- Compiling architecture implementation of axi_sg_ftch_mngr
# -- Loading entity axi_sg_ftch_sm
# -- Loading entity axi_sg_ftch_pntr
# -- Loading entity axi_sg_ftch_cmdsts_if
# -- Compiling entity axi_sg_cntrl_strm
# -- Compiling architecture implementation of axi_sg_cntrl_strm
# -- Loading entity cdc_sync
# -- Compiling entity axi_sg_ftch_queue
# -- Compiling architecture implementation of axi_sg_ftch_queue
# -- Loading entity axi_sg_cntrl_strm
# -- Compiling entity axi_sg_ftch_noqueue
# -- Compiling architecture implementation of axi_sg_ftch_noqueue
# -- Compiling entity axi_sg_ftch_q_mngr
# -- Compiling architecture implementation of axi_sg_ftch_q_mngr
# -- Loading entity axi_sg_ftch_queue
# -- Loading entity axi_sg_ftch_noqueue
# -- Compiling entity axi_sg_updt_cmdsts_if
# -- Compiling architecture implementation of axi_sg_updt_cmdsts_if
# -- Compiling entity axi_sg_updt_sm
# -- Compiling architecture implementation of axi_sg_updt_sm
# -- Compiling entity axi_sg_updt_mngr
# -- Compiling architecture implementation of axi_sg_updt_mngr
# -- Loading entity axi_sg_updt_sm
# -- Loading entity axi_sg_updt_cmdsts_if
# -- Compiling entity axi_sg_updt_queue
# -- Compiling architecture implementation of axi_sg_updt_queue
# -- Compiling entity axi_sg_updt_noqueue
# -- Compiling architecture implementation of axi_sg_updt_noqueue
# -- Compiling entity axi_sg_updt_q_mngr
# -- Compiling architecture implementation of axi_sg_updt_q_mngr
# -- Loading entity axi_sg_updt_queue
# -- Loading entity axi_sg_updt_noqueue
# -- Compiling entity axi_sg_intrpt
# -- Compiling architecture implementation of axi_sg_intrpt
# -- Compiling entity axi_sg
# -- Compiling architecture implementation of axi_sg
# -- Loading entity axi_sg_ftch_mngr
# -- Loading entity axi_sg_ftch_q_mngr
# -- Loading entity axi_sg_updt_mngr
# -- Loading entity axi_sg_updt_q_mngr
# -- Loading entity axi_sg_intrpt
# -- Loading entity axi_sg_datamover
# End time: 21:27:54 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:55 on Jun 10,2021
# vcom -93 -work axi_dma_v7_1_23 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Compiling package axi_dma_pkg
# -- Compiling package body axi_dma_pkg
# -- Loading package axi_dma_pkg
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package axi_dma_pkg
# -- Compiling entity axi_dma_reset
# -- Compiling architecture implementation of axi_dma_reset
# -- Loading entity cdc_sync
# -- Compiling entity axi_dma_rst_module
# -- Compiling architecture implementation of axi_dma_rst_module
# -- Loading entity axi_dma_reset
# -- Compiling entity axi_dma_lite_if
# -- Compiling architecture implementation of axi_dma_lite_if
# -- Compiling entity axi_dma_register
# -- Compiling architecture implementation of axi_dma_register
# -- Compiling entity axi_dma_register_s2mm
# -- Compiling architecture implementation of axi_dma_register_s2mm
# -- Compiling entity axi_dma_reg_module
# -- Compiling architecture implementation of axi_dma_reg_module
# -- Loading entity axi_dma_lite_if
# -- Loading entity axi_dma_register
# -- Loading entity axi_dma_register_s2mm
# -- Compiling entity axi_dma_skid_buf
# -- Compiling architecture implementation of axi_dma_skid_buf
# -- Loading package VCOMPONENTS
# -- Loading entity async_fifo_fg
# -- Compiling entity axi_dma_afifo_autord
# -- Compiling architecture imp of axi_dma_afifo_autord
# -- Compiling entity axi_dma_s2mm
# -- Compiling architecture implementation of axi_dma_s2mm
# -- Compiling entity axi_dma_sofeof_gen
# -- Compiling architecture implementation of axi_dma_sofeof_gen
# -- Compiling entity axi_dma_smple_sm
# -- Compiling architecture implementation of axi_dma_smple_sm
# -- Loading entity srl_fifo_f
# -- Compiling entity axi_dma_mm2s_sg_if
# -- Compiling architecture implementation of axi_dma_mm2s_sg_if
# -- Compiling entity axi_dma_mm2s_sm
# -- Compiling architecture implementation of axi_dma_mm2s_sm
# -- Compiling entity axi_dma_mm2s_cmdsts_if
# -- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
# -- Compiling entity axi_dma_mm2s_sts_mngr
# -- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
# -- Compiling entity axi_dma_mm2s_cntrl_strm
# -- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
# -- Loading entity sync_fifo_fg
# -- Loading entity axi_dma_skid_buf
# -- Loading entity axi_dma_afifo_autord
# -- Compiling entity axi_dma_mm2s_mngr
# -- Compiling architecture implementation of axi_dma_mm2s_mngr
# -- Loading entity axi_dma_mm2s_sm
# -- Loading entity axi_dma_mm2s_sg_if
# -- Loading entity axi_dma_smple_sm
# -- Loading entity axi_dma_mm2s_cmdsts_if
# -- Loading entity axi_dma_mm2s_sts_mngr
# -- Compiling entity axi_dma_s2mm_sg_if
# -- Compiling architecture implementation of axi_dma_s2mm_sg_if
# -- Compiling entity axi_dma_s2mm_sm
# -- Compiling architecture implementation of axi_dma_s2mm_sm
# -- Compiling entity axi_dma_s2mm_cmdsts_if
# -- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
# -- Compiling entity axi_dma_s2mm_sts_mngr
# -- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
# -- Compiling entity axi_dma_s2mm_sts_strm
# -- Compiling architecture implementation of axi_dma_s2mm_sts_strm
# -- Compiling entity axi_dma_s2mm_mngr
# -- Compiling architecture implementation of axi_dma_s2mm_mngr
# -- Loading entity axi_dma_s2mm_sm
# -- Loading entity axi_dma_s2mm_sg_if
# -- Loading entity axi_dma_s2mm_cmdsts_if
# -- Loading entity axi_dma_s2mm_sts_mngr
# -- Loading entity axi_dma_s2mm_sts_strm
# -- Compiling entity axi_dma_cmd_split
# -- Compiling architecture implementation of axi_dma_cmd_split
# -- Compiling entity axi_dma
# -- Compiling architecture implementation of axi_dma
# -- Loading entity axi_dma_rst_module
# -- Loading entity axi_dma_reg_module
# -- Loading package axi_sg_pkg
# -- Loading entity axi_sg
# -- Loading entity axi_dma_mm2s_mngr
# -- Loading entity axi_dma_sofeof_gen
# -- Loading entity axi_dma_s2mm_mngr
# -- Loading entity axi_dma_s2mm
# -- Loading entity axi_dma_cmd_split
# -- Loading entity axi_datamover_mm2s_omit_wrap
# -- Loading entity axi_datamover_reset
# -- Loading entity axi_datamover_sfifo_autord
# -- Loading entity axi_datamover_afifo_autord
# -- Loading entity axi_datamover_fifo
# -- Loading entity axi_datamover_cmd_status
# -- Loading entity axi_datamover_strb_gen2
# -- Loading entity axi_datamover_pcc
# -- Loading entity axi_datamover_addr_cntl
# -- Loading entity axi_datamover_rdmux
# -- Loading entity axi_datamover_rddata_cntl
# -- Loading entity axi_datamover_rd_status_cntl
# -- Loading entity axi_datamover_dre_mux8_1_x_n
# -- Loading entity axi_datamover_dre_mux4_1_x_n
# -- Loading entity axi_datamover_dre_mux2_1_x_n
# -- Loading entity axi_datamover_mm2s_dre
# -- Loading entity axi_datamover_rd_sf
# -- Loading entity axi_datamover_skid_buf
# -- Loading entity axi_datamover_mm2s_full_wrap
# -- Loading entity axi_datamover_scc
# -- Loading entity axi_datamover_mm2s_basic_wrap
# -- Loading entity axi_datamover_s2mm_omit_wrap
# -- Loading entity axi_datamover_ibttcc
# -- Loading entity axi_datamover_stbs_set
# -- Loading entity axi_datamover_stbs_set_nodre
# -- Loading entity axi_datamover_indet_btt
# -- Loading entity axi_datamover_s2mm_dre
# -- Loading entity axi_datamover_ms_strb_set
# -- Loading entity axi_datamover_mssai_skid_buf
# -- Loading entity axi_datamover_slice
# -- Loading entity axi_datamover_s2mm_scatter
# -- Loading entity axi_datamover_s2mm_realign
# -- Loading entity axi_datamover_wrdata_cntl
# -- Loading entity axi_datamover_wr_status_cntl
# -- Loading entity axi_datamover_wr_demux
# -- Loading entity axi_datamover_skid2mm_buf
# -- Loading entity axi_datamover_wr_sf
# -- Loading entity axi_datamover_s2mm_full_wrap
# -- Loading entity axi_datamover_s2mm_basic_wrap
# -- Loading entity axi_datamover
# End time: 21:27:56 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:57 on Jun 10,2021
# vcom -93 -work xil_defaultlib ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib_pkg
# -- Loading package axi_dma_pkg
# -- Loading entity axi_dma
# -- Compiling entity design_1_axi_dma_0_0
# -- Compiling architecture design_1_axi_dma_0_0_arch of design_1_axi_dma_0_0
# -- Compiling entity design_1_axi_dma_1_0
# -- Compiling architecture design_1_axi_dma_1_0_arch of design_1_axi_dma_1_0
# End time: 21:27:58 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:27:58 on Jun 10,2021
# vcom -93 -work axi_bram_ctrl_v4_1_4 ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SRL_FIFO
# -- Compiling architecture IMP of SRL_FIFO
# -- Compiling package axi_bram_ctrl_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body axi_bram_ctrl_funcs
# -- Loading package axi_bram_ctrl_funcs
# -- Compiling entity axi_lite_if
# -- Compiling architecture IMP of axi_lite_if
# -- Compiling entity checkbit_handler_64
# -- Compiling architecture IMP of checkbit_handler_64
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit_64
# -- Compiling architecture IMP of Correct_One_Bit_64
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ecc_gen
# -- Compiling architecture trans of ecc_gen
# -- Loading entity axi_lite_if
# -- Loading package axi_bram_ctrl_funcs
# -- Compiling entity lite_ecc_reg
# -- Compiling architecture implementation of lite_ecc_reg
# -- Loading entity lite_ecc_reg
# -- Loading entity Parity
# -- Loading entity checkbit_handler
# -- Loading entity Correct_One_Bit
# -- Loading entity ecc_gen
# -- Compiling entity axi_lite
# -- Compiling architecture implementation of axi_lite
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10622):Process LITE_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10628)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8421):Process LITE_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8427)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10368):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10383)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10078):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10094)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8187):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8199)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7929):Process LITE_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7943)
# -- Compiling entity sng_port_arb
# -- Compiling architecture implementation of sng_port_arb
# -- Compiling entity ua_narrow
# -- Compiling architecture implementation of ua_narrow
# -- Compiling entity wrap_brst
# -- Compiling architecture implementation of wrap_brst
# -- Compiling entity wrap_brst_rd
# -- Compiling architecture implementation of wrap_brst_rd
# -- Loading entity wrap_brst
# -- Loading entity ua_narrow
# -- Loading entity checkbit_handler_64
# -- Loading entity Correct_One_Bit_64
# -- Compiling entity rd_chnl
# -- Compiling architecture implementation of rd_chnl
# -- Loading entity wrap_brst_rd
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22571):Process RD_ADDR_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22575)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16908):Process RD_ADDR_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16919)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22452):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22461)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22399):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22408)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22324):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22333)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16734):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16746)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16571):Process RD_ADDR_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16584)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_cs' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22922):Process RD_DATA_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22926)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19889):Process RD_DATA_SM_REG_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19895)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22825):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22836)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22731):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22742)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22644):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22656)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18734):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18767)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17419):Process RD_DATA_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17454)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15154): Nonresolved signal 'rlast_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21424):Process RLAST_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21438)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21287):Process RLAST_SM_CMB_PROCESS_RL
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21304)
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15209): Nonresolved signal 'rl_count' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22626):Process line__22626
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22630)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20313):Process line__20313
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20317)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20056):Process line__20056
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20060)
# -- Loading entity SRL_FIFO
# -- Compiling entity wr_chnl
# -- Compiling architecture implementation of wr_chnl
# ** Warning: ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(24404): Nonresolved signal 'wr_data_ecc_sm_ns' may have multiple sources.
#   Drivers:
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26569):Process WR_DATA_ECC_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26582)
#     ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26321):Process WR_DATA_ECC_SM_CMB_PROCESS
#        Driven at:
#           ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26335)
# -- Loading entity sng_port_arb
# -- Loading entity wr_chnl
# -- Loading entity rd_chnl
# -- Compiling entity full_axi
# -- Compiling architecture implementation of full_axi
# -- Loading entity axi_lite
# -- Loading entity full_axi
# -- Compiling entity axi_bram_ctrl_top
# -- Compiling architecture implementation of axi_bram_ctrl_top
# -- Loading package VCOMPONENTS
# -- Loading entity axi_bram_ctrl_top
# -- Compiling entity axi_bram_ctrl
# -- Compiling architecture implementation of axi_bram_ctrl
# End time: 21:27:59 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 9
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:01 on Jun 10,2021
# vcom -93 -work xil_defaultlib ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package VCOMPONENTS
# -- Loading entity axi_lite_if
# -- Loading package axi_bram_ctrl_funcs
# -- Loading entity lite_ecc_reg
# -- Loading entity Parity
# -- Loading entity checkbit_handler
# -- Loading entity Correct_One_Bit
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ecc_gen
# -- Loading entity axi_lite
# -- Loading entity sng_port_arb
# -- Loading entity SRL_FIFO
# -- Loading entity wrap_brst
# -- Loading entity ua_narrow
# -- Loading entity checkbit_handler_64
# -- Loading entity Correct_One_Bit_64
# -- Loading entity wr_chnl
# -- Loading entity rd_chnl
# -- Loading entity full_axi
# -- Loading entity axi_bram_ctrl_top
# -- Loading entity axi_bram_ctrl
# -- Compiling entity design_1_axi_bram_ctrl_0_0
# -- Compiling architecture design_1_axi_bram_ctrl_0_0_arch of design_1_axi_bram_ctrl_0_0
# End time: 21:28:02 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:03 on Jun 10,2021
# vlog -incr -work generic_baseblocks_v2_1_0 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v 
# -- Skipping module generic_baseblocks_v2_1_0_carry_and
# -- Skipping module generic_baseblocks_v2_1_0_carry_latch_and
# -- Skipping module generic_baseblocks_v2_1_0_carry_latch_or
# -- Skipping module generic_baseblocks_v2_1_0_carry_or
# -- Skipping module generic_baseblocks_v2_1_0_carry
# -- Skipping module generic_baseblocks_v2_1_0_command_fifo
# -- Skipping module generic_baseblocks_v2_1_0_comparator_mask_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_mask
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_mask_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_mask
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator_sel
# -- Skipping module generic_baseblocks_v2_1_0_comparator_static
# -- Skipping module generic_baseblocks_v2_1_0_comparator
# -- Skipping module generic_baseblocks_v2_1_0_mux_enc
# -- Skipping module generic_baseblocks_v2_1_0_mux
# -- Skipping module generic_baseblocks_v2_1_0_nto1_mux
# 
# Top level modules:
# 	generic_baseblocks_v2_1_0_carry_latch_and
# 	generic_baseblocks_v2_1_0_carry_or
# 	generic_baseblocks_v2_1_0_carry
# 	generic_baseblocks_v2_1_0_command_fifo
# 	generic_baseblocks_v2_1_0_comparator_mask_static
# 	generic_baseblocks_v2_1_0_comparator_mask
# 	generic_baseblocks_v2_1_0_comparator_sel_mask_static
# 	generic_baseblocks_v2_1_0_comparator_sel_mask
# 	generic_baseblocks_v2_1_0_comparator_sel_static
# 	generic_baseblocks_v2_1_0_comparator_sel
# 	generic_baseblocks_v2_1_0_comparator_static
# 	generic_baseblocks_v2_1_0_comparator
# 	generic_baseblocks_v2_1_0_mux_enc
# 	generic_baseblocks_v2_1_0_nto1_mux
# End time: 21:28:03 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:03 on Jun 10,2021
# vlog -incr -work axi_infrastructure_v1_1_0 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v 
# -- Skipping module axi_infrastructure_v1_1_0_axi2vector
# -- Skipping module axi_infrastructure_v1_1_0_axic_srl_fifo
# -- Skipping module axi_infrastructure_v1_1_0_vector2axi
# 
# Top level modules:
# 	axi_infrastructure_v1_1_0_axi2vector
# 	axi_infrastructure_v1_1_0_axic_srl_fifo
# 	axi_infrastructure_v1_1_0_vector2axi
# End time: 21:28:03 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:03 on Jun 10,2021
# vlog -incr -work axi_register_slice_v2_1_22 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v 
# -- Skipping module axi_register_slice_v2_1_22_test_master
# -- Skipping module axi_register_slice_v2_1_22_test_slave
# -- Skipping module axi_register_slice_v2_1_22_tdm_sample
# -- Skipping module axi_register_slice_v2_1_22_auto_slr
# -- Skipping module axi_register_slice_v2_1_22_auto_src
# -- Skipping module axi_register_slice_v2_1_22_auto_dest
# -- Skipping module axi_register_slice_v2_1_22_srl_rtl
# -- Skipping module axi_register_slice_v2_1_22_axic_register_slice
# -- Skipping module axi_register_slice_v2_1_22_multi_slr
# -- Skipping module axi_register_slice_v2_1_22_middle_region_slr
# -- Skipping module axi_register_slice_v2_1_22_source_region_slr
# -- Skipping module axi_register_slice_v2_1_22_dest_region_slr
# -- Skipping module axi_register_slice_v2_1_22_single_slr
# -- Skipping module axi_register_slice_v2_1_22_axic_reg_srl_fifo
# -- Skipping module axi_register_slice_v2_1_22_axi_register_slice
# 
# Top level modules:
# 	axi_register_slice_v2_1_22_axi_register_slice
# End time: 21:28:03 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:05 on Jun 10,2021
# vlog -incr -work axi_data_fifo_v2_1_21 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v 
# -- Skipping module axi_data_fifo_v2_1_21_axic_fifo
# -- Skipping module axi_data_fifo_v2_1_21_fifo_gen
# -- Skipping module axi_data_fifo_v2_1_21_axic_srl_fifo
# -- Skipping module axi_data_fifo_v2_1_21_axic_reg_srl_fifo
# -- Skipping module axi_data_fifo_v2_1_21_ndeep_srl
# -- Skipping module axi_data_fifo_v2_1_21_axi_data_fifo
# 
# Top level modules:
# 	axi_data_fifo_v2_1_21_axic_fifo
# 	axi_data_fifo_v2_1_21_axic_srl_fifo
# 	axi_data_fifo_v2_1_21_axic_reg_srl_fifo
# 	axi_data_fifo_v2_1_21_axi_data_fifo
# End time: 21:28:05 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:05 on Jun 10,2021
# vlog -incr -work axi_crossbar_v2_1_23 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v 
# -- Skipping module axi_crossbar_v2_1_23_addr_arbiter_sasd
# -- Skipping module axi_crossbar_v2_1_23_addr_arbiter
# -- Skipping module axi_crossbar_v2_1_23_addr_decoder
# -- Skipping module axi_crossbar_v2_1_23_arbiter_resp
# -- Skipping module axi_crossbar_v2_1_23_crossbar_sasd
# -- Skipping module axi_crossbar_v2_1_23_crossbar
# -- Skipping module axi_crossbar_v2_1_23_decerr_slave
# -- Skipping module axi_crossbar_v2_1_23_si_transactor
# -- Skipping module axi_crossbar_v2_1_23_splitter
# -- Skipping module axi_crossbar_v2_1_23_wdata_mux
# -- Skipping module axi_crossbar_v2_1_23_wdata_router
# -- Skipping module axi_crossbar_v2_1_23_axi_crossbar
# 
# Top level modules:
# 	axi_crossbar_v2_1_23_axi_crossbar
# End time: 21:28:05 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:05 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v 
# -- Skipping module design_1_xbar_0
# 
# Top level modules:
# 	design_1_xbar_0
# End time: 21:28:05 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:05 on Jun 10,2021
# vlog -incr -work util_vector_logic_v2_0_1 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v 
# -- Skipping module util_vector_logic_v2_0_1_util_vector_logic
# 
# Top level modules:
# 	util_vector_logic_v2_0_1_util_vector_logic
# End time: 21:28:06 on Jun 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:06 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v 
# -- Skipping module design_1_util_vector_logic_0_0
# 
# Top level modules:
# 	design_1_util_vector_logic_0_0
# End time: 21:28:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:06 on Jun 10,2021
# vlog -incr -work blk_mem_gen_v8_4_4 "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_4_output_stage
# -- Skipping module blk_mem_gen_v8_4_4_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_4_mem_module
# -- Skipping module blk_mem_gen_v8_4_4
# 
# Top level modules:
# 	blk_mem_gen_v8_4_4
# End time: 21:28:06 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:07 on Jun 10,2021
# vlog -incr -work xil_defaultlib "+incdir+../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0" ../../../../DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v ../../../../DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v ../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v 
# -- Skipping module design_1_blk_mem_gen_0_0
# -- Skipping module design_1
# -- Skipping module design_1_axi_interconnect_0_0
# -- Skipping module m00_couplers_imp_1CA5Z32
# -- Skipping module s00_couplers_imp_O7FAN0
# -- Skipping module s01_couplers_imp_1F69D31
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module design_1_wrapper
# -- Skipping module tb_dma_rw
# 
# Top level modules:
# 	tb_dma_rw
# End time: 21:28:07 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 21:28:07 on Jun 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:28:07 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1606.336 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '26' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/modelsim'
Program launched (PID=16460)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1606.336 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "10001000000000011". [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v:46]
update_module_reference design_1_DMA_WRITE_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_WRITE_CTRL_0_0 from DMA_WRITE_CTRL_v1_0 1.0 to DMA_WRITE_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_DMA_WRITE_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_WRITE_CTRL_0_0 from DMA_WRITE_CTRL_v1_0 1.0 to DMA_WRITE_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_DMA_READ_CTRL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_DMA_READ_CTRL_0_0 from DMA_READ_CTRL_v1_0 1.0 to DMA_READ_CTRL_v1_0 1.0
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property target_simulator XSim [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_WRITE_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sim_1\new\tb_dma_rw.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\DMA_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\MM2S_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\S2MM_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_WRITE_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sim_1\new\tb_dma_rw.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\DMA_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\MM2S_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\S2MM_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_WRITE_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sim_1\new\tb_dma_rw.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\DMA_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\MM2S_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\S2MM_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_WRITE_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sim_1\new\tb_dma_rw.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\DMA_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\MM2S_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\S2MM_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_WRITE_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sim_1\new\tb_dma_rw.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\DMA_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\MM2S_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\S2MM_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\READ_CTRL\LITE_READ_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_DMA_CONTROLLER\source_code\WRITE_CTRL\LITE_READ_CTRL.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_READ_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_WRITE_CTRL_0 .
Exporting to file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.570 ; gain = 55.504
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
[Thu Jun 10 21:37:17 2021] Launched design_1_DMA_READ_CTRL_0_0_synth_1, design_1_DMA_WRITE_CTRL_0_0_synth_1...
Run output will be captured here:
design_1_DMA_READ_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1/runme.log
design_1_DMA_WRITE_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dma_rw_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MM2S_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE__CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2MM_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_READ_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_WRITE_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dma_rw
"xvhdl --incr --relax -prj tb_dma_rw_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xelab -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:994]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1014]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1015]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:291]
WARNING: [VRFC 10-5021] port 's2mm_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:330]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_23.axi_dma_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MM2S_CTRL
Compiling module xil_defaultlib.LITE_WRITE_CTRL
Compiling module xil_defaultlib.LITE_READ_CTRL
Compiling module xil_defaultlib.DMA_READ_CTRL
Compiling module xil_defaultlib.design_1_DMA_READ_CTRL_0_0
Compiling module xil_defaultlib.S2MM_CTRL
Compiling module xil_defaultlib.LITE_WRITE__CTRL
Compiling module xil_defaultlib.DMA_WRITE_CTRL
Compiling module xil_defaultlib.design_1_DMA_WRITE_CTRL_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_4.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_s2...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_s2...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=10,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=10,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=10,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_0_0_arch of entity xil_defaultlib.design_1_axi_dma_0_0 [design_1_axi_dma_0_0_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_mm...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_mm...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_omit_wrap [\axi_datamover_mm2s_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=39,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=39,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=39,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=0,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_1_0_arch of entity xil_defaultlib.design_1_axi_dma_1_0 [design_1_axi_dma_1_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1690.520 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1690.520 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dma_rw_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MM2S_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE__CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2MM_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_READ_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_WRITE_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dma_rw
"xvhdl --incr --relax -prj tb_dma_rw_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xelab -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:994]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1014]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1015]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:291]
WARNING: [VRFC 10-5021] port 's2mm_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:330]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_23.axi_dma_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MM2S_CTRL
Compiling module xil_defaultlib.LITE_WRITE_CTRL
Compiling module xil_defaultlib.LITE_READ_CTRL
Compiling module xil_defaultlib.DMA_READ_CTRL
Compiling module xil_defaultlib.design_1_DMA_READ_CTRL_0_0
Compiling module xil_defaultlib.S2MM_CTRL
Compiling module xil_defaultlib.LITE_WRITE__CTRL
Compiling module xil_defaultlib.DMA_WRITE_CTRL
Compiling module xil_defaultlib.design_1_DMA_WRITE_CTRL_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_4.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_s2...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_s2...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=10,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=10,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=10,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_0_0_arch of entity xil_defaultlib.design_1_axi_dma_0_0 [design_1_axi_dma_0_0_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_mm...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_mm...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_omit_wrap [\axi_datamover_mm2s_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=39,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=39,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=39,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=0,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_1_0_arch of entity xil_defaultlib.design_1_axi_dma_1_0 [design_1_axi_dma_1_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_dma_rw
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dma_rw_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim/xsim.dir/tb_dma_rw_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 10 21:38:59 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1690.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dma_rw_behav -key {Behavioral:sim_1:Functional:tb_dma_rw} -tclbatch {tb_dma_rw.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//DMA_READ_CTRL_0/m_axi_lite
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//DMA_WRITE_CTRL_0/m_axi_lite
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S01_AXI
Time resolution is 1 ps
open_wave_config D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.715 ; gain = 527.883
source tb_dma_rw.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_dma_rw.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_232  Scope: tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2317.156 ; gain = 626.637
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dma_rw_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2317.156 ; gain = 626.637
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_dma_rw.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_232  Scope: tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
open_bd_design {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property location {5.5 1621 222} [get_bd_cells blk_mem_gen_0]
set_property location {6 1654 216} [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
save_bd_design
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3453.691 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_blk_mem_gen_0_1, cache-ID = 81c5dc3403773fae; cache size = 10.207 MB.
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dma_rw_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MM2S_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE__CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2MM_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_READ_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_WRITE_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dma_rw
"xvhdl --incr --relax -prj tb_dma_rw_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xelab -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:994]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1014]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1015]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:291]
WARNING: [VRFC 10-5021] port 's2mm_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:330]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_23.axi_dma_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MM2S_CTRL
Compiling module xil_defaultlib.LITE_WRITE_CTRL
Compiling module xil_defaultlib.LITE_READ_CTRL
Compiling module xil_defaultlib.DMA_READ_CTRL
Compiling module xil_defaultlib.design_1_DMA_READ_CTRL_0_0
Compiling module xil_defaultlib.S2MM_CTRL
Compiling module xil_defaultlib.LITE_WRITE__CTRL
Compiling module xil_defaultlib.DMA_WRITE_CTRL
Compiling module xil_defaultlib.design_1_DMA_WRITE_CTRL_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_4.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_s2...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_s2...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=10,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=10,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=10,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_0_0_arch of entity xil_defaultlib.design_1_axi_dma_0_0 [design_1_axi_dma_0_0_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_mm...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_mm...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_omit_wrap [\axi_datamover_mm2s_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=39,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=39,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=39,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=0,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_1_0_arch of entity xil_defaultlib.design_1_axi_dma_1_0 [design_1_axi_dma_1_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_dma_rw
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dma_rw_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3453.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dma_rw_behav -key {Behavioral:sim_1:Functional:tb_dma_rw} -tclbatch {tb_dma_rw.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//DMA_READ_CTRL_0/m_axi_lite
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//DMA_WRITE_CTRL_0/m_axi_lite
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S01_AXI
Time resolution is 1 ps
open_wave_config D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3453.691 ; gain = 0.000
source tb_dma_rw.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_dma_rw.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_232  Scope: tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3453.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dma_rw_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.691 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_run synth_2 -flow {Vivado Synthesis 2020}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7k325tffg900-1
launch_runs synth_2 -jobs 4
[Thu Jun 10 21:54:03 2021] Launched synth_2...
Run output will be captured here: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/synth_2/runme.log
reset_run synth_2
delete_runs "synth_2"
open_bd_design {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dma_rw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dma_rw_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MM2S_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_READ_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LITE_WRITE__CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2MM_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_WRITE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_READ_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DMA_WRITE_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sim_1/new/tb_dma_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dma_rw
"xvhdl --incr --relax -prj tb_dma_rw_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
"xelab -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4235d445cd4649e5a6c07e9a480114aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_bram_ctrl_v4_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dma_rw_behav xil_defaultlib.tb_dma_rw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:994]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1014]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:1015]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:291]
WARNING: [VRFC 10-5021] port 's2mm_prmry_reset_out_n' is not connected on this instance [D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/bd/design_1/sim/design_1.v:330]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_23.axi_dma_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MM2S_CTRL
Compiling module xil_defaultlib.LITE_WRITE_CTRL
Compiling module xil_defaultlib.LITE_READ_CTRL
Compiling module xil_defaultlib.DMA_READ_CTRL
Compiling module xil_defaultlib.design_1_DMA_READ_CTRL_0_0
Compiling module xil_defaultlib.S2MM_CTRL
Compiling module xil_defaultlib.LITE_WRITE__CTRL
Compiling module xil_defaultlib.DMA_WRITE_CTRL
Compiling module xil_defaultlib.design_1_DMA_WRITE_CTRL_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_4.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_s2...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_s2...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=10,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=10,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=10,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_0_0_arch of entity xil_defaultlib.design_1_axi_dma_0_0 [design_1_axi_dma_0_0_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_mm...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_mm...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_omit_wrap [\axi_datamover_mm2s_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=39,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=39,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=39,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=0,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_1_0_arch of entity xil_defaultlib.design_1_axi_dma_1_0 [design_1_axi_dma_1_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_dma_rw
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dma_rw_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3453.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dma_rw_behav -key {Behavioral:sim_1:Functional:tb_dma_rw} -tclbatch {tb_dma_rw.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//DMA_READ_CTRL_0/m_axi_lite
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//DMA_WRITE_CTRL_0/m_axi_lite
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_dma_1/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_dma_rw/u_design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S01_AXI
Time resolution is 1 ps
open_wave_config D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3453.691 ; gain = 0.000
source tb_dma_rw.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_dma_rw.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_232  Scope: tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3453.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dma_rw_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 3453.691 ; gain = 0.000
run 10 us
current_wave_config {tb_dma_rw_behav.wcfg}
tb_dma_rw_behav.wcfg
add_wave {{/tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_0}} 
save_wave_config {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg}
current_wave_config {tb_dma_rw_behav.wcfg}
D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
add_wave {{/tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1}} 
save_wave_config {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_dma_rw.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_232  Scope: tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_dma_rw.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_232  Scope: tb_dma_rw.u_design_1_wrapper.design_1_i.axi_dma_1.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
open_bd_design {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 22:13:59 2021...
