<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pix_val_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V_18"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %pix_val_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V_19"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %pix_val_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V_22"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane01, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp360_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360

]]></Node>
<StgValue><ssdm name="cmp360_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:8 %sub357_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub357

]]></Node>
<StgValue><ssdm name="sub357_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp360_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_1

]]></Node>
<StgValue><ssdm name="cmp360_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp360_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_2

]]></Node>
<StgValue><ssdm name="cmp360_2_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp360_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_3

]]></Node>
<StgValue><ssdm name="cmp360_3_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp360_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_4

]]></Node>
<StgValue><ssdm name="cmp360_4_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %cmp360_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_5

]]></Node>
<StgValue><ssdm name="cmp360_5_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %cmp360_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_6

]]></Node>
<StgValue><ssdm name="cmp360_6_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %icmp_ln749_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln749

]]></Node>
<StgValue><ssdm name="icmp_ln749_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %cmp411_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp411

]]></Node>
<StgValue><ssdm name="cmp411_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp411_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp411_1

]]></Node>
<StgValue><ssdm name="cmp411_1_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %cmp411_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp411_2

]]></Node>
<StgValue><ssdm name="cmp411_2_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:19 %trunc_ln1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %pix_val_V_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_12

]]></Node>
<StgValue><ssdm name="pix_val_V_12_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %pix_val_V_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_13

]]></Node>
<StgValue><ssdm name="pix_val_V_13_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %pix_val_V_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_14

]]></Node>
<StgValue><ssdm name="pix_val_V_14_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln268 = store i8 %pix_val_V_14_read, i8 %pix_val_V_22

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %store_ln268 = store i8 %pix_val_V_13_read, i8 %pix_val_V_19

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %store_ln268 = store i8 %pix_val_V_12_read, i8 %pix_val_V_18

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:27 %br_ln0 = br void %for.body356

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body356:0 %x_3 = load i11 %x

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body356:5 %icmp_ln763 = icmp_eq  i11 %x_3, i11 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="icmp_ln763"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body356:6 %x_4 = add i11 %x_3, i11 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body356:7 %br_ln763 = br i1 %icmp_ln763, void %for.body356.split, void %for.inc427.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="11">
<![CDATA[
for.body356.split:0 %zext_ln763 = zext i11 %x_3

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body356.split:3 %cmp358 = icmp_slt  i12 %zext_ln763, i12 %sub357_read

]]></Node>
<StgValue><ssdm name="cmp358"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body356.split:4 %or_ln768 = or i1 %cmp358, i1 %cmp360_read

]]></Node>
<StgValue><ssdm name="or_ln768"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body407:3 %or_ln781 = or i1 %cmp358, i1 %cmp411_read

]]></Node>
<StgValue><ssdm name="or_ln781"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body407:4 %br_ln781 = br i1 %or_ln781, void %for.inc421, void %if.then412

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc421:0 %or_ln781_1 = or i1 %cmp358, i1 %cmp411_1_read

]]></Node>
<StgValue><ssdm name="or_ln781_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc421:1 %br_ln781 = br i1 %or_ln781_1, void %for.inc421.1, void %if.then412.1

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc421.1:0 %or_ln781_2 = or i1 %cmp358, i1 %cmp411_2_read

]]></Node>
<StgValue><ssdm name="or_ln781_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc421.1:1 %br_ln781 = br i1 %or_ln781_2, void %for.inc421.2, void %if.then412.2

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc421.2:3 %store_ln763 = store i11 %x_4, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body356:1 %pix_val_V = load i8 %pix_val_V_18

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body356:2 %pix_val_V_57 = load i8 %pix_val_V_19

]]></Node>
<StgValue><ssdm name="pix_val_V_57"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body356:3 %pix_val_V_58 = load i8 %pix_val_V_22

]]></Node>
<StgValue><ssdm name="pix_val_V_58"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body356:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2731, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body356.split:1 %specpipeline_ln764 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln764"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body356.split:2 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body356.split:5 %br_ln768 = br i1 %or_ln768, void %for.inc389, void %if.then361

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then361:0 %img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="24">
<![CDATA[
if.then361:1 %pix_val_V_59 = trunc i24 %img_read

]]></Node>
<StgValue><ssdm name="pix_val_V_59"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361:2 %pix_val_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_38"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361:3 %pix_val_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_39"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.then361:4 %br_ln769 = br void %for.inc389

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389:3 %or_ln768_1 = or i1 %cmp358, i1 %cmp360_1_read

]]></Node>
<StgValue><ssdm name="or_ln768_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc427.loopexit.exitStub:0 %store_ln0 = store i8 %pix_val_V_58, i8 %pix_val_V_22_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc427.loopexit.exitStub:1 %store_ln0 = store i8 %pix_val_V_57, i8 %pix_val_V_19_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc427.loopexit.exitStub:2 %store_ln0 = store i8 %pix_val_V, i8 %pix_val_V_18_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
for.inc427.loopexit.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389:0 %pix_val_V_43 = phi i8 %pix_val_V_39, void %if.then361, i8 %pix_val_V_58, void %for.body356.split

]]></Node>
<StgValue><ssdm name="pix_val_V_43"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389:1 %pix_val_V_42 = phi i8 %pix_val_V_38, void %if.then361, i8 %pix_val_V_57, void %for.body356.split

]]></Node>
<StgValue><ssdm name="pix_val_V_42"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389:2 %pix_val_V_41 = phi i8 %pix_val_V_59, void %if.then361, i8 %pix_val_V, void %for.body356.split

]]></Node>
<StgValue><ssdm name="pix_val_V_41"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389:4 %br_ln768 = br i1 %or_ln768_1, void %for.inc389.1, void %if.then361.1

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then361.1:0 %img_read_8 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="24">
<![CDATA[
if.then361.1:1 %pix_val_V_60 = trunc i24 %img_read_8

]]></Node>
<StgValue><ssdm name="pix_val_V_60"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.1:2 %pix_val_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_8, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_61"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.1:3 %pix_val_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_8, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_52"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.then361.1:4 %br_ln769 = br void %for.inc389.1

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389.1:3 %or_ln768_2 = or i1 %cmp358, i1 %cmp360_2_read

]]></Node>
<StgValue><ssdm name="or_ln768_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.1:0 %pix_val_V_64 = phi i8 %pix_val_V_52, void %if.then361.1, i8 %pix_val_V_43, void %for.inc389

]]></Node>
<StgValue><ssdm name="pix_val_V_64"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.1:1 %pix_val_V_63 = phi i8 %pix_val_V_61, void %if.then361.1, i8 %pix_val_V_42, void %for.inc389

]]></Node>
<StgValue><ssdm name="pix_val_V_63"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.1:2 %pix_val_V_62 = phi i8 %pix_val_V_60, void %if.then361.1, i8 %pix_val_V_41, void %for.inc389

]]></Node>
<StgValue><ssdm name="pix_val_V_62"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389.1:4 %br_ln768 = br i1 %or_ln768_2, void %for.inc389.2, void %if.then361.2

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then361.2:0 %img_read_9 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_9"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="24">
<![CDATA[
if.then361.2:1 %pix_val_V_65 = trunc i24 %img_read_9

]]></Node>
<StgValue><ssdm name="pix_val_V_65"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.2:2 %pix_val_V_66 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_9, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_66"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.2:3 %pix_val_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_9, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_53"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.then361.2:4 %br_ln769 = br void %for.inc389.2

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389.2:3 %or_ln768_3 = or i1 %cmp358, i1 %cmp360_3_read

]]></Node>
<StgValue><ssdm name="or_ln768_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389.3:3 %or_ln768_4 = or i1 %cmp358, i1 %cmp360_4_read

]]></Node>
<StgValue><ssdm name="or_ln768_4"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389.4:3 %or_ln768_5 = or i1 %cmp358, i1 %cmp360_5_read

]]></Node>
<StgValue><ssdm name="or_ln768_5"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389.5:3 %or_ln768_6 = or i1 %cmp358, i1 %cmp360_6_read

]]></Node>
<StgValue><ssdm name="or_ln768_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc389.6:3 %or_ln768_7 = or i1 %cmp358, i1 %icmp_ln749_read

]]></Node>
<StgValue><ssdm name="or_ln768_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.2:0 %pix_val_V_69 = phi i8 %pix_val_V_53, void %if.then361.2, i8 %pix_val_V_64, void %for.inc389.1

]]></Node>
<StgValue><ssdm name="pix_val_V_69"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.2:1 %pix_val_V_68 = phi i8 %pix_val_V_66, void %if.then361.2, i8 %pix_val_V_63, void %for.inc389.1

]]></Node>
<StgValue><ssdm name="pix_val_V_68"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.2:2 %pix_val_V_67 = phi i8 %pix_val_V_65, void %if.then361.2, i8 %pix_val_V_62, void %for.inc389.1

]]></Node>
<StgValue><ssdm name="pix_val_V_67"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389.2:4 %br_ln768 = br i1 %or_ln768_3, void %for.inc389.3, void %if.then361.3

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then361.3:0 %img_read_10 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_10"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="24">
<![CDATA[
if.then361.3:1 %pix_val_V_70 = trunc i24 %img_read_10

]]></Node>
<StgValue><ssdm name="pix_val_V_70"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.3:2 %pix_val_V_71 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_10, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_71"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.3:3 %pix_val_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_10, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_54"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.then361.3:4 %br_ln769 = br void %for.inc389.3

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln781" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
if.then412:0 %p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_68, i8 %pix_val_V_67, i8 %pix_val_V_64, i8 %pix_val_V_63, i8 %pix_val_V_62, i8 %pix_val_V_43, i8 %pix_val_V_42, i8 %pix_val_V_41

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln781" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then412:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln781" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
if.then412:2 %br_ln782 = br void %for.inc421

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.3:0 %pix_val_V_74 = phi i8 %pix_val_V_54, void %if.then361.3, i8 %pix_val_V_69, void %for.inc389.2

]]></Node>
<StgValue><ssdm name="pix_val_V_74"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.3:1 %pix_val_V_73 = phi i8 %pix_val_V_71, void %if.then361.3, i8 %pix_val_V_68, void %for.inc389.2

]]></Node>
<StgValue><ssdm name="pix_val_V_73"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.3:2 %pix_val_V_72 = phi i8 %pix_val_V_70, void %if.then361.3, i8 %pix_val_V_67, void %for.inc389.2

]]></Node>
<StgValue><ssdm name="pix_val_V_72"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389.3:4 %br_ln768 = br i1 %or_ln768_4, void %for.inc389.4, void %if.then361.4

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then361.4:0 %img_read_11 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_11"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="24">
<![CDATA[
if.then361.4:1 %pix_val_V_75 = trunc i24 %img_read_11

]]></Node>
<StgValue><ssdm name="pix_val_V_75"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.4:2 %pix_val_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_11, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_76"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.4:3 %pix_val_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_11, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_55"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.then361.4:4 %br_ln769 = br void %for.inc389.4

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.4:0 %pix_val_V_79 = phi i8 %pix_val_V_55, void %if.then361.4, i8 %pix_val_V_74, void %for.inc389.3

]]></Node>
<StgValue><ssdm name="pix_val_V_79"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.4:1 %pix_val_V_78 = phi i8 %pix_val_V_76, void %if.then361.4, i8 %pix_val_V_73, void %for.inc389.3

]]></Node>
<StgValue><ssdm name="pix_val_V_78"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.4:2 %pix_val_V_77 = phi i8 %pix_val_V_75, void %if.then361.4, i8 %pix_val_V_72, void %for.inc389.3

]]></Node>
<StgValue><ssdm name="pix_val_V_77"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389.4:4 %br_ln768 = br i1 %or_ln768_5, void %for.inc389.5, void %if.then361.5

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then361.5:0 %img_read_12 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_12"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="24">
<![CDATA[
if.then361.5:1 %pix_val_V_80 = trunc i24 %img_read_12

]]></Node>
<StgValue><ssdm name="pix_val_V_80"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.5:2 %pix_val_V_81 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_12, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_81"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.5:3 %pix_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_12, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_56"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
if.then361.5:4 %br_ln769 = br void %for.inc389.5

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.5:0 %pix_val_V_84 = phi i8 %pix_val_V_56, void %if.then361.5, i8 %pix_val_V_79, void %for.inc389.4

]]></Node>
<StgValue><ssdm name="pix_val_V_84"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.5:1 %pix_val_V_83 = phi i8 %pix_val_V_81, void %if.then361.5, i8 %pix_val_V_78, void %for.inc389.4

]]></Node>
<StgValue><ssdm name="pix_val_V_83"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.5:2 %pix_val_V_82 = phi i8 %pix_val_V_80, void %if.then361.5, i8 %pix_val_V_77, void %for.inc389.4

]]></Node>
<StgValue><ssdm name="pix_val_V_82"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389.5:4 %br_ln768 = br i1 %or_ln768_6, void %for.inc389.6, void %if.then361.6

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then361.6:0 %img_read_13 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_13"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="24">
<![CDATA[
if.then361.6:1 %pix_val_V_86 = trunc i24 %img_read_13

]]></Node>
<StgValue><ssdm name="pix_val_V_86"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.6:2 %pix_val_V_87 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_13, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_87"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.6:3 %pix_val_V_85 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_13, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_85"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.then361.6:4 %br_ln769 = br void %for.inc389.6

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln781_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
if.then412.1:0 %p_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_82, i8 %pix_val_V_79, i8 %pix_val_V_78, i8 %pix_val_V_77, i8 %pix_val_V_74, i8 %pix_val_V_73, i8 %pix_val_V_72, i8 %pix_val_V_69

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln781_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then412.1:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln781_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
if.then412.1:2 %br_ln782 = br void %for.inc421.1

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.6:0 %pix_val_V_90 = phi i8 %pix_val_V_85, void %if.then361.6, i8 %pix_val_V_84, void %for.inc389.5

]]></Node>
<StgValue><ssdm name="pix_val_V_90"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.6:1 %pix_val_V_89 = phi i8 %pix_val_V_87, void %if.then361.6, i8 %pix_val_V_83, void %for.inc389.5

]]></Node>
<StgValue><ssdm name="pix_val_V_89"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc389.6:2 %pix_val_V_88 = phi i8 %pix_val_V_86, void %if.then361.6, i8 %pix_val_V_82, void %for.inc389.5

]]></Node>
<StgValue><ssdm name="pix_val_V_88"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc389.6:4 %br_ln768 = br i1 %or_ln768_7, void %for.body407, void %if.then361.7

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then361.7:0 %img_read_14 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img

]]></Node>
<StgValue><ssdm name="img_read_14"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="24">
<![CDATA[
if.then361.7:1 %pix_val_V_92 = trunc i24 %img_read_14

]]></Node>
<StgValue><ssdm name="pix_val_V_92"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.7:2 %pix_val_V_93 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_14, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pix_val_V_93"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then361.7:3 %pix_val_V_91 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_14, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pix_val_V_91"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln763" val="0"/>
<literal name="or_ln768_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
if.then361.7:4 %br_ln769 = br void %for.body407

]]></Node>
<StgValue><ssdm name="br_ln769"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body407:0 %pix_val_V_96 = phi i8 %pix_val_V_91, void %if.then361.7, i8 %pix_val_V_90, void %for.inc389.6

]]></Node>
<StgValue><ssdm name="pix_val_V_96"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body407:1 %pix_val_V_95 = phi i8 %pix_val_V_93, void %if.then361.7, i8 %pix_val_V_89, void %for.inc389.6

]]></Node>
<StgValue><ssdm name="pix_val_V_95"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body407:2 %pix_val_V_94 = phi i8 %pix_val_V_92, void %if.then361.7, i8 %pix_val_V_88, void %for.inc389.6

]]></Node>
<StgValue><ssdm name="pix_val_V_94"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln781_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
if.then412.2:0 %p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_96, i8 %pix_val_V_95, i8 %pix_val_V_94, i8 %pix_val_V_90, i8 %pix_val_V_89, i8 %pix_val_V_88, i8 %pix_val_V_84, i8 %pix_val_V_83

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln781_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then412.2:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln781_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.then412.2:2 %br_ln782 = br void %for.inc421.2

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc421.2:0 %store_ln763 = store i8 %pix_val_V_96, i8 %pix_val_V_22

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc421.2:1 %store_ln763 = store i8 %pix_val_V_95, i8 %pix_val_V_19

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc421.2:2 %store_ln763 = store i8 %pix_val_V_94, i8 %pix_val_V_18

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
for.inc421.2:4 %br_ln763 = br void %for.body356

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
