
==============================================================================
XRT Build Version: 2.3.0
       Build Date: 2020-02-06 15:08:44
          Hash ID: 9e13d57c4563e2c19bf5f518993f6e5a8dadc18a
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Thu Oct 24 18:45:48 MDT 2019
   Version:                2.3.0
   Kernels:                bxy_ur_1_opt_kernel
   Signature:              
   Content:                DCP
   UUID (xclbin):          ac48f51a-a097-47e1-85ad-925ffe1870b6
   UUID (IINTF):           7dc1d0e35634b9ee815669cf7799bacdd2c64af1bdf0d8327bc4f1348464a014
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, PARTITION_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.1
   Generated Version:      Vivado 2019.2 (SW Build: 2732241)
   Created:                Tue Dec 10 14:35:55 2019
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          xilinx_aws-vu9p-f1_shell-v04261818_201920_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      clk_main_a0
   Index:     0
   Type:      SYSTEM
   Frequency: 250 MHz

   Name:      clk_main_a0
   Index:     1
   Type:      UNUSED
   Frequency: 250 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 250 MHz

   Name:      clk_extra_a1
   Index:     3
   Type:      UNUSED
   Frequency: 125 MHz

   Name:      KERNEL_CLK
   Index:     4
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x800000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x400000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0xc00000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x1000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x1000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x1000400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: bxy_ur_1_opt_kernel

Definition
----------
   Signature: bxy_ur_1_opt_kernel (ap_uint<16>* bank_0_bxy_ur_1, ap_uint<16>* bank_0_input, long unsigned int coalesced_data_num)

Ports
-----
   Port:          M_AXI_BXY_UR_1_BANK_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_INPUT_BANK_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        bxy_ur_1_opt_kernel_1
   Base Address: 0x0

   Argument:          bank_0_bxy_ur_1
   Register Offset:   0x10
   Port:              M_AXI_BXY_UR_1_BANK_0
   Memory:            bank0 (MEM_DDR4)

   Argument:          bank_0_input
   Register Offset:   0x1C
   Port:              M_AXI_INPUT_BANK_0
   Memory:            bank0 (MEM_DDR4)

   Argument:          coalesced_data_num
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Thu Oct 24 18:45:48 MDT 2019 (SW BUILD: 2700185)
   Command Line:  v++ -t hw --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps --report_level 2 --report_dir ./bxy_ur_1_opt_pnr.rpt --log_dir ./bxy_ur_opt_pnr.log -g --temp_dir ./bxy_ur_1_opt_pnr -k bxy_ur_1_opt_kernel -obxy_ur_1_opt_kernel.xclbin -l bxy_ur_1_opt_kernel.xo 
   Options:       -t hw
                  --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
                  --save-temps
                  --report_level 2
                  --report_dir ./bxy_ur_1_opt_pnr.rpt
                  --log_dir ./bxy_ur_opt_pnr.log
                  -g
                  --temp_dir ./bxy_ur_1_opt_pnr
                  -k bxy_ur_1_opt_kernel
                  -obxy_ur_1_opt_kernel.xclbin
                  -l bxy_ur_1_opt_kernel.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
