-------------------------------------------------------------------
-- Name        : 
-- Author      : 
-- Version     : 
-- Copyright   : 
-- Description : 
-------------------------------------------------------------------

-- Bibliotecas e clÃ¡sulas
library ieee;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
-------------------------------------
ENTITY testbench_fifo IS
END ENTITY testbench_fifo;
------------------------------

ARCHITECTURE stimulus_fifo OF testbench_fifo IS

	SIGNAL clk        : std_logic;
	SIGNAL rst        : std_logic;
	SIGNAL wr_en      : std_logic;
	SIGNAL wr_data    : unsigned(31 downto 0);
	SIGNAL rd_en      : std_logic;
	SIGNAL rd_valid   : std_logic;
	SIGNAL rd_data    : unsigned(31 downto 0);
	SIGNAL empty      : std_logic;
	SIGNAL full       : std_logic;
	SIGNAL fill_count : integer range 61 downto 0;
    

BEGIN                                   -- inicio do corpo da arquitetura
	dut : entity work.ring_buffer
		generic map(
			RAM_WIDTH => 32,
			RAM_DEPTH => 62,
			HEAD_INIT => 42,
			FILENAME  => "ili9320_init.txt"
		)
		port map(
			clk        => clk,
			rst        => rst,
			wr_en      => wr_en,
			wr_data    => wr_data,
			rd_en      => rd_en,
			rd_valid   => rd_valid,
			rd_data    => rd_data,
			empty      => empty,
			full       => full,
			fill_count => fill_count
		);

	process
	begin
		
		wr_en   <= '0';
		wr_data <= x"000FF000";
		rd_en   <= '0';
		
		clk     <= '0';
		rst     <= '1';
		wait for 1 ns;
		clk     <= '1';
		wait for 1 ns;
		rst     <= '0';
		clk     <= '0';
		
		
		wait for 1 ns;
		clk     <= '1';
		wait for 1 ns;
		clk     <= '0';
		
		wr_en   <= '0';
		wr_data <= x"000FF000";
		rd_en   <= '1';

		wait for 1 ns;

		for I in 0 to 50 loop
			clk     <= '1';
			wait for 1 ns;
			clk     <= '0';
			wait for 1 ns;
		end loop;

		wait;
	end process;

END ARCHITECTURE stimulus_fifo;
