[
    {
        "doi": "10.1109/ISSCC.2005.1493847",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "2005 IEEE International Solid-State Circuits Conference [front matter]",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 1,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Conference proceedings front matter may contain various advertisements, welcome messages, committee or program information, and other miscellaneous conference information. This may in some cases also include the cover art, table of contents, copyright statements, title-page or half title-pages, blank pages, venue maps or other general information relating to the conference that was part of the original conference proceedings.",
        "article_number": 1493847,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493847",
        "html_url": "https://ieeexplore.ieee.org/document/1493847/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 1,
        "end_page": "2",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2005.1493848",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Foreword - entering the nanoelectronic integrated-circiut era",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 2,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087702297",
                    "id": 37087702297,
                    "full_name": "I.A. Young",
                    "author_order": 1
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Welcome to the ISSCC 2005, the foremost forum for the presentation of advances in solid-sate semiconductor circuits and systems. Paper submissions for this, the 52nd Conference, were at an all-time high of 579, a 25% increase from the 425 papers submitted last year. This year, the ISSCC program is the largest ever, with 233 technical papers presented in 31 regular sessions, with a three-paper Plenary Session to open the Conference. There are also eight Tutorials to chose from, five Special- Topic Evening Sessions, four Panel-Discussion Evening Sessions, five all-day Advanced-Circuit-Design Forums, and one allday Short Course, making this the most extensive program ever. As well, five DAC/ISSCC Student-Design-Contest winners will preside at poster presentations. The geographical distribution of the submitted technical papers illustrates the truly international character of the Conference: This year, 43% of the accepted papers are from North America, 23% from Europe, and 34% from the Far East. Of all of these, 59% are from industry, and 41% from universities. The Conference theme for 2005 is \"Entering the Nanoelectronic Integrated-Circuit Era.\" With the emergence of integrated-circuits having transistor dimensions less than 100nm, integrated-circuit technology is moving from the microelectronic era into the nanoelectronic era. The indication that we have arrived at this major transition is given by the fact that this year's Conference has 55 papers covering new circuit techniques and devices that employ transistors with dimensions of 90nm or less. Digital chips with more than one billion transistors are now being realized, and novel circuit concepts using sub-100nm transistors are enabling both higher-performance and lower-power digital computation. In the analog-circuit arena, such transistor technology will lead to higher- speed analog-to-digital converters and enable new faster data-transmission rates for both wired and wireless communications. However, circuit design using transistors scaled below 100nm will require innovations that enable operation under decreasing nominal power-supply voltages, below 1.0V, and that meet the challenge of increasing device-parameter variations.",
        "article_number": 1493848,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493848",
        "html_url": "https://ieeexplore.ieee.org/document/1493848/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 3,
        "end_page": "3",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493848/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493849",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Reflections",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 3,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972910400",
                    "id": 37972910400,
                    "full_name": "L.C. Fujino",
                    "author_order": 1
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents reflections from the conference proceedings.",
        "article_number": 1493849,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493849",
        "html_url": "https://ieeexplore.ieee.org/document/1493849/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 4,
        "end_page": "4",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493849/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493850",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Table of contents",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 4,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the table of contents of the proceedings.",
        "article_number": 1493850,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493850",
        "html_url": "https://ieeexplore.ieee.org/document/1493850/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 5,
        "end_page": "13",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2005.1493851",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE1 power line lan: is there a concrete wall dividing wireless from wireline?",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 5,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37391933800",
                    "id": 37391933800,
                    "full_name": "M. Ingels",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277768100",
                    "id": 37277768100,
                    "full_name": "M. Green",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In-house data communication is becoming more and more widespread with the increase of the number of 'intelligent' electronic devices in the house. Wideband communication, no longer limited to data transfer between personal computers and their peripherals, is entering the consumer market for high quality video and audio transfer. Powerline LAN communication uses the existing power wiring to convey the data up to tens or even hundreds of megabits. The technology is very well suited for communication between pieces of equipment powered from the electrical outlet. ",
        "article_number": 1493851,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493851",
        "html_url": "https://ieeexplore.ieee.org/document/1493851/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 14,
        "end_page": "15",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Local area networks",
                    "Concrete",
                    "Wireless LAN",
                    "Wideband",
                    "OFDM",
                    "Multiaccess communication",
                    "Multimedia systems",
                    "Physical layer",
                    "Data communication",
                    "Throughput"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493851/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493852",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE2 when processors hit the power wall (or \"when the CPU hits the fan\")",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 6,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336652100",
                    "id": 38336652100,
                    "full_name": "S. Naffziger",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315657700",
                    "id": 37315657700,
                    "full_name": "J. Warnock",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284138500",
                    "id": 37284138500,
                    "full_name": "H. Knapp",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Power consumption and heat removal have become first order limiters to \"Moore's Law\" as regards the growth of processor performance. This limitation has bubbled up from mobile devices to the desktop and now even server processors are investing heavily in technology that manages and reduces power consumption. The result is a fundamental shift in how circuit designers and architects attempt to extract performance from each new design generation. No aspect of the processor design ecosystem goes untouched: silicon process technology, circuit design, computer architecture, packaging and cooling are all facing fundamental shifts in priorities and methods. This special topic session explores the power consumption problem on leading edge processors and the possible technology directions in architecture, circuits and cooling.",
        "article_number": 1493852,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493852",
        "html_url": "https://ieeexplore.ieee.org/document/1493852/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 16,
        "end_page": "17",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Energy consumption",
                    "Threshold voltage",
                    "Circuits",
                    "Computer architecture",
                    "Cooling",
                    "Monitoring",
                    "Central Processing Unit",
                    "Energy management",
                    "Very large scale integration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493852/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493853",
        "cat_title": "PLENARY SESSION - INVITED PAPERS",
        "cat_num": 1,
        "title": "SE3 integration in the 3rd dimension: opportunities and challenges",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 7,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273687500",
                    "id": 37273687500,
                    "full_name": "L. Pileggi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275369700",
                    "id": 37275369700,
                    "full_name": "W. Weber",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "While it is apparent that integrating electronic systems beyond two dimensions can potentially provide great advantages, it is less obvious what will be the most promising approaches for such integration with future technologies. The papers in this session will describe and evaluate various opportunities and challenges for vertical integration of integrated electronic systems. Cost considerations are considered prominently, as well as the potential performance improvements that can be realized. Various integration concepts will be considered for integrated systems which include digital logic, analog circuits and sensors. The session begins with a cost-based argument for 2.5D integration based on stacking of traditional 2D integrated circuits",
        "article_number": 1493853,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493853",
        "html_url": "https://ieeexplore.ieee.org/document/1493853/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 18,
        "end_page": "19",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radiofrequency microelectromechanical systems",
                    "Band pass filters",
                    "Circuit synthesis",
                    "System performance",
                    "Clocks",
                    "Monolithic integrated circuits",
                    "Microswitches",
                    "Resonator filters",
                    "BiCMOS integrated circuits",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493853/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493854",
        "cat_title": "PLENARY SESSION - INVITED PAPERS",
        "cat_num": 1,
        "title": "Session 1 overview - Plenary session",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 8,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185469700",
                    "id": 38185469700,
                    "full_name": "T. Tredwell",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275060200",
                    "id": 37275060200,
                    "full_name": "I. Young",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "The Plenary Session commences with the formal opening of the Conference by the Executive- Committee Chair, Tim Tredwell. He is followed by the first of three Plenary Presentations. Next, the ISSCC, SSCS, JSSC, and IEEE awards are presented. After a short break, the second and third Plenary Presentations are given. All three Plenary Presentations are related to the Conference theme: \"Entering the Nanoelectronic Integrated-Circuit Era\", which was chosen to highlight this moment in time when the semiconductor industry no longer concentrates exclusively on dimensions of tenths of microns, but begins to design and process circuits with transistors having nanometer dimensions. The plenary talks are briefly summarized.",
        "article_number": 1493854,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493854",
        "html_url": "https://ieeexplore.ieee.org/document/1493854/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 20,
        "end_page": "21",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Costs",
                    "Nanoscale devices",
                    "Power generation economics",
                    "Manufacturing processes",
                    "Semiconductor device manufacture",
                    "Power system management",
                    "Government",
                    "Application software",
                    "Technological innovation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2005.1493855",
        "cat_title": "PLENARY SESSION - INVITED PAPERS",
        "cat_num": 1,
        "title": "Nanoelectronics for an ubiquitous information society",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 9,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087282080",
                    "id": 37087282080,
                    "full_name": "Daeje Chin",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Nanoelectronics will open up both new opportunities and new challenges. Already, it has been successfully used in mass production of gigabit memories, including flash and DRAM, and in field-emission displays (FED) with carbon nanotubes. The technical challenge is to deal with process and device parameter variation, while the economic challenge is to reduce the high cost of fabrication. One way to overcome these technical and economic uncertainties is to organize a tight collaboration of the device industry with system and service industries, to distribute the risk, and to maximize the total social benefit. The \"IT 839 Strategy\" of the Korean government is an example of such a program to enhance cooperation amongst service, system, and device industries, to speed up the use of nanoelectronics for the realization of a ubiquitous information society. In such a society, information technology (IT) enables everyone to enjoy daily life without being aware of IT itself. This is made possible by the \"invisible silicon\" that resides within almost everything in our society, to sense, analyze, and control us and our environment. Nanoelectronics allows the mass production of such new silicon. RFID chips and sensor networks are examples of \"invisible silicon\", which can integrate nano-electromechanical systems and RF technology, as well as low-power and multimedia SoCs. These technologies will facilitate future IT, and change our world, just as fourth-generation mobile-phone developments are leading us to the ubiquitous information society.",
        "article_number": 1493855,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493855",
        "html_url": "https://ieeexplore.ieee.org/document/1493855/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 22,
        "end_page": "26 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Nanoelectronics",
                    "Silicon",
                    "Mass production",
                    "Environmental economics",
                    "Industrial economics",
                    "Random access memory",
                    "Displays",
                    "Carbon nanotubes",
                    "Costs",
                    "Fabrication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493855/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493856",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC awards",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 10,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": " ",
        "article_number": 1493856,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493856",
        "html_url": "https://ieeexplore.ieee.org/document/1493856/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 27,
        "end_page": "28",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Awards"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2005.1493857",
        "cat_title": "PLENARY SESSION - INVITED PAPERS",
        "cat_num": 1,
        "title": "Ambient intelligence: gigascale dreams and nanoscale realities",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 11,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275981200",
                    "id": 37275981200,
                    "full_name": "H. De Man",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Ambient intelligence (AmI) is a vision of a world in which people will be surrounded by networks of intelligent devices that are sensitive and adaptive to their needs. This concept implies a consumer-oriented industry driven by software from the top, and enabled (and constrained) by nano-scale physics at the atomic level. \"More-Moore\" will be needed to deliver the giga-ops computation and GHz communication capabilities required for stationary and wearable devices. But AmI also creates new challenges at the architectural and physical levels. To make AmI possible, AmI devices need two-orders-of-magnitude-lower power dissipation than today's microprocessors, at one-twentieth of the cost. These requirements conflict with the embedded programmability needed for personalization and adaptation to new services. We focus on emerging techniques for bridging this gap between software-centric systems and power-efficient platform architectures for AmI devices. A second challenge is to cope with the fact that nano-scale physical phenomena are in conflict with the traditional \"nice and predictable\" digital abstractions now used for complexity management. Techniques for coping with uncertainty and signal degradation, while achieving better-than-worst-case design, are discussed. Finally, one must realize that, to facilitate AmI, \"more-than-Moore\" technology is required, for example, for the design of autonomous wireless sensor networks. Correspondingly, attention is paid to novel combinations of technologies above and around CMOS, for the design of ultra-low-power, ultra-simple sensor motes for AmI.",
        "article_number": 1493857,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493857",
        "html_url": "https://ieeexplore.ieee.org/document/1493857/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 29,
        "end_page": "35 Vol. 1",
        "citing_paper_count": 26,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ambient intelligence",
                    "CMOS technology",
                    "Intelligent networks",
                    "Computer industry",
                    "Physics",
                    "Wearable computers",
                    "Power dissipation",
                    "Microprocessors",
                    "Costs",
                    "Power system management"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493857/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493858",
        "cat_title": "PLENARY SESSION - INVITED PAPERS",
        "cat_num": 1,
        "title": "Integration and innovation in the nanoelectronics era",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 12,
        "authors": {
            "authors": [
                {
                    "affiliation": "Technol. & Manuf. Group, Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087562761",
                    "id": 37087562761,
                    "full_name": "Sunlin Chou",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Demand for electronics continues to grow as new products combine and enhance computing, communications, and digital capabilities. Hardware and software are evolving to enable new applications and usage modes, by offering features such as multitasking, parallel processing, mobility and wireless connectivity. Integration at both component and product platform levels, and efficient use of power, will become more important. These call for holistic solutions involving systems, circuits, processes, devices, and packaging. Many techniques to improve power efficiency have been developed and more will emerge. Silicon technology and scaling remain keys to progress, with transistors and circuit elements already at nanoscale dimensions. Innovation will accelerate as nanotechnology further renews and extends silicon technology. Skillful integration of new materials, processes, and device structures will be essential. Successful nanoelectronics companies will excel in innovation and integration, extend Moore's law into and beyond the next decade, and drive the development of future growth opportunities.",
        "article_number": 1493858,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493858",
        "html_url": "https://ieeexplore.ieee.org/document/1493858/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 36,
        "end_page": "41 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Technological innovation",
                    "Nanoelectronics",
                    "Circuits",
                    "Silicon",
                    "Hardware",
                    "Application software",
                    "Multitasking",
                    "Parallel processing",
                    "Packaging",
                    "Acceleration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493858/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493859",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "Session 2 overview - non-volatile memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 13,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331249700",
                    "id": 37331249700,
                    "full_name": "Y. Sofer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264879900",
                    "id": 37264879900,
                    "full_name": "Y. Oowaki",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Consumer-electronic applications such as cellular phones and digital cameras are driving a need for higher-performance and lower-cost-memory solutions. This year's Conference by is marked a strong show of non-volatile memories. In the Flash memory arena, we are seeing major breakthroughs in density, performance and cutting-edge lithography. We have seen a sprinkling of multilevel Flash papers since 1995. This year, multi-level Flash makes up the majority of the non-volatile memory presentations that report on new design approaches. Designs utilizing multi-level techniques have historically been lower-performance. With design and technology breakthroughs, we are seeing high-performance read and write times combined with multi-level storage. ",
        "article_number": 1493859,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493859",
        "html_url": "https://ieeexplore.ieee.org/document/1493859/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 42,
        "end_page": "43",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Nonvolatile memory",
                    "CMOS technology",
                    "Flash memory",
                    "Phase change random access memory",
                    "Throughput",
                    "Paper technology",
                    "Inductors",
                    "Circuits",
                    "Capacitors",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493859/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493860",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 146 mm/sup 2/ 8 Gb NAND flash memory with 70 nm CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 14,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335226700",
                    "id": 37335226700,
                    "full_name": "T. Hara",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549618300",
                    "id": 37549618300,
                    "full_name": "K. Fukuda",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356174800",
                    "id": 37356174800,
                    "full_name": "K. Kanazawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37559046200",
                    "id": 37559046200,
                    "full_name": "N. Shibata",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330480500",
                    "id": 37330480500,
                    "full_name": "K. Hosono",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442667900",
                    "id": 37442667900,
                    "full_name": "H. Maejima",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37559935200",
                    "id": 37559935200,
                    "full_name": "M. Nakagawa",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37557573700",
                    "id": 37557573700,
                    "full_name": "T. Abe",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37548477600",
                    "id": 37548477600,
                    "full_name": "M. Kojima",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563281000",
                    "id": 37563281000,
                    "full_name": "M. Fujiu",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334751000",
                    "id": 37334751000,
                    "full_name": "Y. Takeuchi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356120100",
                    "id": 37356120100,
                    "full_name": "K. Amemiya",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563281500",
                    "id": 37563281500,
                    "full_name": "M. Morooka",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561149100",
                    "id": 37561149100,
                    "full_name": "T. Kamei",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549717100",
                    "id": 37549717100,
                    "full_name": "H. Nasu",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667712",
                    "id": 37088667712,
                    "full_name": "K. Kawano",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669167",
                    "id": 37088669167,
                    "full_name": "Chi-Ming Wan",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324959600",
                    "id": 37324959600,
                    "full_name": "K. Sakurai",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330404500",
                    "id": 37330404500,
                    "full_name": "N. Tokiwa",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37441535200",
                    "id": 37441535200,
                    "full_name": "H. Waki",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37309788500",
                    "id": 37309788500,
                    "full_name": "T. Maruyama",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356309400",
                    "id": 37356309400,
                    "full_name": "S. Yoshikawa",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563273000",
                    "id": 37563273000,
                    "full_name": "M. Higashitani",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37552418700",
                    "id": 37552418700,
                    "full_name": "T.D. Pham",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089055058",
                    "id": 37089055058,
                    "full_name": "T. Watanabe",
                    "author_order": 25
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 146 mm/sup 2/ 8 Gb NANO flash memory with 4-level programmed cells is fabricated in a 70 nm CMOS technology. A single-sided pad architecture and extended block-addressing scheme without redundancy is adopted for die size reduction. The programming throughput is 6 MB/s and is comparable to binary flash memories.",
        "article_number": 1493860,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493860",
        "html_url": "https://ieeexplore.ieee.org/document/1493860/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 44,
        "end_page": "584 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 68,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Driver circuits",
                    "Flash memory",
                    "Digital cameras",
                    "CMOS image sensors",
                    "Cellular phones",
                    "Universal Serial Bus",
                    "Videos",
                    "Costs",
                    "Throughput"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493860/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493861",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 15,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266186",
                    "id": 37087266186,
                    "full_name": "Dae-Seok Byeon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266726",
                    "id": 37087266726,
                    "full_name": "Sung-Soo Lee",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266178",
                    "id": 37087266178,
                    "full_name": "Young-Ho Lim",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667510",
                    "id": 37088667510,
                    "full_name": "Jin-Sung Park",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266013",
                    "id": 37087266013,
                    "full_name": "Wook-Kee Han",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667357",
                    "id": 37088667357,
                    "full_name": "Pan-Suk Kwak",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087310518",
                    "id": 37087310518,
                    "full_name": "Dong-Hwan Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266658",
                    "id": 37087266658,
                    "full_name": "Dong-Hyuk Chae",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087504557",
                    "id": 37087504557,
                    "full_name": "Seung-Hyun Moon",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087265335",
                    "id": 37087265335,
                    "full_name": "Seung-Jae Lee",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087508751",
                    "id": 37087508751,
                    "full_name": "Hyun-Chul Cho",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266676",
                    "id": 37087266676,
                    "full_name": "Jung-Woo Lee",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266239",
                    "id": 37087266239,
                    "full_name": "Moo-Sung Kim",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668976",
                    "id": 37088668976,
                    "full_name": "Joon-Sung Yang",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087183546",
                    "id": 37087183546,
                    "full_name": "Young-Woo Park",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669462",
                    "id": 37088669462,
                    "full_name": "Duk-Won Bae",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266723",
                    "id": 37087266723,
                    "full_name": "Jung-Dal Choi",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266000",
                    "id": 37087266000,
                    "full_name": "Sung-Hoi Hur",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984009",
                    "id": 37086984009,
                    "full_name": "Kang-Deog Suh",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8 Gb multi-level NAND flash memory is fabricated in a 63 nm CMOS technology with shallow trench isolation. The cell and chip sizes are 0.02 /spl mu/m/sup 2/ and 133 mm/sup 2/, respectively. Performance improves to 4.4 MB/s by using the 2/spl times/ program mode and by decreasing the cycle time from 50 ns to 30 ns. This also improves the read throughput to 23 MB/s.",
        "article_number": 1493861,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493861",
        "html_url": "https://ieeexplore.ieee.org/document/1493861/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 46,
        "end_page": "47 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 35,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "CMOS technology",
                    "Threshold voltage",
                    "Latches",
                    "Noise reduction",
                    "Circuit noise",
                    "Moon",
                    "Universal Serial Bus",
                    "Digital cameras",
                    "Digital audio players"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493861/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493862",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "Enhanced write performance of a 64 Mb phase-change random access memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 16,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087912931",
                    "id": 37087912931,
                    "full_name": "Hyung-rok On",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177024",
                    "id": 37087177024,
                    "full_name": "Beak-hyung Cho",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087178530",
                    "id": 37087178530,
                    "full_name": "Woo Yeong Cho",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087270708",
                    "id": 37087270708,
                    "full_name": "Sangbeom Kang",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087179011",
                    "id": 37087179011,
                    "full_name": "Byung-gil Choi",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087271210",
                    "id": 37087271210,
                    "full_name": "Hye-jin Kim",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087178846",
                    "id": 37087178846,
                    "full_name": "Ki-sung Kim",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177372",
                    "id": 37087177372,
                    "full_name": "Du-eung Kim",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087176764",
                    "id": 37087176764,
                    "full_name": "Choong-keun Kwak",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177667",
                    "id": 37087177667,
                    "full_name": "Hyun-geun Byun",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087591578",
                    "id": 37087591578,
                    "full_name": "Gi-tae Jeong",
                    "author_order": 11
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669787",
                    "id": 37088669787,
                    "full_name": "Hong-silk Jeong",
                    "author_order": 12
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085932160",
                    "id": 37085932160,
                    "full_name": "Kinam Kim",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 V 64 Mb phase-change RAM with improved write performance is fabricated in a 0.12 /spl mu/m CMOS technology. The improvement of RESET and SET distributions is based on cell current regulation and multiple step-down pulse generators. The read access time and SET-write time are 68 ns and 180 ns respectively.",
        "article_number": 1493862,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493862",
        "html_url": "https://ieeexplore.ieee.org/document/1493862/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 48,
        "end_page": "584 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 27,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase change random access memory",
                    "Crystallization",
                    "Conductivity",
                    "CMOS technology",
                    "Low voltage",
                    "Nonvolatile memory",
                    "Flash memory",
                    "Germanium alloys",
                    "Tin alloys",
                    "Tellurium"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493862/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493863",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 128 Mb NOR flash memory with 3 MB/s program time and low-power write performance by using in-package inductor charge-pump",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 17,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37741390700",
                    "id": 37741390700,
                    "full_name": "R. Sundaram",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352788700",
                    "id": 37352788700,
                    "full_name": "J. Javanifard",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727961700",
                    "id": 37727961700,
                    "full_name": "P. Walimbe",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339949800",
                    "id": 37339949800,
                    "full_name": "B.M. Pathak",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38179806000",
                    "id": 38179806000,
                    "full_name": "R.L. Melcher",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087877400",
                    "id": 37087877400,
                    "full_name": "Peining Wang",
                    "author_order": 6
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087877774",
                    "id": 37087877774,
                    "full_name": "J.I. Tacata",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Improved performance of flash memories requires programming more cells in parallel. This design uses an inductive pump to transfer the energy to a capacitor to achieve the needed voltage. The discrete inductor is bonded atop the die which also includes the control circuitry. With an inductive pump, the current saving in the program mode is 47.5 mA compared to a capacitive pump.",
        "article_number": 1493863,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493863",
        "html_url": "https://ieeexplore.ieee.org/document/1493863/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 50,
        "end_page": "584 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Inductors",
                    "Charge pumps",
                    "Voltage",
                    "Capacitors",
                    "Pulse width modulation",
                    "Circuits",
                    "Silicon",
                    "Clocks",
                    "Packaging"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493863/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493864",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 125 MHz burst-mode flexible read-while-write 256 Mbit 2b/c 1.8V NOR flash memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 18,
        "authors": {
            "authors": [
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37410776500",
                    "id": 37410776500,
                    "full_name": "C. Villa",
                    "author_order": 1
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37703608700",
                    "id": 37703608700,
                    "full_name": "D. Vimercati",
                    "author_order": 2
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268168600",
                    "id": 37268168600,
                    "full_name": "S. Schippers",
                    "author_order": 3
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972843400",
                    "id": 37972843400,
                    "full_name": "E. Confalonieri",
                    "author_order": 4
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972843500",
                    "id": 37972843500,
                    "full_name": "M. Sforzin",
                    "author_order": 5
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697801600",
                    "id": 37697801600,
                    "full_name": "S. Polizzi",
                    "author_order": 6
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670609",
                    "id": 37088670609,
                    "full_name": "M. La Placa",
                    "author_order": 7
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671848",
                    "id": 37088671848,
                    "full_name": "C. Lisi",
                    "author_order": 8
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672205",
                    "id": 37088672205,
                    "full_name": "A. Magnavacca",
                    "author_order": 9
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670747",
                    "id": 37088670747,
                    "full_name": "E. Bolandrina",
                    "author_order": 10
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671956",
                    "id": 37088671956,
                    "full_name": "A. Martinelli",
                    "author_order": 11
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670660",
                    "id": 37088670660,
                    "full_name": "V. Dima",
                    "author_order": 12
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37685621800",
                    "id": 37685621800,
                    "full_name": "A. Scavuzzo",
                    "author_order": 13
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670581",
                    "id": 37088670581,
                    "full_name": "B. Calandrino",
                    "author_order": 14
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672341",
                    "id": 37088672341,
                    "full_name": "N. Del Gatto",
                    "author_order": 15
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672577",
                    "id": 37088672577,
                    "full_name": "M. Scardaci",
                    "author_order": 16
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672345",
                    "id": 37088672345,
                    "full_name": "F. Mastroianni",
                    "author_order": 17
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37567264200",
                    "id": 37567264200,
                    "full_name": "M. Pisasale",
                    "author_order": 18
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37851941000",
                    "id": 37851941000,
                    "full_name": "A. Geraci",
                    "author_order": 19
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670549",
                    "id": 37088670549,
                    "full_name": "M. Gaitiotti",
                    "author_order": 20
                },
                {
                    "affiliation": "ST-Microelectron., Agrate Brianza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697802300",
                    "id": 37697802300,
                    "full_name": "M. Sali",
                    "author_order": 21
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 V 256 Mb 2b/cell NOR flash memory is designed in a 130 nm technology. A fast gate-voltage-ramp constant-current-reading concept is implemented to obtain a robust read-while-write/erase function and 125 MHz burst read frequency.",
        "article_number": 1493864,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493864",
        "html_url": "https://ieeexplore.ieee.org/document/1493864/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 52,
        "end_page": "584 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Matrix converters",
                    "Throughput",
                    "Regulators",
                    "Voltage control",
                    "Silicon",
                    "Costs",
                    "Frequency",
                    "Threshold voltage",
                    "Memory architecture"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493864/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493865",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte/s programming",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 19,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727959200",
                    "id": 37727959200,
                    "full_name": "M. Taub",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37973223900",
                    "id": 37973223900,
                    "full_name": "R. Bains",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972951900",
                    "id": 37972951900,
                    "full_name": "G. Barkley",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330760400",
                    "id": 37330760400,
                    "full_name": "H. Castro",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340351500",
                    "id": 37340351500,
                    "full_name": "G. Christensen",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37847112100",
                    "id": 37847112100,
                    "full_name": "S. Eilert",
                    "author_order": 6
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352791500",
                    "id": 37352791500,
                    "full_name": "R. Fackenthal",
                    "author_order": 7
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972951300",
                    "id": 37972951300,
                    "full_name": "H. Giduturi",
                    "author_order": 8
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338507000",
                    "id": 37338507000,
                    "full_name": "M. Goldman",
                    "author_order": 9
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330799000",
                    "id": 37330799000,
                    "full_name": "C. Haid",
                    "author_order": 10
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296198300",
                    "id": 37296198300,
                    "full_name": "R. Haque",
                    "author_order": 11
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370340600",
                    "id": 37370340600,
                    "full_name": "K. Parat",
                    "author_order": 12
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606222",
                    "id": 37088606222,
                    "full_name": "S. Peterson",
                    "author_order": 13
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972950800",
                    "id": 37972950800,
                    "full_name": "A. Proescholdt",
                    "author_order": 14
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089051386",
                    "id": 37089051386,
                    "full_name": "K. Ramamurthi",
                    "author_order": 15
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352841800",
                    "id": 37352841800,
                    "full_name": "P. Ruby",
                    "author_order": 16
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089139797",
                    "id": 37089139797,
                    "full_name": "B. Sivakumar",
                    "author_order": 17
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727958500",
                    "id": 37727958500,
                    "full_name": "A. Smidt",
                    "author_order": 18
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296194000",
                    "id": 37296194000,
                    "full_name": "B. Srinivasan",
                    "author_order": 19
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330779800",
                    "id": 37330779800,
                    "full_name": "M. Szwarc",
                    "author_order": 20
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296193600",
                    "id": 37296193600,
                    "full_name": "K. Tedrow",
                    "author_order": 21
                },
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606292",
                    "id": 37088606292,
                    "full_name": "D. Young",
                    "author_order": 22
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2b/cell flash memory in 90 nm triple-well CMOS technology achieves 1.5 MB/s programming and 166 MHz synchronous operation. The design features 2-row programming, optimized program control hardware, 3 transistor x-decoder with negative deselected rows and configurable output buffers. The die is 42.5 mm/sup 2/ with a cell size of 0.076 /spl mu/m/sup 2/.",
        "article_number": 1493865,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493865",
        "html_url": "https://ieeexplore.ieee.org/document/1493865/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 54,
        "end_page": "584 Vol. 1",
        "citing_paper_count": 14,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Voltage",
                    "Nonvolatile memory",
                    "Costs",
                    "Lithography",
                    "Throughput",
                    "Computer buffers",
                    "Hardware",
                    "Parallel programming",
                    "Temperature sensors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493865/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493866",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 126 mm/sup 2/ 4 Gb multilevel AG-AND flash memory with 10 MB/s programming throughput",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 20,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264876000",
                    "id": 37264876000,
                    "full_name": "H. Kurata",
                    "author_order": 1
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282783700",
                    "id": 37282783700,
                    "full_name": "Y. Sasago",
                    "author_order": 2
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282760700",
                    "id": 37282760700,
                    "full_name": "K. Otsuga",
                    "author_order": 3
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264874400",
                    "id": 37264874400,
                    "full_name": "T. Arigane",
                    "author_order": 4
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273158300",
                    "id": 37273158300,
                    "full_name": "T. Kawamura",
                    "author_order": 5
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277784500",
                    "id": 37277784500,
                    "full_name": "T. Kobayashi",
                    "author_order": 6
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264897200",
                    "id": 37264897200,
                    "full_name": "H. Kume",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605237",
                    "id": 37088605237,
                    "full_name": "K. Homma",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427816700",
                    "id": 37427816700,
                    "full_name": "K. Kozakai",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274654900",
                    "id": 37274654900,
                    "full_name": "S. Noda",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38581033900",
                    "id": 38581033900,
                    "full_name": "T. Ito",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280081300",
                    "id": 37280081300,
                    "full_name": "M. Shimizu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306553100",
                    "id": 37306553100,
                    "full_name": "Y. Ikeda",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282785200",
                    "id": 37282785200,
                    "full_name": "O. Tsuchiya",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273897300",
                    "id": 37273897300,
                    "full_name": "K. Furusawa",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4 Gb flash memory, fabricated in 90 nm CMOS technology, results in a 126 mm/sup 2/ chip size and a 0.0162 /spl mu/m/sup 2//b cell size. Address and temperature compensation methods control the resistance of the inversion-layer local bit-line. A programming throughput of 10 MB/s is achieved by using a self-boosted charge injection scheme.",
        "article_number": 1493866,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493866",
        "html_url": "https://ieeexplore.ieee.org/document/1493866/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 56,
        "end_page": "584 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Throughput",
                    "Temperature dependence",
                    "Temperature control",
                    "Voltage",
                    "Temperature distribution",
                    "Random access memory",
                    "Indium tin oxide",
                    "Digital cameras",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493866/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493867",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "Session 3 overview - backplane transceivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 21,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301311200",
                    "id": 37301311200,
                    "full_name": "M. Soyuer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328243300",
                    "id": 37328243300,
                    "full_name": "M. Fukaishi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The increasing clock rates of processing cores accompanying continuing advances in silicon technology drive the need to push electrical interconnect speeds higher. As industry-standard data rates pass 3Gb/s and approach the 5 to 12Gb/s realm, degradations from channel effects such as bandwidth loss, reflections, and crosstalk, can distort the signal to such an extent that robust data recovery requires equalizer-based backplane transceiver designs. Legacy 1 to 3Gb/s backplane channels rely on power-efficient NRZ transmit- and receive-side equalization techniques with adaptation. New signaling schemes, with better spectral efficiency, such as PAM4 and duobinary signaling, are of interest for data rates exceeding 10Gb/s. Another design challenge is the low bit-error-rate (BER) requirement of 10-15 or less. ",
        "article_number": 1493867,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493867",
        "html_url": "https://ieeexplore.ieee.org/document/1493867/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 58,
        "end_page": "59",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Backplanes",
                    "Transceivers",
                    "Decision feedback equalizers",
                    "Optical signal processing",
                    "Bit error rate",
                    "Transmitters",
                    "Crosstalk",
                    "Adaptive equalizers",
                    "Intersymbol interference",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493867/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493868",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmission",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 22,
        "authors": {
            "authors": [
                {
                    "affiliation": "Vitesse Semicond., Somerset, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297371300",
                    "id": 37297371300,
                    "full_name": "N. Krishnapura",
                    "author_order": 1
                },
                {
                    "affiliation": "Vitesse Semicond., Somerset, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273897200",
                    "id": 38273897200,
                    "full_name": "M. Barazande-Pour",
                    "author_order": 2
                },
                {
                    "affiliation": "Vitesse Semicond., Somerset, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331540100",
                    "id": 37331540100,
                    "full_name": "Q. Chaudhry",
                    "author_order": 3
                },
                {
                    "affiliation": "Vitesse Semicond., Somerset, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089147645",
                    "id": 37089147645,
                    "full_name": "J. Khoury",
                    "author_order": 4
                },
                {
                    "affiliation": "Vitesse Semicond., Somerset, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333360500",
                    "id": 37333360500,
                    "full_name": "K. Lakshmikumar",
                    "author_order": 5
                },
                {
                    "affiliation": "Vitesse Semicond., Somerset, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089111319",
                    "id": 37089111319,
                    "full_name": "A. Aggarwal",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The proposed 5Gb/s transceiver has a transmitter with 2-tap pre-emphasis and an adaptive receiver with 1-tap feedforward and 3-tap decision feedback equalization. The quad transceiver occupies 12 mm/sup 2/ in 0.13 /spl mu/m CMOS, consumes 2.1 W from 1.2 V, and has a BER<10/sup -15/ over 4 pairs of 1-meter backplane trace with crosstalk.",
        "article_number": 1493868,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493868",
        "html_url": "https://ieeexplore.ieee.org/document/1493868/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 60,
        "end_page": "585 Vol. 1",
        "citing_paper_count": 26,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical signal processing",
                    "Transceivers",
                    "Adaptive equalizers",
                    "Backplanes",
                    "Voltage",
                    "Decision feedback equalizers",
                    "Crosstalk",
                    "Least squares approximation",
                    "Change detection algorithms",
                    "Temperature"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493868/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493869",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalization",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 23,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., East Fishkill, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332595000",
                    "id": 37332595000,
                    "full_name": "M. Sorna",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672492",
                    "id": 37088672492,
                    "full_name": "T. Beukerna",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563869400",
                    "id": 37563869400,
                    "full_name": "K. Selander",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332595800",
                    "id": 37332595800,
                    "full_name": "S. Zier",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37068949700",
                    "id": 37068949700,
                    "full_name": "B. Ji",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563870500",
                    "id": 37563870500,
                    "full_name": "P. Murfet",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566884600",
                    "id": 37566884600,
                    "full_name": "J. Mason",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38550977800",
                    "id": 38550977800,
                    "full_name": "W. Rhee",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297556600",
                    "id": 37297556600,
                    "full_name": "H. Ainspan",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269621100",
                    "id": 37269621100,
                    "full_name": "B. Parker",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4.9 to 6.4 Gb/s 2-level SerDes ASIC I/O core designed in 0.13 /spl mu/m CMOS uses a 4-tap FFE in the transmitter and a 5-tap DFE with receiver AGC. Error-free operation is achieved on channels with over 30 dB loss at the half-baud rate. The TXRX pair consumes 290 mW from a 1.2 V supply and uses a die area of 0.79 mm/sup 2/.",
        "article_number": 1493869,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493869",
        "html_url": "https://ieeexplore.ieee.org/document/1493869/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 62,
        "end_page": "585 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Decision feedback equalizers",
                    "Clocks",
                    "CMOS technology",
                    "Tail",
                    "Switches",
                    "Silicon",
                    "Degradation",
                    "Bandwidth",
                    "Reflection",
                    "Crosstalk"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493869/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493870",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "A 0.6 to 9.6Gb/s binary backplane transceiver core in 0.13/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 24,
        "authors": {
            "authors": [
                {
                    "affiliation": "Synopsys, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089039790",
                    "id": 37089039790,
                    "full_name": "K. Krishna",
                    "author_order": 1
                },
                {
                    "affiliation": "Synopsys, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38274696000",
                    "id": 38274696000,
                    "full_name": "D.A. Yokoyama-Martin",
                    "author_order": 2
                },
                {
                    "affiliation": "Synopsys, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294466800",
                    "id": 37294466800,
                    "full_name": "S. Wolfer",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38272033700",
                    "id": 38272033700,
                    "full_name": "C. Jones",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604614",
                    "id": 37088604614,
                    "full_name": "M. Loikkanen",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089125162",
                    "id": 37089125162,
                    "full_name": "J. Parker",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38272177600",
                    "id": 38272177600,
                    "full_name": "R. Segelken",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089039801",
                    "id": 37089039801,
                    "full_name": "J.L. Sonntag",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294457800",
                    "id": 37294457800,
                    "full_name": "J. Stonick",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38288920600",
                    "id": 38288920600,
                    "full_name": "S. Titus",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294464900",
                    "id": 37294464900,
                    "full_name": "D. Weinlader",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A backplane transceiver core in 0.13 /spl mu/m dual-gate CMOS, operating at 0.6 to 9.6 Gb/s with an area of 0.56 mm/sup 2/ and dissipating 150 mW at 6.25 Gb/s, is presented. This core uses a unique adaptive receive equalization strategy, transmit pre-emphasis, and has extensive optional test features including a built-in BER tester and an on-chip receiver sampling scope.",
        "article_number": 1493870,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493870",
        "html_url": "https://ieeexplore.ieee.org/document/1493870/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 64,
        "end_page": "585 Vol. 1",
        "citing_paper_count": 12,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Backplanes",
                    "Transceivers",
                    "Intersymbol interference",
                    "Switches",
                    "Crosstalk",
                    "Resistors",
                    "Capacitance",
                    "Voltage",
                    "Decision feedback equalizers",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493870/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493871",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "A transmit architecture with 4-tap feedforward equalization for 6.25/12.5Gb/s serial backplane communications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 25,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331558900",
                    "id": 37331558900,
                    "full_name": "P. Landman",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38335970400",
                    "id": 38335970400,
                    "full_name": "K. Brouse",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37531284700",
                    "id": 37531284700,
                    "full_name": "V. Gupta",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184602",
                    "id": 37087184602,
                    "full_name": "Song Wu",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37529134300",
                    "id": 37529134300,
                    "full_name": "R. Payne",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38559238000",
                    "id": 38559238000,
                    "full_name": "U. Erdogan",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338047100",
                    "id": 37338047100,
                    "full_name": "R. Gu",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087497541",
                    "id": 37087497541,
                    "full_name": "Ah-Lyan Yee",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329600100",
                    "id": 37329600100,
                    "full_name": "B. Parthasarathy",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337866300",
                    "id": 37337866300,
                    "full_name": "S. Ramaswamy",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556075000",
                    "id": 38556075000,
                    "full_name": "B. Bhakta",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37548337800",
                    "id": 37548337800,
                    "full_name": "W. Mohammed",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556664400",
                    "id": 38556664400,
                    "full_name": "J. Powers",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087690072",
                    "id": 37087690072,
                    "full_name": "Yiqun Xie",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087759142",
                    "id": 37087759142,
                    "full_name": "Lin Wu",
                    "author_order": 15
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331556500",
                    "id": 37331556500,
                    "full_name": "L. Dyson",
                    "author_order": 16
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350606800",
                    "id": 37350606800,
                    "full_name": "K. Heragu",
                    "author_order": 17
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087068736",
                    "id": 37087068736,
                    "full_name": "Wai Lee",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A transmit architecture with a programmable 4-tap feedforward equalizer for 6.25 to 12.5 Gb/s serial communications through lossy channels is described. A 16:8-channel MUX/DEMUX chip fabricated in a 0.13 /spl mu/m 7M CMOS process demonstrates a near-end jitter of 16 ps and an equalized far-end jitter of 55 ps at 6.25 Gb/s over a 36'' legacy backplane channel.",
        "article_number": 1493871,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493871",
        "html_url": "https://ieeexplore.ieee.org/document/1493871/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 66,
        "end_page": "585 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Backplanes",
                    "Crosstalk",
                    "Clocks",
                    "Intersymbol interference",
                    "Decision feedback equalizers",
                    "Finite impulse response filter",
                    "Bandwidth",
                    "Transceivers",
                    "Noise cancellation",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493871/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493872",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "A 6.25Gb/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 26,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37529134300",
                    "id": 37529134300,
                    "full_name": "R. Payne",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556075000",
                    "id": 38556075000,
                    "full_name": "B. Bhakta",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337866300",
                    "id": 37337866300,
                    "full_name": "S. Ramaswamy",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184602",
                    "id": 37087184602,
                    "full_name": "Song Wu",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556664400",
                    "id": 38556664400,
                    "full_name": "J. Powers",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331558900",
                    "id": 37331558900,
                    "full_name": "P. Landman",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38559238000",
                    "id": 38559238000,
                    "full_name": "U. Erdogan",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087497541",
                    "id": 37087497541,
                    "full_name": "Ah-Lyan Yee",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338047100",
                    "id": 37338047100,
                    "full_name": "R. Gu",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087759142",
                    "id": 37087759142,
                    "full_name": "Lin Wu",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087690072",
                    "id": 37087690072,
                    "full_name": "Yiqun Xie",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329600100",
                    "id": 37329600100,
                    "full_name": "B. Parthasarathy",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38335970400",
                    "id": 38335970400,
                    "full_name": "K. Brouse",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37548337800",
                    "id": 37548337800,
                    "full_name": "W. Mohammed",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350606800",
                    "id": 37350606800,
                    "full_name": "K. Heragu",
                    "author_order": 15
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37531284700",
                    "id": 37531284700,
                    "full_name": "V. Gupta",
                    "author_order": 16
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331556500",
                    "id": 37331556500,
                    "full_name": "L. Dyson",
                    "author_order": 17
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087068736",
                    "id": 37087068736,
                    "full_name": "Wai Lee",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6.25 Gb/s serial receiver with a 4-tap adaptive DFE is implemented in a 0.13 /spl mu/m 7LM CMOS process. Direct cancellation of the first post-cursor ISI is achieved, enabling recovery of a data eye fully closed from channel losses and crosstalk. A BER<10/sup -15/ is measured over legacy backplane channels.",
        "article_number": 1493872,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493872",
        "html_url": "https://ieeexplore.ieee.org/document/1493872/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 68,
        "end_page": "585 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Backplanes",
                    "Decision feedback equalizers",
                    "Crosstalk",
                    "Intersymbol interference",
                    "Bandwidth",
                    "Transmitters",
                    "Signal resolution",
                    "Acoustic reflection",
                    "Nonlinear filters",
                    "Bit error rate"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493872/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493873",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "12Gb/s duobinary signaling with /spl times/2 oversampled edge equalization",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 27,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432484800",
                    "id": 37432484800,
                    "full_name": "K. Yamaguchi",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37595980300",
                    "id": 37595980300,
                    "full_name": "K. Sunaga",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270430000",
                    "id": 37270430000,
                    "full_name": "S. Kaeriyama",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085416662",
                    "id": 37085416662,
                    "full_name": "T. Nedachi",
                    "author_order": 4
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282760800",
                    "id": 37282760800,
                    "full_name": "M. Takamiya",
                    "author_order": 5
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282496800",
                    "id": 37282496800,
                    "full_name": "K. Nose",
                    "author_order": 6
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37830001200",
                    "id": 37830001200,
                    "full_name": "Y. Nakagawa",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37412195300",
                    "id": 37412195300,
                    "full_name": "M. Sugawara",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328243300",
                    "id": 37328243300,
                    "full_name": "M. Fukaishi",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A backplane transceiver in 90 nm CMOS that employs duobinary signaling over copper traces is described. To introduce duobinary signaling into data transfers on printed boards, three techniques are developed: 1) edge equalization for equalizer adaptation; 2) 2/spl times/ oversampled transmitter equalizer for ISI control; and 3) 2b-transition-ensure encoding for clock recovery.",
        "article_number": 1493873,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493873",
        "html_url": "https://ieeexplore.ieee.org/document/1493873/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 70,
        "end_page": "585 Vol. 1",
        "citing_paper_count": 29,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Equalizers",
                    "Frequency",
                    "Transfer functions",
                    "Transmitters",
                    "National electric code",
                    "Circuits",
                    "Bandwidth",
                    "Intersymbol interference",
                    "Chromium",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493873/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493874",
        "cat_title": "BACKPLANE TRANSCEIVERS",
        "cat_num": 3,
        "title": "A 25Gb/s PAM4 transmitter in 90nm CMOS SOI",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 28,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283682000",
                    "id": 37283682000,
                    "full_name": "C. Menolfi",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283681200",
                    "id": 37283681200,
                    "full_name": "T. Toifl",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339941500",
                    "id": 37339941500,
                    "full_name": "R. Reutemann",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37430205300",
                    "id": 37430205300,
                    "full_name": "M. Ruegg",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371299800",
                    "id": 37371299800,
                    "full_name": "P. Buchmann",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271117700",
                    "id": 37271117700,
                    "full_name": "M. Kossel",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266745500",
                    "id": 37266745500,
                    "full_name": "T. Morf",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271115900",
                    "id": 37271115900,
                    "full_name": "M. Schmatz",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 25 Gb/s multi-level PAM4 transmitter intended for short-range chip-to-chip on-board interconnects is presented. A 4-tap FIR pre-emphasis filtering scheme is used to equalize channel loss and to improve eye opening. Fabricated in a low-k partially depleted 90 nm SOI technology, it occupies 0.052 mm/sup 2/ and draws 99.3 mA from a 1 V supply.",
        "article_number": 1493874,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493874",
        "html_url": "https://ieeexplore.ieee.org/document/1493874/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 72,
        "end_page": "73 Vol. 1",
        "citing_paper_count": 16,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transmitters",
                    "Clocks",
                    "Multiplexing",
                    "Finite impulse response filter",
                    "CMOS logic circuits",
                    "Shift registers",
                    "Delay",
                    "Voltage",
                    "Propagation losses",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493874/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493875",
        "cat_title": "TD: MIXED-DOMAIN SYSTEMS",
        "cat_num": 4,
        "title": "Session 4 overview - mixed-domain systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 29,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337893100",
                    "id": 37337893100,
                    "full_name": "K. Bernstein",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267131900",
                    "id": 37267131900,
                    "full_name": "S. Narendra",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Hybrid interdisciplinary technologies enable an exciting and powerful new integration direction. Development of monolithic mixed-domain structures (such as DRAMs embedded in high-performance logic chips), so far, have focused on co-optimizing MOSFET, bipolar, and other silicon-based devices. Dimension scaling has brought CMOS to a size regime where it is now possible to exchange data with living neurons; to sense the state of individual atoms; and ultimately to reproduce human sensory function in a biological form factor. These advances are made possible by the convergence of VLSI with improvements in ancillary technologies, such as micromechanical machining, optics, and thin films. Mixed-domain systems promise to reduce latency, extend resource utilization, and increase transaction rate. Additionally, new capabilities are enabled and existing functions are realized with lower power and cost, by such mixed-domain systems.",
        "article_number": 1493875,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493875",
        "html_url": "https://ieeexplore.ieee.org/document/1493875/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 74,
        "end_page": "75",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "CMOS logic circuits",
                    "Micromechanical devices",
                    "Optical films",
                    "Logic devices",
                    "Atom optics",
                    "Biomedical optical imaging",
                    "Optical sensors",
                    "Optical signal processing",
                    "Ear"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493875/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493876",
        "cat_title": "TD: MIXED-DOMAIN SYSTEMS",
        "cat_num": 4,
        "title": "Joining ionics and electronics: semiconductor chips with ion channels, nerve cells, and brain tissue",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 30,
        "authors": {
            "authors": [
                {
                    "affiliation": "Max Planck Inst. for Biochem., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424237100",
                    "id": 37424237100,
                    "full_name": "P. Fromherz",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The microscopic interfacing of semiconductor devices and living neuronal systems is discussed. From the biological side, ion channels, nerve cells, and brain tissue are considered. Basic experimental studies are performed with capacitors and transistors of simple silicon chips. The approach is extended to a CMOS chip with 16000 transistor sensors.",
        "article_number": 1493876,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493876",
        "html_url": "https://ieeexplore.ieee.org/document/1493876/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 76,
        "end_page": "77 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Brain",
                    "Neurons",
                    "Voltage",
                    "Silicon",
                    "Capacitors",
                    "Circuits",
                    "Cells (biology)",
                    "CMOS technology",
                    "Biomembranes",
                    "Seals"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493876/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493877",
        "cat_title": "TD: MIXED-DOMAIN SYSTEMS",
        "cat_num": 4,
        "title": "An analog bionic ear processor with zero-crossing detection",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 31,
        "authors": {
            "authors": [
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272202000",
                    "id": 37272202000,
                    "full_name": "R. Sarpeshkar",
                    "author_order": 1
                },
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185293500",
                    "id": 38185293500,
                    "full_name": "M.W. Baker",
                    "author_order": 2
                },
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331664400",
                    "id": 37331664400,
                    "full_name": "C.D. Salthouse",
                    "author_order": 3
                },
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428222100",
                    "id": 37428222100,
                    "full_name": "J.-J. Sit",
                    "author_order": 4
                },
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426453100",
                    "id": 37426453100,
                    "full_name": "L. Turicchia",
                    "author_order": 5
                },
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426451100",
                    "id": 37426451100,
                    "full_name": "S.M. Zhak",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 75 dB 251 /spl mu/W analog speech processor is described that preserves the performance, robustness, and programmability needed for deaf patients at a reduced power consumption compared to that of implementations with A/D and DSP. It also provides zero-crossing outputs for stimulation strategies that use phase information to improve performance.",
        "article_number": 1493877,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493877",
        "html_url": "https://ieeexplore.ieee.org/document/1493877/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 78,
        "end_page": "79 Vol. 1",
        "citing_paper_count": 39,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ear",
                    "Circuits",
                    "Microphones",
                    "Cochlear implants",
                    "Electrodes",
                    "Deafness",
                    "Digital signal processing",
                    "Batteries",
                    "Band pass filters",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493877/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493878",
        "cat_title": "TD: MIXED-DOMAIN SYSTEMS",
        "cat_num": 4,
        "title": "An IC/microfluidic hybrid microsystem for 2D magnetic manipulation of individual biological cells",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 32,
        "authors": {
            "authors": [
                {
                    "affiliation": "Harvard Univ., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087680561",
                    "id": 37087680561,
                    "full_name": "Hakho Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Harvard Univ., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087154766",
                    "id": 37087154766,
                    "full_name": "Yong Liu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972952600",
                    "id": 37972952600,
                    "full_name": "E. Alsberg",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266605100",
                    "id": 37266605100,
                    "full_name": "D.E. Ingber",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284441100",
                    "id": 37284441100,
                    "full_name": "R.M. Westervelt",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087648988",
                    "id": 37087648988,
                    "full_name": "Donhee Ham",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A microfluidic system is fabricated on top of an IC chip, suspending magnetic-bead-tagged biological cells in a biocompatible environment. The IC produces patterned magnetic fields using a microcoil array to manipulate individual bead-bound cells. The hybrid prototype manipulates bovine capillary endothelial cells with precise spatial control.",
        "article_number": 1493878,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493878",
        "html_url": "https://ieeexplore.ieee.org/document/1493878/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 80,
        "end_page": "586 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Hybrid integrated circuits",
                    "Microfluidics",
                    "Biological cells",
                    "Magnetic fields",
                    "Magnetic levitation",
                    "Spatial resolution",
                    "Pediatrics",
                    "Hospitals",
                    "Medical diagnostic imaging",
                    "Medical diagnosis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493878/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493879",
        "cat_title": "TD: MIXED-DOMAIN SYSTEMS",
        "cat_num": 4,
        "title": "A VLSI analog computer/math co-processor for a digital computer",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 33,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549097100",
                    "id": 37549097100,
                    "full_name": "G.E.R. Cowan",
                    "author_order": 1
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282166500",
                    "id": 37282166500,
                    "full_name": "R.C. Melville",
                    "author_order": 2
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270896700",
                    "id": 37270896700,
                    "full_name": "Y.P. Tsividis",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip VLSI analog computer having 80 integrators and 336 other programmable linear and nonlinear circuits is fabricated in a 0.25 /spl mu/m CMOS process. The chip can be used to accelerate a digital computer's numerical routines. The IC is 1 cm/sup 2/ and consumes 300 mW.",
        "article_number": 1493879,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493879",
        "html_url": "https://ieeexplore.ieee.org/document/1493879/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 82,
        "end_page": "586 Vol. 1",
        "citing_paper_count": 19,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Analog computers",
                    "Very large scale integration",
                    "Coprocessors",
                    "Circuits",
                    "Physics computing",
                    "Wires",
                    "Differential equations",
                    "Computer interfaces",
                    "Switches",
                    "Time domain analysis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493879/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493880",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Towards chip-scale atomic clocks",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 34,
        "authors": {
            "authors": [
                {
                    "affiliation": "Defense Adv. Res. Projects Agency, Arlington, VA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275484500",
                    "id": 37275484500,
                    "full_name": "C.T.-C. Nguyen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300386300",
                    "id": 37300386300,
                    "full_name": "J. Kitching",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "MEMS technology is used to shrink atomic clocks from their present-day table-top sizes down to only 1 cm/sup 3/ while at the same time retaining timing stability on the order of 30 ns over one hour. The power consumption of the system is less than 30 mW.",
        "article_number": 1493880,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493880",
        "html_url": "https://ieeexplore.ieee.org/document/1493880/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 84,
        "end_page": "85 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Atomic clocks",
                    "Physics",
                    "Frequency",
                    "Satellites",
                    "Electronic packaging thermal management",
                    "Stability",
                    "Atom optics",
                    "Electromagnetic heating",
                    "Global Positioning System",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493880/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493881",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Opportunities for optics in integrated circuits applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 35,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277086300",
                    "id": 37277086300,
                    "full_name": "D.A.B. Miller",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265820500",
                    "id": 37265820500,
                    "full_name": "A. Bhatnagar",
                    "author_order": 2
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283723900",
                    "id": 37283723900,
                    "full_name": "S. Palermo",
                    "author_order": 3
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085378370",
                    "id": 37085378370,
                    "full_name": "A. Emami-Neyestanak",
                    "author_order": 4
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M.A. Horowitz",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Optics potentially addresses two key problems in electronic chips and systems: interconnects and timing. Short optical pulses (e.g., picoseconds or shorter) offer particularly precise timing. Results are shown for optical and electrical four-phase clocking, with <1 ps rms jitter for the optical case.",
        "article_number": 1493881,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493881",
        "html_url": "https://ieeexplore.ieee.org/document/1493881/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 86,
        "end_page": "87 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Integrated optics",
                    "Application specific integrated circuits",
                    "Photonic integrated circuits",
                    "Clocks",
                    "Optical sensors",
                    "Optical receivers",
                    "Optical crosstalk",
                    "High speed optical techniques",
                    "Optical interconnections",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493881/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493882",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Processing of MEMS gyroscopes on top of CMOS ICs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 36,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295847000",
                    "id": 37295847000,
                    "full_name": "A. Witvrouw",
                    "author_order": 1
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37823883000",
                    "id": 37823883000,
                    "full_name": "A. Mehta",
                    "author_order": 2
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37840359700",
                    "id": 37840359700,
                    "full_name": "A. Verbist",
                    "author_order": 3
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37841433500",
                    "id": 37841433500,
                    "full_name": "B. Du Bois",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37547151400",
                    "id": 37547151400,
                    "full_name": "S. Van Aerde",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38277809900",
                    "id": 38277809900,
                    "full_name": "J. Ramos-Martos",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427183300",
                    "id": 37427183300,
                    "full_name": "J. Ceballos",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37832027700",
                    "id": 37832027700,
                    "full_name": "A. Ragel",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272846500",
                    "id": 37272846500,
                    "full_name": "J.M. Mora",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37827544600",
                    "id": 37827544600,
                    "full_name": "M.A. Lagos",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37838880400",
                    "id": 37838880400,
                    "full_name": "A. Arias",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668011",
                    "id": 37088668011,
                    "full_name": "J.M. Hinoiosa",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37838141500",
                    "id": 37838141500,
                    "full_name": "J. Spengler",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37397379200",
                    "id": 37397379200,
                    "full_name": "C. Leinenbach",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37836974900",
                    "id": 37836974900,
                    "full_name": "T. Fuchs",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37840137800",
                    "id": 37840137800,
                    "full_name": "S. Kronmuller",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Integrated 10 /spl mu/m thick poly-SiGe gyroscopes are processed on top of an 8\" standard 0.35 /spl mu/m CMOS wafer with 5 metal levels by using an advanced plasma-enhanced chemical vapor deposition multi-layer technology. The gyroscopes are free-moving with Q-factors for the drive mode up to 10000 at the pressure of 0.8 mTorr while the CMOS chip is fully functional.",
        "article_number": 1493882,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493882",
        "html_url": "https://ieeexplore.ieee.org/document/1493882/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 88,
        "end_page": "89 Vol. 1",
        "citing_paper_count": 14,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Micromechanical devices",
                    "Gyroscopes",
                    "CMOS process",
                    "Monolithic integrated circuits",
                    "Plasma temperature",
                    "Microelectromechanical devices",
                    "CMOS technology",
                    "Etching",
                    "Integrated circuit interconnections",
                    "Electronics packaging"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493882/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493883",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "Session 5 overview - WLAN transceivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 37,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272052200",
                    "id": 37272052200,
                    "full_name": "A. Behzad",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286985900",
                    "id": 37286985900,
                    "full_name": "M. Hamada",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Mass-consumer-market wireless applications set strict requirements on cost, dynamic range, power consumption, and the number of external components used in the system. These constraints have already been applied to Bluetooth chips, and the resultant chips have been reported at previous ISSCCs. This year, we see these trends being applied to WLAN ICs, and similar levels of integration being demonstrated in WLAN SoCs. As such, many of the most-integrated solutions are implemented in deep-submicron CMOS technologies which allow the full integration of the MAC and the PHY layers (including the radio) on the same die. These highly integrated low-cost low-power ICs open the door for the application of WLAN ICs to many new embedded and non-embedded applications, and ultimately to a seamlessly connected world. ",
        "article_number": 1493883,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493883",
        "html_url": "https://ieeexplore.ieee.org/document/1493883/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 90,
        "end_page": "91",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wireless LAN",
                    "Transceivers",
                    "Switches",
                    "CMOS technology",
                    "Physical layer",
                    "Radio frequency",
                    "Receivers",
                    "Radio transmitters",
                    "Calibration",
                    "Noise measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493883/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493884",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "An auto-I/Q calibrated CMOS transceiver for 802.11 g",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 38,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087766974",
                    "id": 37087766974,
                    "full_name": "Yong-Hsiang Hsieh",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087766729",
                    "id": 37087766729,
                    "full_name": "Wei-Yi Hu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087398061",
                    "id": 37087398061,
                    "full_name": "Shin-Ming Lin",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087165945",
                    "id": 37087165945,
                    "full_name": "Chao-Liang Chen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087765712",
                    "id": 37087765712,
                    "full_name": "Wen-Kai Li",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087164827",
                    "id": 37087164827,
                    "full_name": "Sao-Jie Chen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087765683",
                    "id": 37087765683,
                    "full_name": "David-J Chen",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The CMOS transceiver IC uses the superheterodyne architecture to implement a IEEE 802.11g RF front-end with auto I/Q calibration function. 1/spl deg/ quadrature mismatch and 0.1 dB gain mismatch can be achieved after the auto tuning in both the transmitter and receiver sides. Implemented in a 0.25 /spl mu/m CMOS process with 2.7 V supply, the transceiver achieves a 5.1 dB receive cascade NF and a 7 dBm transmit output P/sub 1dB/.",
        "article_number": 1493884,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493884",
        "html_url": "https://ieeexplore.ieee.org/document/1493884/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 92,
        "end_page": "93 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Calibration",
                    "Baseband",
                    "Radio frequency",
                    "Switches",
                    "Wireless LAN",
                    "SAW filters",
                    "Voltage",
                    "Testing",
                    "Leak detection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493884/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493885",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "An 802.11g WLAN SoC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 39,
        "authors": {
            "authors": [
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275792400",
                    "id": 37275792400,
                    "full_name": "S. Mehta",
                    "author_order": 1
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275788100",
                    "id": 37275788100,
                    "full_name": "D. Weber",
                    "author_order": 2
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276649900",
                    "id": 37276649900,
                    "full_name": "M. Terrovitis",
                    "author_order": 3
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275798500",
                    "id": 37275798500,
                    "full_name": "K. Onodera",
                    "author_order": 4
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364579400",
                    "id": 37364579400,
                    "full_name": "M. Mack",
                    "author_order": 5
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275807900",
                    "id": 37275807900,
                    "full_name": "B. Kaczynski",
                    "author_order": 6
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275783000",
                    "id": 37275783000,
                    "full_name": "H. Samavati",
                    "author_order": 7
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38188082400",
                    "id": 38188082400,
                    "full_name": "S. Jen",
                    "author_order": 8
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089104368",
                    "id": 37089104368,
                    "full_name": "W. Si",
                    "author_order": 9
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089076568",
                    "id": 37089076568,
                    "full_name": "M. Lee",
                    "author_order": 10
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275787200",
                    "id": 37275787200,
                    "full_name": "K. Singh",
                    "author_order": 11
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275796700",
                    "id": 37275796700,
                    "full_name": "S. Mendis",
                    "author_order": 12
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563889500",
                    "id": 37563889500,
                    "full_name": "P. Husted",
                    "author_order": 13
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37554182300",
                    "id": 37554182300,
                    "full_name": "N. Zhang",
                    "author_order": 14
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329403600",
                    "id": 37329403600,
                    "full_name": "B. McFarland",
                    "author_order": 15
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D. Su",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271326800",
                    "id": 37271326800,
                    "full_name": "T. Meng",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275768700",
                    "id": 37275768700,
                    "full_name": "B. Wooley",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip IEEE 802.11g-compliant WLAN radio that implements all RF, analog, and digital PHY and MAC functions is implemented in a 0.18 /spl mu/m CMOS technology. The IC transmits 4 dBm EVM-compliant output power for a 64QAM OFDM signal. The overall receiver sensitivities are -95 dBm and -73 dBm for data rates 6 Mbit/s and 54 Mbit/s, respectively.",
        "article_number": 1493885,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493885",
        "html_url": "https://ieeexplore.ieee.org/document/1493885/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 94,
        "end_page": "586 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wireless LAN",
                    "Radio frequency",
                    "Filters",
                    "Voltage-controlled oscillators",
                    "CMOS technology",
                    "Baseband",
                    "Physical layer",
                    "Transmitters",
                    "Frequency synthesizers",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493885/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493886",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A fully integrated SoC for 802.11b in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 40,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275521400",
                    "id": 37275521400,
                    "full_name": "H. Darabi",
                    "author_order": 1
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348206700",
                    "id": 37348206700,
                    "full_name": "S. Khorram",
                    "author_order": 2
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37536764800",
                    "id": 37536764800,
                    "full_name": "Z. Zhou",
                    "author_order": 3
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37539279000",
                    "id": 37539279000,
                    "full_name": "T. Li",
                    "author_order": 4
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563877900",
                    "id": 37563877900,
                    "full_name": "B. Marholev",
                    "author_order": 5
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37528183700",
                    "id": 37528183700,
                    "full_name": "J. Chiu",
                    "author_order": 6
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38554431500",
                    "id": 38554431500,
                    "full_name": "J. Castaneda",
                    "author_order": 7
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697895500",
                    "id": 37697895500,
                    "full_name": "E. Chien",
                    "author_order": 8
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283933400",
                    "id": 37283933400,
                    "full_name": "S. Anand",
                    "author_order": 9
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281056500",
                    "id": 37281056500,
                    "full_name": "S. Wu",
                    "author_order": 10
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553453200",
                    "id": 37553453200,
                    "full_name": "M. Pan",
                    "author_order": 11
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089048737",
                    "id": 37089048737,
                    "full_name": "R. Roufoogaran",
                    "author_order": 12
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37066754700",
                    "id": 37066754700,
                    "full_name": "H. Kim",
                    "author_order": 13
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351982000",
                    "id": 37351982000,
                    "full_name": "P. Lettieri",
                    "author_order": 14
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275525900",
                    "id": 37275525900,
                    "full_name": "B. Ibrahim",
                    "author_order": 15
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354736400",
                    "id": 37354736400,
                    "full_name": "J. Rael",
                    "author_order": 16
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37554923500",
                    "id": 37554923500,
                    "full_name": "L. Tran",
                    "author_order": 17
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563880700",
                    "id": 37563880700,
                    "full_name": "E. Geronaga",
                    "author_order": 18
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549154400",
                    "id": 37549154400,
                    "full_name": "H. Yeh",
                    "author_order": 19
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566801000",
                    "id": 37566801000,
                    "full_name": "T. Frost",
                    "author_order": 20
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563880600",
                    "id": 37563880600,
                    "full_name": "J. Trachewsky",
                    "author_order": 21
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672450",
                    "id": 37088672450,
                    "full_name": "A. Rotougaran",
                    "author_order": 22
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m CMOS IEEE 802.11b SoC integrated all the radio building blocks including the PA, the PLL loop filter, and the antenna switch, as well as the complete physical layer and the MAC sections. At 2.4 GHz, it dissipates 165 mW in the receive-mode and 360 mW in the transmit-mode from a 1.8 V supply. The receiver achieves a typical NF of 6 dB, and -88 dBm sensitivity at 11 Mbit/s rate. The transmitter delivers a nominal output power of 13 dBm.",
        "article_number": 1493886,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493886",
        "html_url": "https://ieeexplore.ieee.org/document/1493886/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 96,
        "end_page": "586 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Switches",
                    "Filters",
                    "Transceivers",
                    "Electronics packaging",
                    "Radio transmitters",
                    "Baseband",
                    "Decision feedback equalizers",
                    "Wireless LAN",
                    "Impedance matching"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493886/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493887",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A compact dual-band direct-conversion CMOS transceiver for 802.11a/b/g WLAN",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 41,
        "authors": {
            "authors": [
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196528",
                    "id": 37087196528,
                    "full_name": "Zhiwei Xu",
                    "author_order": 1
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087208011",
                    "id": 37087208011,
                    "full_name": "Shan Jiang",
                    "author_order": 2
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087442710",
                    "id": 37087442710,
                    "full_name": "Yicheng Wu",
                    "author_order": 3
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604207",
                    "id": 37088604207,
                    "full_name": "Heng-yu Jian",
                    "author_order": 4
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604490",
                    "id": 37088604490,
                    "full_name": "G. Chu",
                    "author_order": 5
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604480",
                    "id": 37088604480,
                    "full_name": "K. Ku",
                    "author_order": 6
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604550",
                    "id": 37088604550,
                    "full_name": "P. Wang",
                    "author_order": 7
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089122731",
                    "id": 37089122731,
                    "full_name": "N. Tran",
                    "author_order": 8
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089112223",
                    "id": 37089112223,
                    "full_name": "Q. Gu",
                    "author_order": 9
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604427",
                    "id": 37088604427,
                    "full_name": "Ming-zhi Lai",
                    "author_order": 10
                },
                {
                    "affiliation": "SST Commun., Santa Monica, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347164500",
                    "id": 37347164500,
                    "full_name": "C. Chien",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277970900",
                    "id": 37277970900,
                    "full_name": "M.F. Chang",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604332",
                    "id": 37088604332,
                    "full_name": "R.D. Chow",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A dual-band direct-conversion RF transceiver for IEEE 802.11 a/b/g WLAN is implemented in 0.18 /spl mu/m CMOS technology with 6 mm/sup 2/ die size and 182 mW power dissipation while transmitting 1 dBm at 5 GHz. The receiver achieves 5 dB NF, -8 dBm IIP3 (high LNA gain), 96 dB total gain, and -31.4 dB EVM. The transmitter achieves 1 dBm and 2.5 dBm linear output power at 5 GHz and 2.4 GHz, respectively, with an EVM less than -31 dB.",
        "article_number": 1493887,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493887",
        "html_url": "https://ieeexplore.ieee.org/document/1493887/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 98,
        "end_page": "586 Vol. 1",
        "citing_paper_count": 22,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dual band",
                    "Transceivers",
                    "Wireless LAN",
                    "CMOS technology",
                    "Gain",
                    "Radio frequency",
                    "Power dissipation",
                    "Noise measurement",
                    "Transmitters",
                    "Power generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493887/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493888",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A low-power dual-band triple-mode WLAN CMOS transceiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 42,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273758900",
                    "id": 37273758900,
                    "full_name": "T. Maeda",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37594642500",
                    "id": 37594642500,
                    "full_name": "T. Yamase",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37596223800",
                    "id": 37596223800,
                    "full_name": "T. Tokairin",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268108300",
                    "id": 37268108300,
                    "full_name": "S. Hori",
                    "author_order": 4
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266539500",
                    "id": 37266539500,
                    "full_name": "R. Walkington",
                    "author_order": 5
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328501900",
                    "id": 37328501900,
                    "full_name": "K. Numata",
                    "author_order": 6
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268108000",
                    "id": 37268108000,
                    "full_name": "N. Matsuno",
                    "author_order": 7
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37686835200",
                    "id": 37686835200,
                    "full_name": "K. Yanagisawa",
                    "author_order": 8
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364203600",
                    "id": 37364203600,
                    "full_name": "N. Yoshida",
                    "author_order": 9
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38656299100",
                    "id": 38656299100,
                    "full_name": "H. Yano",
                    "author_order": 10
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334816800",
                    "id": 37334816800,
                    "full_name": "Y. Takahashi",
                    "author_order": 11
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275270800",
                    "id": 37275270800,
                    "full_name": "H. Hida",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 0.18 /spl mu/m CMOS direct-conversion dual-band triple-mode WLAN transceiver covers 2.4 to 2.5 GHz and 4.9 to 5.95 GHz and draws 78 mA in the receive mode and 76 mA in the transmit mode, from a 1.8 V supply both at 2.4/5 GHz. The system NF of 3.5/4.2 dB, the sensitivity of -93/-94 dBm for a 6 Mbit/s OFDM signal, and the EVM of 3.2/3.4% are obtained at 2.4/5.2 GHz.",
        "article_number": 1493888,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493888",
        "html_url": "https://ieeexplore.ieee.org/document/1493888/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 100,
        "end_page": "586 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dual band",
                    "Wireless LAN",
                    "Transceivers",
                    "Circuits",
                    "Switches",
                    "Energy consumption",
                    "Noise figure",
                    "Frequency synthesizers",
                    "Voltage-controlled oscillators",
                    "Transconductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493888/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493889",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A system-on-chip for bi-directional point-to-multipoint wireless digital audio applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 43,
        "authors": {
            "authors": [
                {
                    "affiliation": "Catena, Delft, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087565004",
                    "id": 37087565004,
                    "full_name": "K. Kianush",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37685091100",
                    "id": 37685091100,
                    "full_name": "J. Rapp",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315943600",
                    "id": 37315943600,
                    "full_name": "D. Westberg",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388934600",
                    "id": 37388934600,
                    "full_name": "J. van Valburg",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37687939900",
                    "id": 37687939900,
                    "full_name": "P. Johansson",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972964900",
                    "id": 37972964900,
                    "full_name": "R. Ponnette",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38153491900",
                    "id": 38153491900,
                    "full_name": "N. Philips",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip transceiver for wireless digital audio applications is realized in a 0.25 /spl mu/m BiCMOS process. To avoid the congested 2.4 GHz band and to achieve better penetration through walls, 863 and 915 MHz bands are adopted. The frame structure used in this design guarantees a low latency for streaming audio. Adaptive frequency hopping and antenna diversity ensure robust link management.",
        "article_number": 1493889,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493889",
        "html_url": "https://ieeexplore.ieee.org/document/1493889/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 102,
        "end_page": "587 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "System-on-a-chip",
                    "Bidirectional control",
                    "Finite impulse response filter",
                    "Frequency shift keying",
                    "Bluetooth",
                    "Digital filters",
                    "Transceivers",
                    "Radio frequency",
                    "Filtering",
                    "Baseband"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493889/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493890",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A dual-band frequency synthesizer for 802.11a/b/g with fractional-spur averaging technique",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 44,
        "authors": {
            "authors": [
                {
                    "affiliation": "Politecnico di Milano, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294497900",
                    "id": 37294497900,
                    "full_name": "S. Pellerano",
                    "author_order": 1
                },
                {
                    "affiliation": "Politecnico di Milano, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271401200",
                    "id": 37271401200,
                    "full_name": "S. Levantino",
                    "author_order": 2
                },
                {
                    "affiliation": "Politecnico di Milano, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271398700",
                    "id": 37271398700,
                    "full_name": "C. Samori",
                    "author_order": 3
                },
                {
                    "affiliation": "Politecnico di Milano, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275688200",
                    "id": 37275688200,
                    "full_name": "A.L. Lacaita",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.25 /spl mu/m BiCMOS spur-compensated fractional-N PLL is implemented in an IEEE 802.11a/b/g zero-IF transceiver. The synthesizer covers the 2.4 to 2.5GHz and the 5.1 to 5.9GHz bands with 0.5MHz and 5MHz resolution, respectively. The phase noise integrated from 10kHz to 10MHz is lower than 1.25/spl deg/ rms for any synthesized carrier. The power consumption is 39/59mW mode from 2.5V supply.",
        "article_number": 1493890,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493890",
        "html_url": "https://ieeexplore.ieee.org/document/1493890/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 104,
        "end_page": "587 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dual band",
                    "Frequency synthesizers",
                    "Filters",
                    "Phase locked loops",
                    "Voltage-controlled oscillators",
                    "Frequency conversion",
                    "Charge pumps",
                    "Phase frequency detector",
                    "Voltage",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493890/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493891",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A fully integrated transformer-based front-end architecture for wireless transceivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 45,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37601399600",
                    "id": 37601399600,
                    "full_name": "I. Bhatti",
                    "author_order": 1
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089048737",
                    "id": 37089048737,
                    "full_name": "R. Roufoogaran",
                    "author_order": 2
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38554431500",
                    "id": 38554431500,
                    "full_name": "J. Castaneda",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated transformer-based RF front-end architecture is presented that integrates matching, combining, and T/R switch functions on chip. The front-end is implemented in a 0.18 /spl mu/m CMOS Bluetooth transceiver achieving -90dBm receiver sensitivity and 2dBm transmit power from a 1.8V supply.",
        "article_number": 1493891,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493891",
        "html_url": "https://ieeexplore.ieee.org/document/1493891/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 106,
        "end_page": "587 Vol. 1",
        "citing_paper_count": 26,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Switches",
                    "Radio frequency",
                    "Impedance matching",
                    "Inductors",
                    "Bluetooth",
                    "Capacitance",
                    "Circuits",
                    "Loaded antennas",
                    "Packaging"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493891/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493892",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "Session 6 overview - high-speed and oversampled DACs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 46,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063915200",
                    "id": 37063915200,
                    "full_name": "R. Neff",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087763053",
                    "id": 37087763053,
                    "full_name": "Zhongyuan Chang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This session highlights the state-of-the-art in high-speed and oversampled DACs, including highaccuracy signal synthesis beyond 1GHz, and the doubling of sample rates for 6b-resolution DACs to 22GS/s. An oversampled ADC/DAC-based power amplifier and an RF power detector are also presented.",
        "article_number": 1493892,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493892",
        "html_url": "https://ieeexplore.ieee.org/document/1493892/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 108,
        "end_page": "109",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Signal synthesis",
                    "Frequency synthesizers",
                    "BiCMOS integrated circuits",
                    "Radio frequency",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Wideband",
                    "Circuit synthesis",
                    "Bandwidth",
                    "Gallium arsenide"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493892/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493893",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "A 1.2GS/s 15b DAC for precision signal generation",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 47,
        "authors": {
            "authors": [
                {
                    "affiliation": "Agilent Labs., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37421466600",
                    "id": 37421466600,
                    "full_name": "B. Jewett",
                    "author_order": 1
                },
                {
                    "affiliation": "Agilent Labs., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37422123800",
                    "id": 37422123800,
                    "full_name": "J. Liu",
                    "author_order": 2
                },
                {
                    "affiliation": "Agilent Labs., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332800200",
                    "id": 37332800200,
                    "full_name": "K. Poulton",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.2GS/s 15b DAC achieves untrimmed SFDR of -70dBc to f/sub s//4 and -63dBc to Nyquist (with 10dB better results at 500MS/s). A per-element resampling scheme and dynamic element matching achieve DNL of 2LSB. In RZ output mode, ACPR for a 20MHz band at 900MHz is 69dB. The chip uses 40GHz-f/sub T/ NPN and is implemented in 0.35 /spl mu/m CMOS.",
        "article_number": 1493893,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493893",
        "html_url": "https://ieeexplore.ieee.org/document/1493893/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 110,
        "end_page": "587 Vol. 1",
        "citing_paper_count": 14,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Signal generators",
                    "Clocks",
                    "Frequency",
                    "Switches",
                    "Noise figure",
                    "Noise measurement",
                    "Testing",
                    "Latches",
                    "Resistors",
                    "Density measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493893/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493894",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "A 1.6GS/s 12b return-to-zero GaAs RF DAC for multiple Nyquist operation",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 48,
        "authors": {
            "authors": [
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087297986",
                    "id": 37087297986,
                    "full_name": "Myung-Jun Choe",
                    "author_order": 1
                },
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087362378",
                    "id": 37087362378,
                    "full_name": "Kwang-Hyun Baek",
                    "author_order": 2
                },
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563851800",
                    "id": 37563851800,
                    "full_name": "M. Teshome",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "RZ current switches are added to a current steering DAC for high-frequency wideband applications to achieve 800MHz bandwidth at 1/sup st/ and 2/sup nd/ Nyquist band without the need for a reverse sinc equalization filter. Implemented in a GaAs HBT process with 4.5 /spl mu/m/sup 2/ minimum emitter area, the DAC dissipates 1.2W at -5V with a 1.6GHz clock and 0dBm typical output power.",
        "article_number": 1493894,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493894",
        "html_url": "https://ieeexplore.ieee.org/document/1493894/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 112,
        "end_page": "587 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Gallium arsenide",
                    "Radio frequency",
                    "Clocks",
                    "Wideband",
                    "Heterojunction bipolar transistors",
                    "Linearity",
                    "Switches",
                    "Temperature",
                    "Capacitance",
                    "Driver circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493894/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493895",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "A 1.7GHz 3V direct digital frequency synthesizer with an on-chip DAC in 0.35 /spl mu/m SiGe BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 49,
        "authors": {
            "authors": [
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087362378",
                    "id": 37087362378,
                    "full_name": "Kwang-Hyun Baek",
                    "author_order": 1
                },
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37979989900",
                    "id": 37979989900,
                    "full_name": "E. Merlo",
                    "author_order": 2
                },
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087297986",
                    "id": 37087297986,
                    "full_name": "Myung-Jun Choe",
                    "author_order": 3
                },
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087765779",
                    "id": 37087765779,
                    "full_name": "A. Yen",
                    "author_order": 4
                },
                {
                    "affiliation": "Rockwell Sci., Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087766898",
                    "id": 37087766898,
                    "full_name": "M. Sahrling",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip direct digital frequency synthesizer with hardware efficient phase-to-amplitude mapping and an integrated DAC achieves over 50dB SFDR in full-Nyquist band at 1.7GHz clock frequency for synthesized output signals up to 850MHz. The IC is implemented in a 0.35 /spl mu/m SiGe BiCMOS process and occupies an area of 4.8/spl times/5.0mm/sup 2/. Power efficiency is 1.76mW/MHz at 3V.",
        "article_number": 1493895,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493895",
        "html_url": "https://ieeexplore.ieee.org/document/1493895/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 114,
        "end_page": "587 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency synthesizers",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Linear approximation",
                    "Clocks",
                    "Hardware",
                    "Phase locked loops",
                    "Communication switching",
                    "Broadband communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493895/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493896",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A 12b 500MS/s DAC with >70dB SFDR up to 120MHz in 0.18\u03bcm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 50,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275492800",
                    "id": 37275492800,
                    "full_name": "A. van Roermund",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087970189",
                    "id": 37087970189,
                    "full_name": "M. Vertreg",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273000600",
                    "id": 37273000600,
                    "full_name": "D. Leenaerts",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37314174000",
                    "id": 37314174000,
                    "full_name": "J. Briaire",
                    "author_order": 4
                },
                {
                    "affiliation": "Tech. Univ. Eindhoven",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328054600",
                    "id": 37328054600,
                    "full_name": "K. Doris",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275492800",
                    "id": 37275492800,
                    "full_name": "A. van Roermund",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087970189",
                    "id": 37087970189,
                    "full_name": "M. Vertreg",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273000600",
                    "id": 37273000600,
                    "full_name": "D. Leenaerts",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37314174000",
                    "id": 37314174000,
                    "full_name": "J. Briaire",
                    "author_order": 9
                },
                {
                    "affiliation": "Tech. Univ. Eindhoven",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328054600",
                    "id": 37328054600,
                    "full_name": "K. Doris",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS current steering 12b 500MS/s 216mW DAC without any additional circuitry to remove errors introduced during the conversion process has >70dB SFDR up to 120MHz above the Nyquist band. This is comparable to state-of-the-art performance requiring additional circuitry, and better than any design without additional circuitry",
        "article_number": 1493896,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493896",
        "html_url": "https://ieeexplore.ieee.org/document/1493896/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 116,
        "end_page": "588 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Timing",
                    "Capacitance",
                    "CMOS process",
                    "Frequency",
                    "Energy consumption",
                    "Master-slave",
                    "Linearity",
                    "Impedance",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493896/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493897",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "A 350MHz low-OSR /spl Delta//spl Sigma/ current-steering DAC with active termination in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 51,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274397000",
                    "id": 37274397000,
                    "full_name": "M. Clara",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270502300",
                    "id": 37270502300,
                    "full_name": "W. Klatzer",
                    "author_order": 2
                },
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274400300",
                    "id": 37274400300,
                    "full_name": "A. Wiesbauer",
                    "author_order": 3
                },
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37391543100",
                    "id": 37391543100,
                    "full_name": "D. Straeussnigg",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A time-interleaved architecture overcomes the dynamic performance limitations of standard DWA switching. Clocked at 350MHz, the DAC with active output buffer achieves a linearity of 76dB for a signal swing of 1.536V and an effective resolution of 11.9b in a bandwidth of 29.16MHz. It is fabricated in a standard 0.13 /spl mu/m CMOS process and consumes 62mW from a 1.5V supply.",
        "article_number": 1493897,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493897",
        "html_url": "https://ieeexplore.ieee.org/document/1493897/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 118,
        "end_page": "588 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Linearity",
                    "Operational amplifiers",
                    "Voltage",
                    "Capacitors",
                    "Switching frequency",
                    "Signal generators",
                    "Switches",
                    "MOS devices",
                    "Resistors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493897/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493898",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "Integrated stereo delta-sigma class D amplifier",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 52,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272269600",
                    "id": 37272269600,
                    "full_name": "E. Gaalaas",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37558295900",
                    "id": 37558295900,
                    "full_name": "B.Y. Liu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37567013300",
                    "id": 37567013300,
                    "full_name": "N. Nishimura",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2/spl times/40W (into 4/spl Omega/ with a 20V supply) integrated stereo /spl Delta//spl Sigma/ class D amplifier with 100dB SNR is realized in a 0.6 /spl mu/m CMOS process with DMOS transistors and buried Zener diodes. Feedback from power stage outputs gives 0.001% THD and 65dB PSRR. The modulator clock rate is 6MHz, but dynamically adjusted quantizer hysteresis reduces the output data rate to 450kHz, helping achieve 88% efficiency.",
        "article_number": 1493898,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493898",
        "html_url": "https://ieeexplore.ieee.org/document/1493898/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 120,
        "end_page": "588 Vol. 1",
        "citing_paper_count": 12,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pulse width modulation",
                    "Low-frequency noise",
                    "Acoustic noise",
                    "Pulse amplifiers",
                    "Power amplifiers",
                    "Clocks",
                    "Signal to noise ratio",
                    "Electromagnetic interference",
                    "Power generation",
                    "Circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493898/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493899",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 22GS/s 6b DAC with integrated digital ramp generator",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 53,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nortel Networks, Ottawa, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294298200",
                    "id": 37294298200,
                    "full_name": "P. Schvan",
                    "author_order": 1
                },
                {
                    "affiliation": "Nortel Networks, Ottawa, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349566000",
                    "id": 37349566000,
                    "full_name": "D. Pollex",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087766261",
                    "id": 37087766261,
                    "full_name": "T. Bellingrath",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 22GS/s 6b DAC is presented that includes a digital ramp pattern generator. The DAC core and ramp generator consume 2W and 1.2W respectively operating from 3.3V. The DAC produces a differential signal up to 1.3V/sub pp/ DNL<0.5LSB and INL<0.9LSB are measured. The highest glitch energy is 0.5pVs. Settling times are 70 and 40ps for full- and half-scale transitions, respectively.",
        "article_number": 1493899,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493899",
        "html_url": "https://ieeexplore.ieee.org/document/1493899/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 122,
        "end_page": "588 Vol. 1",
        "citing_paper_count": 28,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Clocks",
                    "Counting circuits",
                    "Signal design",
                    "Flip-flops",
                    "Propagation delay",
                    "Synchronous generators",
                    "Circuit simulation",
                    "Digital-analog conversion",
                    "Network synthesis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493899/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493900",
        "cat_title": "HIGH-SPEED AND OVERSAMPLED DACs",
        "cat_num": 6,
        "title": "A 2GHz mean-square power detector with integrated offset chopper",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 54,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Semicond., Delft, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325920200",
                    "id": 37325920200,
                    "full_name": "M. Kouwenhoven",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Semicond., Delft, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270484400",
                    "id": 37270484400,
                    "full_name": "A. van Staveren",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2GHz mean-square power detector with integrated chopper is presented. It typically achieves an offset reduction of 14.8dB compared to un-chopped, untrimmed units and 12dB reduction of the offset variation overtemperature (-40/spl deg/C to +85/spl deg/C) compared to laser-trimmed units. The chip is designed in a 0.35 /spl mu/m BiCMOS process, measures 1.5/spl times/1.5mm/sup 2/ and draws 8mA from a 2.7V supply.",
        "article_number": 1493900,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493900",
        "html_url": "https://ieeexplore.ieee.org/document/1493900/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 124,
        "end_page": "588 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Choppers",
                    "Temperature dependence",
                    "Envelope detectors",
                    "Resistors",
                    "Costs",
                    "Radio frequency",
                    "Circuits",
                    "Laser modes",
                    "Power measurement",
                    "Cellular phones"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493900/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493901",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "Session 7 overview - multimedia processing",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 55,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144155",
                    "id": 37087144155,
                    "full_name": "Lee-Sup Kim",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The demand to meet new standards within a tight power budget in emerging multimedia applications requires highly integrated and power-optimized solutions. This session presents a variety of subsystems with advanced multi-media features such as an H.264/AVC single-chip encoder for highdefinition (HD) video, a low-power MPEG-4 advanced-simple-profile (ASP) audio/visual CODEC for HD applications, an H.264/MPEG-4 audio/visual CODEC for mobile applications, a stream processing unit of the CELL processor, a triple-CPU mobile-application processor, a multimedia-applications processor for wireless devices, and an analog CMOS auditory filter bank, for speech recognition.",
        "article_number": 1493901,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493901",
        "html_url": "https://ieeexplore.ieee.org/document/1493901/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 126,
        "end_page": "127",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MPEG 4 Standard",
                    "Codecs",
                    "Dynamic voltage scaling",
                    "High definition video",
                    "Large scale integration",
                    "Frequency",
                    "Automatic voltage control",
                    "Application software",
                    "Streaming media",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493901/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493902",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 56,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074115",
                    "id": 37087074115,
                    "full_name": "Yu-Wen Huang",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074302",
                    "id": 37087074302,
                    "full_name": "Tung-Chien Chen",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087072871",
                    "id": 37087072871,
                    "full_name": "Chen-Han Tsai",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074250",
                    "id": 37087074250,
                    "full_name": "Ching-Yeh Chen",
                    "author_order": 4
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073991",
                    "id": 37087073991,
                    "full_name": "To-Wei Chen",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088816644",
                    "id": 37088816644,
                    "full_name": "Chi-Shi Chen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087072644",
                    "id": 37087072644,
                    "full_name": "Chun-Fu Shen",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074010",
                    "id": 37087074010,
                    "full_name": "Shyh-Yih Ma",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073325",
                    "id": 37087073325,
                    "full_name": "Tu-Chih Wang",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074200",
                    "id": 37087074200,
                    "full_name": "Bing-Yu Hsieh",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073326",
                    "id": 37087073326,
                    "full_name": "Hung-Chi Fang",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142734",
                    "id": 37087142734,
                    "full_name": "Liang-Gee Chen",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An H.264/AVC encoder is implemented on a 31.72mm/sup 2/ die with 0.18/spl mu/m CMOS technology. A four-stage macroblock pipelined architecture encodes 720p 30f/s HDTV videos in real time at 108MHz. The encoded video quality is competitive with reference software requiring 3.6TOPS on a general-purpose processor-based platform.",
        "article_number": 1493902,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493902",
        "html_url": "https://ieeexplore.ieee.org/document/1493902/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 128,
        "end_page": "588 Vol. 1",
        "citing_paper_count": 61,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Automatic voltage control",
                    "HDTV",
                    "Motion estimation",
                    "Pipeline processing",
                    "Digital video broadcasting",
                    "Bandwidth",
                    "CMOS technology",
                    "Heat engines",
                    "Throughput",
                    "Bit rate"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493902/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493903",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "An 81 MHz, 1280 /spl times/ 720pixels /spl times/ 30frames/s MPEG-4 video/audio CODEC processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 57,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275497800",
                    "id": 37275497800,
                    "full_name": "H. Yamauchi",
                    "author_order": 1
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269999400",
                    "id": 37269999400,
                    "full_name": "S. Okada",
                    "author_order": 2
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280650200",
                    "id": 37280650200,
                    "full_name": "T. Watanabe",
                    "author_order": 3
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275336200",
                    "id": 37275336200,
                    "full_name": "Y. Matsuo",
                    "author_order": 4
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089110005",
                    "id": 37089110005,
                    "full_name": "M. Suzuki",
                    "author_order": 5
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089111539",
                    "id": 37089111539,
                    "full_name": "Y. Ishii",
                    "author_order": 6
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278022300",
                    "id": 37278022300,
                    "full_name": "T. Mori",
                    "author_order": 7
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279541300",
                    "id": 37279541300,
                    "full_name": "Y. Matsushita",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A high-definition MPEG-4 CODEC processor capable of encoding 720p images (1280/spl times/720 pixels 30f/s) at 81MHz is presented. The CODEC is implemented with only 390k gates and an 80 kB SRAM. It is fabricated in a 0.13/spl mu/m CMOS process on a 5.6mm/spl times/5.6mm die.",
        "article_number": 1493903,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493903",
        "html_url": "https://ieeexplore.ieee.org/document/1493903/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 130,
        "end_page": "589 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MPEG 4 Standard",
                    "Codecs",
                    "Video compression",
                    "Image coding",
                    "Engines",
                    "Motion estimation",
                    "High definition video",
                    "Bandwidth",
                    "Pixel",
                    "SDRAM"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493903/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493904",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "An H.264/MPEG-4 audio/visual CODEC LSI with module-wise dynamic voltage/frequency scaling",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 58,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443994300",
                    "id": 37443994300,
                    "full_name": "T. Fujiyoshi",
                    "author_order": 1
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264878300",
                    "id": 37264878300,
                    "full_name": "S. Shiratake",
                    "author_order": 2
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37551094700",
                    "id": 37551094700,
                    "full_name": "S. Nomura",
                    "author_order": 3
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37361354900",
                    "id": 37361354900,
                    "full_name": "T. Nishikawa",
                    "author_order": 4
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563292800",
                    "id": 37563292800,
                    "full_name": "Y. Kitasho",
                    "author_order": 5
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370305900",
                    "id": 37370305900,
                    "full_name": "H. Arakida",
                    "author_order": 6
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37557346600",
                    "id": 37557346600,
                    "full_name": "Y. Okuda",
                    "author_order": 7
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337644500",
                    "id": 37337644500,
                    "full_name": "Y. Tsuboi",
                    "author_order": 8
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286985900",
                    "id": 37286985900,
                    "full_name": "M. Hamada",
                    "author_order": 9
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346087600",
                    "id": 37346087600,
                    "full_name": "H. Hara",
                    "author_order": 10
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349238000",
                    "id": 37349238000,
                    "full_name": "T. Fujita",
                    "author_order": 11
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282502100",
                    "id": 37282502100,
                    "full_name": "F. Hatori",
                    "author_order": 12
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326080400",
                    "id": 37326080400,
                    "full_name": "T. Shimazawa",
                    "author_order": 13
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337573100",
                    "id": 37337573100,
                    "full_name": "K. Yahagi",
                    "author_order": 14
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335031300",
                    "id": 37335031300,
                    "full_name": "H. Takeda",
                    "author_order": 15
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354629300",
                    "id": 37354629300,
                    "full_name": "M. Murakata",
                    "author_order": 16
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356778100",
                    "id": 37356778100,
                    "full_name": "F. Minami",
                    "author_order": 17
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328745700",
                    "id": 37328745700,
                    "full_name": "N. Kawabe",
                    "author_order": 18
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088790878",
                    "id": 37088790878,
                    "full_name": "T. Kitahara",
                    "author_order": 19
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324163100",
                    "id": 37324163100,
                    "full_name": "K. Seta",
                    "author_order": 20
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347175900",
                    "id": 37347175900,
                    "full_name": "M. Takahashi",
                    "author_order": 21
                },
                {
                    "affiliation": "Toshiba, Kawaski, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264879900",
                    "id": 37264879900,
                    "full_name": "Y. Oowaki",
                    "author_order": 22
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip H.264/MPEG-4 audio/visual LSI for mobile applications with a module-wise dynamic voltage/frequency scaling architecture is described. This LSI operates even during the voltage/frequency transition with no performance overhead by using a dynamic de-skewing system and an on-chip voltage regulator with slew-rate control. The IC consumes 90mW in decoding QVGA H.264 video at 15f/s and MPEG-4 AAC LC audio simultaneously.",
        "article_number": 1493904,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493904",
        "html_url": "https://ieeexplore.ieee.org/document/1493904/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 132,
        "end_page": "589 Vol. 1",
        "citing_paper_count": 15,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MPEG 4 Standard",
                    "Codecs",
                    "Large scale integration",
                    "Dynamic voltage scaling",
                    "Frequency",
                    "System-on-a-chip",
                    "Regulators",
                    "Voltage control",
                    "Control systems",
                    "Decoding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493904/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493905",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "A streaming processing unit for a CELL processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 59,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294184800",
                    "id": 37294184800,
                    "full_name": "B. Flachs",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563481200",
                    "id": 37563481200,
                    "full_name": "S. Asano",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294186400",
                    "id": 37294186400,
                    "full_name": "S.H. Dhong",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670089",
                    "id": 37088670089,
                    "full_name": "P. Hotstee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294152400",
                    "id": 37294152400,
                    "full_name": "G. Gervais",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087527037",
                    "id": 37087527037,
                    "full_name": "R. Kim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38557500300",
                    "id": 38557500300,
                    "full_name": "T. Le",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666356",
                    "id": 37088666356,
                    "full_name": "P. Liu",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344732200",
                    "id": 37344732200,
                    "full_name": "J. Leenstra",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563289100",
                    "id": 37563289100,
                    "full_name": "J. Liberty",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290555100",
                    "id": 37290555100,
                    "full_name": "B. Michael",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37419708000",
                    "id": 37419708000,
                    "full_name": "H. Oh",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425466700",
                    "id": 37425466700,
                    "full_name": "S.M. Mueller",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282645300",
                    "id": 37282645300,
                    "full_name": "O. Takahashi",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38557481900",
                    "id": 38557481900,
                    "full_name": "A. Hatakeyama",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089096332",
                    "id": 37089096332,
                    "full_name": "Y. Watanabe",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37398177900",
                    "id": 37398177900,
                    "full_name": "N. Yano",
                    "author_order": 17
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The design of a 4-way SIMD streaming data processor emphasizes achievable performance in area and power. Software controls data movement and instruction flow, and improves data bandwidth and pipeline utilization. The micro-architecture minimizes instruction latency and provides fine-grain clock control to reduce power.",
        "article_number": 1493905,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493905",
        "html_url": "https://ieeexplore.ieee.org/document/1493905/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 134,
        "end_page": "135 Vol. 1",
        "citing_paper_count": 73,
        "citing_patent_count": 23,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pipelines",
                    "Registers",
                    "Computer architecture",
                    "Streaming media",
                    "Bandwidth",
                    "Buffer storage",
                    "Logic",
                    "Frequency",
                    "Process design",
                    "Acceleration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493905/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493906",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "A 600MIPS 120mW 70/spl mu/A leakage triple-CPU mobile application processor chip",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 60,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433887100",
                    "id": 37433887100,
                    "full_name": "S. Torii",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672164",
                    "id": 37088672164,
                    "full_name": "S. Suzuki",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672589",
                    "id": 37088672589,
                    "full_name": "H. Tomonaga",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972897000",
                    "id": 37972897000,
                    "full_name": "T. Tokue",
                    "author_order": 4
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302166400",
                    "id": 37302166400,
                    "full_name": "J. Sakai",
                    "author_order": 5
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273184400",
                    "id": 37273184400,
                    "full_name": "N. Suzuki",
                    "author_order": 6
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37677908500",
                    "id": 37677908500,
                    "full_name": "K. Murakami",
                    "author_order": 7
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37975672900",
                    "id": 37975672900,
                    "full_name": "T. Hiraga",
                    "author_order": 8
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37572858500",
                    "id": 37572858500,
                    "full_name": "K. Shigemoto",
                    "author_order": 9
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671395",
                    "id": 37088671395,
                    "full_name": "Y. Tatebe",
                    "author_order": 10
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38227377500",
                    "id": 38227377500,
                    "full_name": "E. Ohbuchi",
                    "author_order": 11
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972895400",
                    "id": 37972895400,
                    "full_name": "N. Kayama",
                    "author_order": 12
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293871000",
                    "id": 37293871000,
                    "full_name": "M. Edahiro",
                    "author_order": 13
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37987868000",
                    "id": 37987868000,
                    "full_name": "T. Kusano",
                    "author_order": 14
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283518500",
                    "id": 37283518500,
                    "full_name": "N. Nishi",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A triple-CPU mobile application processor is developed on an 8.95mm/spl times/8.95mm die in a 0.13/spl mu/m CMOS process. The IC integrates 3/spl times/ARM926 cores, a DSP several accelerators, as well as strong bus and memory interfaces. It consumes 120mW for digital TV, Web browser, and 30 graphics, and 250mW@200MHz for 600MIPS with full processing.",
        "article_number": 1493906,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493906",
        "html_url": "https://ieeexplore.ieee.org/document/1493906/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 136,
        "end_page": "589 Vol. 1",
        "citing_paper_count": 13,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SDRAM",
                    "Energy consumption",
                    "Delay",
                    "Bandwidth",
                    "Throughput",
                    "Cellular phones",
                    "Application software",
                    "Programming",
                    "Costs",
                    "Digital signal processing chips"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493906/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493907",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "90nm low leakage SoC design techniques for wireless applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 61,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564512900",
                    "id": 37564512900,
                    "full_name": "P. Royannez",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37412057000",
                    "id": 37412057000,
                    "full_name": "H. Mair",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566205400",
                    "id": 37566205400,
                    "full_name": "F. Dahan",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553010900",
                    "id": 37553010900,
                    "full_name": "M. Wagner",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37565044000",
                    "id": 37565044000,
                    "full_name": "M. Streeter",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564511200",
                    "id": 37564511200,
                    "full_name": "L. Bouetel",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564511600",
                    "id": 37564511600,
                    "full_name": "J. Blasquez",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564509600",
                    "id": 37564509600,
                    "full_name": "H. Clasen",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564510700",
                    "id": 37564510700,
                    "full_name": "G. Semino",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37550716300",
                    "id": 37550716300,
                    "full_name": "J. Dong",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270263600",
                    "id": 37270263600,
                    "full_name": "D. Scott",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561680600",
                    "id": 37561680600,
                    "full_name": "B. Pitts",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564510900",
                    "id": 37564510900,
                    "full_name": "C. Raibaut",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instrum., Villeneuve Loubet, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087158490",
                    "id": 37087158490,
                    "full_name": "Uming Ko",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The new generation of multimedia-application processors requires a drastic leakage reduction to bring the standby current to 50/spl mu/A. An efficient set of leakage reduction techniques, including power gating, memory retention, voltage scaling, and dual V/sub t/, is employed on a 50M transistor, 80mm/sup 2/ IC, fabricated in a 90nm CMOS technology, resulting in a 40/spl times/ leakage reduction.",
        "article_number": 1493907,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493907",
        "html_url": "https://ieeexplore.ieee.org/document/1493907/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 138,
        "end_page": "589 Vol. 1",
        "citing_paper_count": 59,
        "citing_patent_count": 20,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Surges",
                    "Voltage",
                    "Diodes",
                    "Random access memory",
                    "Hardware",
                    "Graphics",
                    "Energy management",
                    "Instruments",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493907/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493908",
        "cat_title": "MULTIMEDIA PROCESSING",
        "cat_num": 7,
        "title": "A 100-channel analog CMOS auditory filter bank for speech recognition",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 62,
        "authors": {
            "authors": [
                {
                    "affiliation": "Centre Suisse d'Electronique et de Microtechnique SA, Neuchatel, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297949600",
                    "id": 37297949600,
                    "full_name": "E. Fragniere",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An ASIC emulates the inner ear as a bank of 100 exponentially distributed asymmetric band-pass filters that roll off at up to 450dB/dec and have individually tunable Q-factors. The output is encoded into an auditory-nerve-like pulsed format on a digital port. The chip is integrated in a 0.5/spl mu/m process and consumes 2.6mW at 3.3V.",
        "article_number": 1493908,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493908",
        "html_url": "https://ieeexplore.ieee.org/document/1493908/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 140,
        "end_page": "589 Vol. 1",
        "citing_paper_count": 18,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filter bank",
                    "Speech recognition",
                    "Resonator filters",
                    "Cutoff frequency",
                    "MOSFETs",
                    "Humans",
                    "Auditory system",
                    "Working environment noise",
                    "Q factor",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493908/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493909",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "E1 mobile imaging: paradigm shift or technology bubble?",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 63,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342292000",
                    "id": 37342292000,
                    "full_name": "B. Fowler",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268635900",
                    "id": 37268635900,
                    "full_name": "J. Hurwitz",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The idea of having a phone that can communicate visual information in addition to voice has been around for a long time. Since the late 1960s phone companies have tried repeatedly to develop and market landline based Picture Phones to consumers without any success. In late 1990's the first mobile phones with cameras were introduced in Japan. After their introduction, sales of mobile phone cameras grew quickly. By 2002 mobile phone cameras were being introduced throughout Asia, the US, and Europe. In 2003 almost 70 million mobile phone cameras were sold. It is expected that more than 150 million mobile phone cameras will be sold in 2004. Mobile phone cameras represent the largest and fastest growing market for solid-state image sensors in the world.",
        "article_number": 1493909,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493909",
        "html_url": "https://ieeexplore.ieee.org/document/1493909/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 142,
        "end_page": "143",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Mobile handsets",
                    "Digital cameras",
                    "Image sensors",
                    "Pixel",
                    "Solid state circuits",
                    "Lenses",
                    "CMOS image sensors",
                    "Microelectronics",
                    "Marketing and sales",
                    "Asia"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493909/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493910",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "E2 what papers will and will not be at ISSCC 2010?",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 64,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293875900",
                    "id": 37293875900,
                    "full_name": "A. Thomsen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37378126100",
                    "id": 37378126100,
                    "full_name": "D. Robertson",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "ISSCC aims to be the foremost forum of solid state circuit innovation. This presents an ongoing challenge for the organizers and committee members to maintain this position. I want to highlight a few challenges and I am sure the panelists and the audience will expose more.",
        "article_number": 1493910,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493910",
        "html_url": "https://ieeexplore.ieee.org/document/1493910/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 144,
        "end_page": "145",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Technological innovation",
                    "Solid state circuits",
                    "System-on-a-chip",
                    "Software tools",
                    "Silicon",
                    "Laboratories",
                    "Moore's Law",
                    "Low voltage",
                    "FETs",
                    "Leakage current"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493910/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493911",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE4 toward the nanoscale transistor highlights of 2004 symposium on VLSI technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 65,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276469100",
                    "id": 37276469100,
                    "full_name": "T. Kawahara",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087186790",
                    "id": 37087186790,
                    "full_name": "S. Kimura",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In the nano-scale era, the advantages of bulk-CMOS technology diminish with transistor scaling. Among the difficulties encountered are the ON current limits, the inherent increase in OFF current due to leakage, and manufacturability. For Moore's Law to remain valid, these difficulties must be overcome. Fortunately, as indicated by leading researchers in their fields, new technologies are emerging that address these issues, and appear suitable for nanotechnology implementations",
        "article_number": 1493911,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493911",
        "html_url": "https://ieeexplore.ieee.org/document/1493911/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 146,
        "end_page": "147",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "FinFETs",
                    "Logic gates",
                    "Transistors",
                    "Performance evaluation",
                    "CMOS technology",
                    "Silicon",
                    "Nanoscale devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493911/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493912",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "Session 8 overview - circuits for high-speed links and clock generators",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 66,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276936400",
                    "id": 37276936400,
                    "full_name": "H. Tamura",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173603",
                    "id": 37087173603,
                    "full_name": "Sung Min Park",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The scaling of transistor expands the territory of CMOS high-speed links toward consumer electronics, and high-end communication applications. The data rate has already reached 10Gb/s, and is approaching 40Gb/s. The keys to this technology trend are the continuous improvement in performance of component-level circuits and their integration. The papers in this session present progress in the performance and integration levels of key components like MUXes, DEMUXes and clock generators. ",
        "article_number": 1493912,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493912",
        "html_url": "https://ieeexplore.ieee.org/document/1493912/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 148,
        "end_page": "149",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Clocks",
                    "Bandwidth",
                    "CMOS technology",
                    "Distributed amplifiers",
                    "Jitter",
                    "Phase locked loops",
                    "Transmitters",
                    "Spread spectrum communication",
                    "Negative feedback"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493912/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493913",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "Circuit techniques for a 40Gb/s transmitter in 0.13/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 67,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184077",
                    "id": 37087184077,
                    "full_name": "Jaeha Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087186214",
                    "id": 37087186214,
                    "full_name": "Jeong-Kyoum Kim",
                    "author_order": 2
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184774",
                    "id": 37087184774,
                    "full_name": "Bong-Joon Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184138",
                    "id": 37087184138,
                    "full_name": "Moon-Sang Hwang",
                    "author_order": 4
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087185935",
                    "id": 37087185935,
                    "full_name": "Hyung-Rok Lee",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184890",
                    "id": 37087184890,
                    "full_name": "Sang-Hyun Lee",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087185430",
                    "id": 37087185430,
                    "full_name": "Namhoon Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191342",
                    "id": 37087191342,
                    "full_name": "Deog-Kyoon Jeong",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144844",
                    "id": 37087144844,
                    "full_name": "Wonchan Kim",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Implemented in 0.13/spl mu/m CMOS, the 40Gb/s transmitter uses shunt-and-double-series inductive peaking and negative feedback for bandwidth enhancement and pulsed latch-based dividers and retimers for timing closure. The 38.4Gb/s 2/sup 31/-1 PRBS transmitted eye has differential voltage swing of 549mV/sub pp/, rise time of 14ps, and clock jitter of 0.65/sub rms/ and 4.9/sub pp/.",
        "article_number": 1493913,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493913",
        "html_url": "https://ieeexplore.ieee.org/document/1493913/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 150,
        "end_page": "589 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Transmitters",
                    "Clocks",
                    "Bandwidth",
                    "Inductors",
                    "Delay",
                    "CMOS process",
                    "Shunt (electrical)",
                    "Parasitic capacitance",
                    "Geometry"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493913/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493914",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "40Gb/s 4:1 MUX/1:4 DEMUX in 90nm standard CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 68,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283147800",
                    "id": 37283147800,
                    "full_name": "K. Kanda",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282967800",
                    "id": 37282967800,
                    "full_name": "D. Yamazaki",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37310779900",
                    "id": 37310779900,
                    "full_name": "T. Yamamoto",
                    "author_order": 3
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37938304200",
                    "id": 37938304200,
                    "full_name": "M. Horinaka",
                    "author_order": 4
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282829200",
                    "id": 37282829200,
                    "full_name": "J. Ogawa",
                    "author_order": 5
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276936400",
                    "id": 37276936400,
                    "full_name": "H. Tamura",
                    "author_order": 6
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285918300",
                    "id": 37285918300,
                    "full_name": "H. Onodera",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.2V 40Gbit/s 4:1 MUX and 1:4 DEMUX are implemented in a in 90nm digital-compatible standard CMOS technology. The MUX and DEMUX operate from a 1.2V supply and draw 110mA and 52mA, respectively. Experimental results show a clear eye opening of 300mV/sub pp/ for the MUX and that of 540mV/sub pp/ for the DEMUX at 40Gbit/s.",
        "article_number": 1493914,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493914",
        "html_url": "https://ieeexplore.ieee.org/document/1493914/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 152,
        "end_page": "590 Vol. 1",
        "citing_paper_count": 37,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MOSFETs",
                    "Bandwidth",
                    "Inductors",
                    "Latches",
                    "CMOS technology",
                    "Voltage",
                    "Tail",
                    "Communication standards",
                    "Integrated circuit technology",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493914/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493915",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "An 80GHz travelling-wave amplifier in a 90nm CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 69,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087271577",
                    "id": 37087271577,
                    "full_name": "Ren-Chieh Liu",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087361036",
                    "id": 37087361036,
                    "full_name": "To-Po Wang",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191053",
                    "id": 37087191053,
                    "full_name": "Liang-Hung Lu",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087149107",
                    "id": 37087149107,
                    "full_name": "Huei Wang",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087742692",
                    "id": 37087742692,
                    "full_name": "Sung-Hsiung Wang",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087586947",
                    "id": 37087586947,
                    "full_name": "Chih-Ping Chao",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6-stage travelling wave amplifier (TWA) implemented in a bulk 90nm CMOS technology is presented. By utilizing gate-line capacitive division and low-loss coplanar waveguides, the fabricated TWA exhibits 7.4dB gain with a 3dB bandwidth of 80GHz while maintaining input and output return losses better than 8dB from dc to 100GHz. A GBW of 190GHz is achieved.",
        "article_number": 1493915,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493915",
        "html_url": "https://ieeexplore.ieee.org/document/1493915/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 154,
        "end_page": "590 Vol. 1",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Bandwidth",
                    "Power transmission lines",
                    "Cutoff frequency",
                    "Coplanar waveguides",
                    "Gain measurement",
                    "MOSFETs",
                    "Loss measurement",
                    "Couplings",
                    "Transconductance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493915/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493916",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "A 1.8V three-stage 25GHz 3dB-BW differential non-uniform downsized distributed amplifier",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 70,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269750100",
                    "id": 37269750100,
                    "full_name": "A. Yazdi",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37552762900",
                    "id": 37552762900,
                    "full_name": "D. Lin",
                    "author_order": 2
                },
                {
                    "affiliation": "California Univ., Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274529000",
                    "id": 37274529000,
                    "full_name": "P. Heydari",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A three-stage nonuniform downsized distributed amplifier is realized in a 0.18/spl mu/m SiGe process, using CMOS transistors only. The amplifier achieves the differential forward gain of 7.8dB over a 25GHz bandwidth and an IIP3 of +4.7dBm. The 1.025/spl times/1.29mm/sup 2/ chip dissipates 54mW from a 1.8V supply.",
        "article_number": 1493916,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493916",
        "html_url": "https://ieeexplore.ieee.org/document/1493916/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 156,
        "end_page": "590 Vol. 1",
        "citing_paper_count": 12,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Distributed amplifiers",
                    "Inductors",
                    "Attenuation",
                    "Performance gain",
                    "Voltage",
                    "Cutoff frequency",
                    "Circuit topology",
                    "Performance loss",
                    "Transfer functions",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493916/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493917",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "A 1V 24GHz 17.5mW PLL in 0.18/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 71,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37576040600",
                    "id": 37576040600,
                    "full_name": "A.W.L. Ng",
                    "author_order": 1
                },
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272177300",
                    "id": 37272177300,
                    "full_name": "G.C.T. Leung",
                    "author_order": 2
                },
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089136848",
                    "id": 37089136848,
                    "full_name": "K.-C. Kwok",
                    "author_order": 3
                },
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37401701200",
                    "id": 37401701200,
                    "full_name": "L.L.K. Leung",
                    "author_order": 4
                },
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272174900",
                    "id": 37272174900,
                    "full_name": "H.C. Luong",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1V 24GHz fully integrated PLL is designed in a 0.18/spl mu/m. CMOS process using a transformer-feedback VCO and a stacked frequency divider. The PLL measures an in-band phase noise of -106.3dBc/Hz at 100kHz offset and an out-of-band phase noise of -119.1dBc/Hz at 10MHz offset. It consumes 17.5mW from a 1V supply and occupying an area of 0.55mm/sup 2/.",
        "article_number": 1493917,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493917",
        "html_url": "https://ieeexplore.ieee.org/document/1493917/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 158,
        "end_page": "590 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "Voltage-controlled oscillators",
                    "Frequency conversion",
                    "Partial discharges",
                    "Circuits",
                    "Feedback",
                    "Low voltage",
                    "Energy consumption",
                    "Phase noise",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493917/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493918",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "Spread-spectrum clock generator for serial ATA using fractional PLL controlled by /spl Delta//spl Sigma/ modulator with level shifter",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 72,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352860400",
                    "id": 37352860400,
                    "full_name": "M. Kokubo",
                    "author_order": 1
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37672007900",
                    "id": 37672007900,
                    "full_name": "T. Kawamoto",
                    "author_order": 2
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38183037800",
                    "id": 38183037800,
                    "full_name": "T. Oshima",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37680974900",
                    "id": 37680974900,
                    "full_name": "T. Noto",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087390009",
                    "id": 37087390009,
                    "full_name": "M. Suzuki",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37678567800",
                    "id": 37678567800,
                    "full_name": "S. Suzuki",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087744778",
                    "id": 37087744778,
                    "full_name": "T. Hayasaka",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37674166200",
                    "id": 37674166200,
                    "full_name": "T. Takahashi",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087745361",
                    "id": 37087745361,
                    "full_name": "J. Kasai",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Implemented in a 0.15/spl mu/m CMOS process, the spread-spectrum clock generator uses the fractional PLL controlled by a /spl Delta//spl Sigma/ modulator An adaptive level shifter is adopted for expanding the input range of the /spl Delta//spl Sigma/ modulator. The 1.5GHz prototype achieves the peak spurious reduction level of 20.3dB and the random jitter of 8.1 ps in a 250-cycle averaging period.",
        "article_number": 1493918,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493918",
        "html_url": "https://ieeexplore.ieee.org/document/1493918/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 160,
        "end_page": "590 Vol. 1",
        "citing_paper_count": 30,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Spread spectrum communication",
                    "Clocks",
                    "Phase locked loops",
                    "Delta modulation",
                    "Electromagnetic interference",
                    "Counting circuits",
                    "Phase modulation",
                    "Frequency",
                    "Voltage-controlled oscillators",
                    "Jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493918/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493919",
        "cat_title": "CIRCUITS FOR HIGH-SPEED LINKS AND CLOCK-GENERATORS",
        "cat_num": 8,
        "title": "A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 73,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087185935",
                    "id": 37087185935,
                    "full_name": "Hyung-Rok Lee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087295190",
                    "id": 37087295190,
                    "full_name": "Ook Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196241",
                    "id": 37087196241,
                    "full_name": "Gijung Ahn",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191342",
                    "id": 37087191342,
                    "full_name": "Deog-Kyoon Jeong",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A low-jitter 5000ppm spread-spectrum clock generator is implemented in a 0.18/spl mu/m CMOS process. By using 10 multi-phase clocks and a /spl Delta//spl Sigma/ modulator with periodic input, the chip has a deterministic jitter of 25ps due to spread-spectrum clocking and an amount of spreading of 5000ppm.",
        "article_number": 1493919,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493919",
        "html_url": "https://ieeexplore.ieee.org/document/1493919/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 162,
        "end_page": "590 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Spread spectrum communication",
                    "Clocks",
                    "Transceivers",
                    "Jitter",
                    "Phase locked loops",
                    "Bandwidth",
                    "Electromagnetic interference",
                    "Feedback",
                    "Phase frequency detector",
                    "Image storage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493919/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493920",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "Session 9 overview - switched-capacitor delta-sigma modulators",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 74,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275189100",
                    "id": 37275189100,
                    "full_name": "W. Sansen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277065100",
                    "id": 37277065100,
                    "full_name": "A. Baschirotto",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In this session, several advances are presented in the design and realization of A/D converters, based on a \u0394\u03a3 modulator (\u0394\u03a3M) implemented with switched-capacitor techniques. ",
        "article_number": 1493920,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493920",
        "html_url": "https://ieeexplore.ieee.org/document/1493920/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 164,
        "end_page": "165",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "CMOS technology",
                    "Bandwidth",
                    "Energy consumption",
                    "Multi-stage noise shaping",
                    "Circuits",
                    "Clocks",
                    "Paper technology",
                    "Wideband",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493920/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493921",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "A 0.6V 82dB /spl Delta//spl Sigma/ audio ADC using switched-RC integrators",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 75,
        "authors": {
            "authors": [
                {
                    "affiliation": "Oregon State Univ., Corvallis, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142144",
                    "id": 37087142144,
                    "full_name": "Gil-cho Ahn",
                    "author_order": 1
                },
                {
                    "affiliation": "Oregon State Univ., Corvallis, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145339",
                    "id": 37087145339,
                    "full_name": "Dong-young Chang",
                    "author_order": 2
                },
                {
                    "affiliation": "Oregon State Univ., Corvallis, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37557155100",
                    "id": 37557155100,
                    "full_name": "M. Brown",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549072500",
                    "id": 37549072500,
                    "full_name": "N. Ozaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348042900",
                    "id": 37348042900,
                    "full_name": "H. Youra",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564964300",
                    "id": 37564964300,
                    "full_name": "K. Yamamura",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37393279200",
                    "id": 37393279200,
                    "full_name": "K. Hamashita",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283074500",
                    "id": 37283074500,
                    "full_name": "K. Takasuka",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270193600",
                    "id": 37270193600,
                    "full_name": "G.C. Temes",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144984",
                    "id": 37087144984,
                    "full_name": "Un-Ku Moon",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2-2 MASH ADC consumes 1mW from a 0.6V supply. It utilizes a local feedback loop for large input range, and switched-RC integrators to achieve high linearity without clock boosting or bootstrapping. The prototype IC is fabricated in a 0.35/spl mu/m CMOS process. It provides 82dB DR over the A-weighted audio band, and 103dB SFDR at -3dBFS input.",
        "article_number": 1493921,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493921",
        "html_url": "https://ieeexplore.ieee.org/document/1493921/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 166,
        "end_page": "591 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Capacitors",
                    "Sampling methods",
                    "Multi-stage noise shaping",
                    "Feedback",
                    "Switching circuits",
                    "Resistors",
                    "Low voltage",
                    "Rail to rail amplifiers",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493921/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493922",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A low-power multi-bit /spl Delta//spl Sigma/ modulator in 90nm digital CMOS without DEM",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 76,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087260414",
                    "id": 37087260414,
                    "full_name": "Jiang Yu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269864600",
                    "id": 37269864600,
                    "full_name": "F. Maloberti",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2/sup nd/-order 4b /spl Delta//spl Sigma/ modulator uses 3- and 5-level DAC. Truncating the ADC output while shaping and cancelling the error enables the use of low-resolution DAC and avoids DEM. The prototype is implemented in a 90nm digital CMOS technology and uses 2.1 mW from a 1.3V supply with a 40MHz clock. The SNDR is 52dB, 61dB and 72dB for an OSR of 10, 20 and 50, respectively.",
        "article_number": 1493922,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493922",
        "html_url": "https://ieeexplore.ieee.org/document/1493922/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 168,
        "end_page": "591 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Digital modulation",
                    "Circuits",
                    "Multi-stage noise shaping",
                    "Feedback loop",
                    "Digital filters",
                    "Signal resolution",
                    "Capacitance",
                    "Delay",
                    "Transfer functions"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493922/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493923",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "A 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2/sup nd/-order /spl Delta//spl Sigma/ ADC for WCDMA in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 77,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145217",
                    "id": 37087145217,
                    "full_name": "Jinseok Koh",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087705403",
                    "id": 37087705403,
                    "full_name": "Yunyoung Choi",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268701100",
                    "id": 37268701100,
                    "full_name": "G. Gomez",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-amplifier double-sampling second-order /spl Delta//spl Sigma/ ADC with 5-level quantization is implemented in 90nm CMOS. To alleviate the capacitor mismatch issues in double sampling techniques, a single capacitor method is introduced, achieving 63dB peak SNDR and 66dB DR in a 1.94MHz bandwidth while consuming 1.2mW from a 1.2V supply.",
        "article_number": 1493923,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493923",
        "html_url": "https://ieeexplore.ieee.org/document/1493923/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 170,
        "end_page": "591 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multiaccess communication",
                    "Capacitors",
                    "Filters",
                    "Sampling methods",
                    "Operational amplifiers",
                    "Quantization",
                    "Circuits",
                    "Delta modulation",
                    "Energy consumption",
                    "Transfer functions"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493923/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493924",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "A 100dB SNR 2.5MS/s output data rate /spl Delta//spl Sigma/ ADC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 78,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Newbury, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37976269900",
                    "id": 37976269900,
                    "full_name": "R. Brewer",
                    "author_order": 1
                },
                {
                    "affiliation": "Analog Devices, Newbury, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348108400",
                    "id": 37348108400,
                    "full_name": "J. Gorbold",
                    "author_order": 2
                },
                {
                    "affiliation": "Analog Devices, Newbury, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972846100",
                    "id": 37972846100,
                    "full_name": "P. Hurrell",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269880500",
                    "id": 37269880500,
                    "full_name": "C. Lyden",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270083800",
                    "id": 37270083800,
                    "full_name": "R. Maurino",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37590798700",
                    "id": 37590798700,
                    "full_name": "M. Vickery",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A multi-bit cascaded 2-2-0 /spl Delta//spl Sigma/ modulator in 0.25/spl mu/m CMOS attains 100dB SNR in a 1MHz signal bandwidth. The complete A/D converter includes an on-chip operational amplifier for driving the large input capacitors dictated by kT/C noise, a reference buffer and a programmable decimation filter. The power consumption of the modulator including reference buffer is 475mW from a dual supply (2.5V and 5V).",
        "article_number": 1493924,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493924",
        "html_url": "https://ieeexplore.ieee.org/document/1493924/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 172,
        "end_page": "591 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Quantization",
                    "Sampling methods",
                    "Capacitors",
                    "Topology",
                    "Noise shaping",
                    "Noise reduction",
                    "Multi-stage noise shaping",
                    "Filters",
                    "Transfer functions",
                    "Logic"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493924/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493925",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "An 80MHz 4/spl times/ oversampled cascaded /spl Delta//spl Sigma/-pipelined ADC with 75dB DR and 87dB SFDR",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 79,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Pavia, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972836700",
                    "id": 37972836700,
                    "full_name": "A. Bosi",
                    "author_order": 1
                },
                {
                    "affiliation": "STMicroelectronics, Pavia, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37681225600",
                    "id": 37681225600,
                    "full_name": "A. Panigada",
                    "author_order": 2
                },
                {
                    "affiliation": "STMicroelectronics, Pavia, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37378191300",
                    "id": 37378191300,
                    "full_name": "G. Cesura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267924000",
                    "id": 37267924000,
                    "full_name": "R. Castello",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2/sup nd/-order 4b /spl Delta//spl Sigma/ modulator in cascade with a 9b pipeline clocked at 80MHz achieves 75dB DR, 74dB peak SNR and more than 87dB SFDR in a 10MHz bandwidth by means of background digital linearization and noise-cancellation algorithms. The 0.18/spl mu/m CMOS chip consumes 240mW including reference generator, digital decimator and correction logic.",
        "article_number": 1493925,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493925",
        "html_url": "https://ieeexplore.ieee.org/document/1493925/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 174,
        "end_page": "591 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bandwidth",
                    "Finite impulse response filter",
                    "Quantization",
                    "Transfer functions",
                    "Noise shaping",
                    "Pipelines",
                    "Noise cancellation",
                    "Dynamic range",
                    "Modems",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493925/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493926",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "A 106dB SNR hybrid oversampling ADC for digital audio",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 80,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37363294400",
                    "id": 37363294400,
                    "full_name": "K. Nguyen",
                    "author_order": 1
                },
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37734544400",
                    "id": 37734544400,
                    "full_name": "B. Adams",
                    "author_order": 2
                },
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374401000",
                    "id": 37374401000,
                    "full_name": "K. Sweetland",
                    "author_order": 3
                },
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087416154",
                    "id": 37087416154,
                    "full_name": "Huaijin Chen",
                    "author_order": 4
                },
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087416170",
                    "id": 37087416170,
                    "full_name": "K. McLaughlin",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A /spl Delta//spl Sigma/ ADC with a CT 1/sup st/-stage is presented. A hybrid tuning circuit adjusts the RC time constant to compensate for process, supply, and sampling rate variations. The ISI of the feedback DAC is eliminated by an RTZ scheme applied to the error current of the CT integrator. The ADC achieves 106dB SNR, -97dB THD+N, occupies 0.82mm/sup 2/ in a 0.35/spl mu/m CMOS process and dissipates 18mW.",
        "article_number": 1493926,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493926",
        "html_url": "https://ieeexplore.ieee.org/document/1493926/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 176,
        "end_page": "591 Vol. 1",
        "citing_paper_count": 9,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Jitter",
                    "Sampling methods",
                    "Harmonic distortion",
                    "Switches",
                    "Circuit optimization",
                    "Switched capacitor circuits",
                    "Electromagnetic interference",
                    "Voltage",
                    "Flip-flops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493926/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493927",
        "cat_title": "SWITCHED-CAPACITORMODULATORS",
        "cat_num": 9,
        "title": "A 0.18/spl mu/m 102dB-SNR mixed CT SC audio-band /spl Delta//spl Sigma/ ADC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 81,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087416232",
                    "id": 37087416232,
                    "full_name": "P. Morrow",
                    "author_order": 1
                },
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088792854",
                    "id": 37088792854,
                    "full_name": "M. Chamarro",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269880500",
                    "id": 37269880500,
                    "full_name": "C. Lyden",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088792408",
                    "id": 37088792408,
                    "full_name": "P. Ventura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088791965",
                    "id": 37088791965,
                    "full_name": "A. Abo",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088795466",
                    "id": 37088795466,
                    "full_name": "A. Matamura",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088794308",
                    "id": 37088794308,
                    "full_name": "M. Keane",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088794164",
                    "id": 37088794164,
                    "full_name": "R. O'Brien",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352678500",
                    "id": 37352678500,
                    "full_name": "P. Minogue",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088796754",
                    "id": 37088796754,
                    "full_name": "J. Mansson",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088793277",
                    "id": 37088793277,
                    "full_name": "N. McGuinness",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088793895",
                    "id": 37088793895,
                    "full_name": "M. McGranaghan",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089126880",
                    "id": 37089126880,
                    "full_name": "I. Ryan",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A second-order mixed CT SC /spl Delta//spl Sigma/ modulator uses multi-bit feedback to reduce clock-jitter sensitivity. The chip is implemented in 0.18/spl mu/m CMOS using 3.3V I/O devices and achieves 102dB SNR in a 20kHz bandwidth by using chopper stabilization to reduce flicker noise. The ADC core draws 11.3mA from a 3.3V supply and occupies 0.65mm/sup 2/.",
        "article_number": 1493927,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493927",
        "html_url": "https://ieeexplore.ieee.org/document/1493927/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 178,
        "end_page": "592 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Switching circuits",
                    "Choppers",
                    "1f noise",
                    "Bandwidth",
                    "Switches",
                    "Jitter",
                    "MOS devices",
                    "Circuit noise",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493927/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493928",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "Session 10 overview - microprocessors and signal processing",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 82,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330469300",
                    "id": 37330469300,
                    "full_name": "G. Konstadinidis",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087475660",
                    "id": 37087475660,
                    "full_name": "Sung Bae Park",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Microprocessor-frequency scaling is coming up against fundamental barriers that have the potential to limit future performance gains for traditional single-processor systems. In this session, new designs are presented that incorporate extensive parallelism, or multiple processing units, to enhance overall chip performance, without the difficulties associated with higher clock frequencies. This trend is clearly illustrated in this session, where all eight papers describe chips containing multiple processor cores of various types.",
        "article_number": 1493928,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493928",
        "html_url": "https://ieeexplore.ieee.org/document/1493928/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 180,
        "end_page": "181",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Signal processing",
                    "Graphics",
                    "Frequency",
                    "Streaming media",
                    "Reduced instruction set computing",
                    "Sun",
                    "Clocks",
                    "Application specific integrated circuits",
                    "Random access memory"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493928/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493929",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "The implementation of a 2-core multi-threaded Itanium/spl reg/-family processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 83,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336652100",
                    "id": 38336652100,
                    "full_name": "S. Naffziger",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388830500",
                    "id": 37388830500,
                    "full_name": "B. Stackhouse",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330401400",
                    "id": 37330401400,
                    "full_name": "T. Grutkowski",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The next generation in the Itanium/spl reg/ processor family, code named Montecito, is introduced. Implemented in a 90nm 7M process, the processor has two dual-threaded cores integrated with 26.5MB of cache. Of the total of 1.72B transistors, 64M are dedicated to logic and the rest to cache. With both cores operating at full speed, the chip consumes 100W.",
        "article_number": 1493929,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493929",
        "html_url": "https://ieeexplore.ieee.org/document/1493929/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 182,
        "end_page": "592 Vol. 1",
        "citing_paper_count": 43,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Program processors",
                    "Power system management",
                    "Energy management",
                    "Registers",
                    "Frequency",
                    "Yarn",
                    "Circuits",
                    "Delay",
                    "Switches",
                    "Databases"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493929/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493930",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "The design and implementation of a first-generation CELL processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 84,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349686100",
                    "id": 37349686100,
                    "full_name": "D. Pham",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563481200",
                    "id": 37563481200,
                    "full_name": "S. Asano",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562394900",
                    "id": 37562394900,
                    "full_name": "M. Bolliger",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37408134100",
                    "id": 37408134100,
                    "full_name": "M.N. Day",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556297400",
                    "id": 38556297400,
                    "full_name": "H.P. Hofstee",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37555452000",
                    "id": 37555452000,
                    "full_name": "C. Johns",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352669100",
                    "id": 37352669100,
                    "full_name": "J. Kahle",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339488800",
                    "id": 37339488800,
                    "full_name": "A. Kameyama",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562968600",
                    "id": 37562968600,
                    "full_name": "J. Keaty",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556107000",
                    "id": 38556107000,
                    "full_name": "Y. Masubuchi",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38507324400",
                    "id": 38507324400,
                    "full_name": "M. Riley",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37378593200",
                    "id": 37378593200,
                    "full_name": "D. Shippy",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443975700",
                    "id": 37443975700,
                    "full_name": "D. Stasiak",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426147700",
                    "id": 37426147700,
                    "full_name": "M. Suzuoki",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085502895",
                    "id": 37085502895,
                    "full_name": "M. Wang",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315657700",
                    "id": 37315657700,
                    "full_name": "J. Warnock",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088678660",
                    "id": 37088678660,
                    "full_name": "S. Weitzel",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37541780200",
                    "id": 37541780200,
                    "full_name": "D. Wendel",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349007900",
                    "id": 37349007900,
                    "full_name": "T. Yamazaki",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281832000",
                    "id": 37281832000,
                    "full_name": "K. Yazawa",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CELL processor is a multi-core chip consisting of a 64b power architecture processor, multiple streaming processors, a flexible IO interface, and a memory interface controller. This SoC is implemented in 90nm SOI technology. The chip is designed with a high degree of modularity and reuse to maximize the custom circuit content and achieve a high-frequency clock-rate.",
        "article_number": 1493930,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493930",
        "html_url": "https://ieeexplore.ieee.org/document/1493930/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 184,
        "end_page": "592 Vol. 1",
        "citing_paper_count": 283,
        "citing_patent_count": 21,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Latches",
                    "Repeaters",
                    "Integrated circuit interconnections",
                    "Wires",
                    "Frequency",
                    "Delay",
                    "Operating systems",
                    "Linux",
                    "Power system interconnection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493930/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493931",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "Implementation of a 4/sup th/-generation 1.8GHz dual-core SPARC V9 microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 85,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446877000",
                    "id": 37446877000,
                    "full_name": "J. Hart",
                    "author_order": 1
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087574908",
                    "id": 37087574908,
                    "full_name": "Swee Yew Choe",
                    "author_order": 2
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087744501",
                    "id": 37087744501,
                    "full_name": "Lik Cheng",
                    "author_order": 3
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087745522",
                    "id": 37087745522,
                    "full_name": "Chipai Chou",
                    "author_order": 4
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37548865700",
                    "id": 37548865700,
                    "full_name": "A. Dixit",
                    "author_order": 5
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37556010000",
                    "id": 37556010000,
                    "full_name": "K. Ho",
                    "author_order": 6
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549483100",
                    "id": 37549483100,
                    "full_name": "J. Hsu",
                    "author_order": 7
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087745636",
                    "id": 37087745636,
                    "full_name": "Kyung Lee",
                    "author_order": 8
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440160700",
                    "id": 37440160700,
                    "full_name": "J. Wu",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This fourth-generation processor combines two enhanced third-generation cores using an advanced 90nm dual-V/sub t/ dual-gate-oxide technology. Hardware additions feature expanded caches and inclusion of a 2 MB level 2 cache and a level 3 tag. The chip operates at 1.8GHz while dissipating <100W at 1.1V.",
        "article_number": 1493931,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493931",
        "html_url": "https://ieeexplore.ieee.org/document/1493931/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 186,
        "end_page": "592 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Clocks",
                    "Timing",
                    "Libraries",
                    "Flip-flops",
                    "Phase locked loops",
                    "Crosstalk",
                    "Repeaters",
                    "Sun",
                    "Dielectrics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493931/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493932",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "Creating the BlueGene/L supercomputer from low-power SoC ASICs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 86,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373367500",
                    "id": 37373367500,
                    "full_name": "A.A. Bright",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087744725",
                    "id": 37087744725,
                    "full_name": "M.R. Ellavsky",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265468700",
                    "id": 37265468700,
                    "full_name": "A. Gara",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270517000",
                    "id": 37270517000,
                    "full_name": "R.A. Haring",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329347100",
                    "id": 37329347100,
                    "full_name": "G.V. Kopcsay",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972852900",
                    "id": 37972852900,
                    "full_name": "R.F. Lembach",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972852700",
                    "id": 37972852700,
                    "full_name": "J.A. Marcella",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265471500",
                    "id": 37265471500,
                    "full_name": "M. Ohmacht",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355452200",
                    "id": 37355452200,
                    "full_name": "V. Salapura",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An overview of the design aspects of the BlueGene/L chip, the heart of the BlueGene/L supercomputer, is presented. Following an SoC approach, processors, memory and communication subsystems are integrated into one low-power chip. The high-density system packaging of the BlueGene/L system provides better power and cost performance.",
        "article_number": 1493932,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493932",
        "html_url": "https://ieeexplore.ieee.org/document/1493932/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 188,
        "end_page": "189 Vol. 1",
        "citing_paper_count": 17,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Supercomputers",
                    "Application specific integrated circuits",
                    "Random access memory",
                    "Delay",
                    "Logic arrays",
                    "Costs",
                    "Clocks",
                    "Communication networks",
                    "Bandwidth",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493932/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493933",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "An SoC with 1.3 Gtexels/s 3D graphics full pipeline engine for consumer applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 87,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142434",
                    "id": 37087142434,
                    "full_name": "Donghyun Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142137",
                    "id": 37087142137,
                    "full_name": "Kyusik Chung",
                    "author_order": 2
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087558936",
                    "id": 37087558936,
                    "full_name": "Chang-Hyo Yu",
                    "author_order": 3
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087147074",
                    "id": 37087147074,
                    "full_name": "Chun-Ho Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087744572",
                    "id": 37087744572,
                    "full_name": "Inho Lee",
                    "author_order": 5
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145138",
                    "id": 37087145138,
                    "full_name": "Jaewan Bae",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087559954",
                    "id": 37087559954,
                    "full_name": "Young-Jun Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605093",
                    "id": 37088605093,
                    "full_name": "YoungJin Chung",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087744067",
                    "id": 37087744067,
                    "full_name": "Sungbeen Kim",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087386357",
                    "id": 37087386357,
                    "full_name": "Yong-Ha Park",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605238",
                    "id": 37088605238,
                    "full_name": "NakHee Seong",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087654635",
                    "id": 37087654635,
                    "full_name": "Jin-Aeon Lee",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087201185",
                    "id": 37087201185,
                    "full_name": "Jaehong Park",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440146900",
                    "id": 37440146900,
                    "full_name": "S. Oh",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168070",
                    "id": 37087168070,
                    "full_name": "Seh-Woong Jeong",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144155",
                    "id": 37087144155,
                    "full_name": "Lee-Sup Kim",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3D graphics SoC whose performance is 33 Mvertices/s and 1.3 Gtexels/s is designed for consumer applications. The SoC integrates an ARM11 RISC processor, a dedicated 3D graphics full pipeline engine, and video composition IPs. The SoC contains 17.9 M transistors in 50 mm/sup 2/ area and is fabricated in a 0.13 /spl mu/m 7M CMOS process.",
        "article_number": 1493933,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493933",
        "html_url": "https://ieeexplore.ieee.org/document/1493933/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 190,
        "end_page": "592 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Graphics",
                    "Pipelines",
                    "Engines",
                    "Clocks",
                    "Games",
                    "SDRAM",
                    "Testing",
                    "Rendering (computer graphics)",
                    "Reduced instruction set computing",
                    "Hazards"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493933/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493934",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "A 50 Mvertices/s graphics processor with fixed-point programmable vertex shader for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 88,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087272433",
                    "id": 37087272433,
                    "full_name": "Ju-Ho Sohn",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087163180",
                    "id": 37087163180,
                    "full_name": "Jeong-Ho Woo",
                    "author_order": 2
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087279809",
                    "id": 37087279809,
                    "full_name": "Min-Wuk Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087626713",
                    "id": 37087626713,
                    "full_name": "Hye-Jung Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087204154",
                    "id": 37087204154,
                    "full_name": "Ramchan Woo",
                    "author_order": 5
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A user-programmable mobile 3D graphics processor with a 32 bit RISC, a 128 bit fixed-point SIMD vertex shader and a rendering engine is implemented. A programmable frequency synthesizer controls the clock frequency continuously and adaptively for low power. The chip achieves 50 Mvertices/s and 200 Mtexels/s, dissipating 155 mW in a 0.1 /spl mu/m 6M CMOS process.",
        "article_number": 1493934,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493934",
        "html_url": "https://ieeexplore.ieee.org/document/1493934/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 192,
        "end_page": "592 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Graphics",
                    "Coprocessors",
                    "Energy consumption",
                    "Frequency synthesizers",
                    "Registers",
                    "Rendering (computer graphics)",
                    "Hardware",
                    "Engines",
                    "Reduced instruction set computing",
                    "Random access memory"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493934/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493935",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "A 51.2 GOPS 1.0 GB/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 89,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089044221",
                    "id": 37089044221,
                    "full_name": "T. Shiota",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287495500",
                    "id": 37287495500,
                    "full_name": "K. Kawasaki",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346316000",
                    "id": 37346316000,
                    "full_name": "Y. Kawabe",
                    "author_order": 3
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37860163900",
                    "id": 37860163900,
                    "full_name": "W. Shibamoto",
                    "author_order": 4
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278503900",
                    "id": 37278503900,
                    "full_name": "A. Sato",
                    "author_order": 5
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37685364800",
                    "id": 37685364800,
                    "full_name": "T. Hashimoto",
                    "author_order": 6
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328189600",
                    "id": 37328189600,
                    "full_name": "F. Hayakawa",
                    "author_order": 7
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089052817",
                    "id": 37089052817,
                    "full_name": "S. Tago",
                    "author_order": 8
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340132500",
                    "id": 37340132500,
                    "full_name": "H. Okano",
                    "author_order": 9
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37441360700",
                    "id": 37441360700,
                    "full_name": "Y. Nakamura",
                    "author_order": 10
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37365948800",
                    "id": 37365948800,
                    "full_name": "H. Miyake",
                    "author_order": 11
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328191000",
                    "id": 37328191000,
                    "full_name": "A. Suga",
                    "author_order": 12
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335587900",
                    "id": 37335587900,
                    "full_name": "H. Takahashi",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 51.2-GOPS chip multi-processor integrates four 8-way VLIW embedded processors with 1.0 GB/s local-bus direct memory access. This IC completes MPEG2 MP@HL video-stream decoding at 68% of its processor capability without dedicated hardware. The 11.9 mm /spl times/ 10.3 mm chip is fabricated in a 90 nm 9M CMOS process and consumes 5 W at 533 MHz.",
        "article_number": 1493935,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493935",
        "html_url": "https://ieeexplore.ieee.org/document/1493935/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 194,
        "end_page": "593 Vol. 1",
        "citing_paper_count": 14,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "VLIW",
                    "Decoding",
                    "Bandwidth",
                    "Multiaccess communication",
                    "Clocks",
                    "Hardware",
                    "Printers",
                    "Packaging",
                    "Random access memory",
                    "Circuit noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493935/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493936",
        "cat_title": "MICROPROCESSORS AND SIGNAL PROCESSING",
        "cat_num": 10,
        "title": "XiSystem: a XiRisc-based SoC with a reconfigurable IO module",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 90,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38259617900",
                    "id": 38259617900,
                    "full_name": "A. Cappelli",
                    "author_order": 1
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265502400",
                    "id": 37265502400,
                    "full_name": "A. Lodi",
                    "author_order": 2
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282508200",
                    "id": 37282508200,
                    "full_name": "M. Bocchi",
                    "author_order": 3
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265504100",
                    "id": 37265504100,
                    "full_name": "C. Mucci",
                    "author_order": 4
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286243700",
                    "id": 37286243700,
                    "full_name": "M. Innocenti",
                    "author_order": 5
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282508700",
                    "id": 37282508700,
                    "full_name": "C. De Bartolomeis",
                    "author_order": 6
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282063600",
                    "id": 37282063600,
                    "full_name": "L. Ciccarelli",
                    "author_order": 7
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38259630000",
                    "id": 38259630000,
                    "full_name": "R. Giansante",
                    "author_order": 8
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294435300",
                    "id": 37294435300,
                    "full_name": "A. Deledda",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265505100",
                    "id": 37265505100,
                    "full_name": "F. Campi",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272951600",
                    "id": 37272951600,
                    "full_name": "M. Toma",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282504400",
                    "id": 37282504400,
                    "full_name": "R. Guerrieri",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "XiSystem is an SoC comprised of a XiRisc reconfigurable processor and an embedded FPGA (eFPGA) implementing reconfigurable IOs. This system-level reconfigurable platform implements high-performance application-specific SoCs. XiSystem is implemented in a 0.13 /spl mu/m CMOS technology in an area of 42 mm/sup 2/ and consumes 300 mW at 166 MHz.",
        "article_number": 1493936,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493936",
        "html_url": "https://ieeexplore.ieee.org/document/1493936/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 196,
        "end_page": "593 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Protocols",
                    "Computer applications",
                    "Costs",
                    "Hardware",
                    "Field programmable gate arrays",
                    "Silicon",
                    "Computer interfaces",
                    "Coprocessors",
                    "Switches"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493936/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493937",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "Session 11 overview - ultra wideband solutions",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 91,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275631100",
                    "id": 37275631100,
                    "full_name": "A. Hajimiri",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697983200",
                    "id": 37697983200,
                    "full_name": "T. Schiltz",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The last decade has seen an exponential increase in the demand for higher bit rates for existing and emerging applications. Until recently, this has been addressed by the gradual migration from lowspeed dial-up to higher-speed Ethernet and fiber. Unfortunately, these broadband solutions require a wired connection that limits users' mobility. Emergence of broadband high-quality video and audio applications as well as high-speed home and enterprise networking makes it highly desirable to achieve similar bit rates in a wireless fashion. ",
        "article_number": 1493937,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493937",
        "html_url": "https://ieeexplore.ieee.org/document/1493937/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 198,
        "end_page": "199",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ultra wideband technology",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Bit rate",
                    "Noise measurement",
                    "Frequency synthesizers",
                    "Transceivers",
                    "Ethernet networks",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493937/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493938",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "An interference robust receive chain for UWB radio in SiGe BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 92,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268566100",
                    "id": 37268566100,
                    "full_name": "J. Bergervoet",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561013400",
                    "id": 37561013400,
                    "full_name": "K. Harish",
                    "author_order": 2
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268779500",
                    "id": 37268779500,
                    "full_name": "G. van der Weide",
                    "author_order": 3
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273000600",
                    "id": 37273000600,
                    "full_name": "D. Leenaerts",
                    "author_order": 4
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272999300",
                    "id": 37272999300,
                    "full_name": "R. van de Beek",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274314500",
                    "id": 37274314500,
                    "full_name": "H. Waite",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37558965600",
                    "id": 37558965600,
                    "full_name": "Y. Zhang",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37336218800",
                    "id": 37336218800,
                    "full_name": "S. Aggarwal",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563864900",
                    "id": 37563864900,
                    "full_name": "C. Razzell",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275496800",
                    "id": 37275496800,
                    "full_name": "R. Roovers",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated receive chain for UWB radio in SiGe BiCMOS is presented. The packaged device includes a wideband LNA, a mixer, and an IF filter and has an overall NF of 7.5 dB. The IIP3 of -3 dBm and the accurately controlled and steep filter characteristic enables a robust coexistence with systems working in the 2.4 and 5 GHz bands.",
        "article_number": 1493938,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493938",
        "html_url": "https://ieeexplore.ieee.org/document/1493938/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 200,
        "end_page": "593 Vol. 1",
        "citing_paper_count": 25,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Interference",
                    "Robustness",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Filters",
                    "Packaging",
                    "Wideband",
                    "Noise measurement",
                    "Control systems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493938/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493939",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A SiGe BiCMOS 1ns fast hopping frequency synthesizer for UWB radio",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 93,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273000600",
                    "id": 37273000600,
                    "full_name": "D. Leenaerts",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272999300",
                    "id": 37272999300,
                    "full_name": "R. van de Beek",
                    "author_order": 2
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268779500",
                    "id": 37268779500,
                    "full_name": "G. van der Weide",
                    "author_order": 3
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268566100",
                    "id": 37268566100,
                    "full_name": "J. Bergervoet",
                    "author_order": 4
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561013400",
                    "id": 37561013400,
                    "full_name": "K.S. Harish",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274314500",
                    "id": 37274314500,
                    "full_name": "H. Waite",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089082448",
                    "id": 37089082448,
                    "full_name": "Y. Zhang",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563864900",
                    "id": 37563864900,
                    "full_name": "C. Razzell",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275496800",
                    "id": 37275496800,
                    "full_name": "R. Roovers",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated multi-tone generator based on 2 PLL and a SSB mixer in 0.25/spl mu/m SiGe BiCMOS achieves frequency hopping between 3.432, 3.960, and 4.488GHz within 1 ns. Spurious tones are below -50dBc in the 5GHz and -45dBc in the 2.4GHz ISM bands. The power dissipation is 73mW from a 2.7V supply. The close-in phase noise is below -90dBc/Hz and out-of-band phase noise is below -100dBc/Hz at 1MHz offset.",
        "article_number": 1493939,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493939",
        "html_url": "https://ieeexplore.ieee.org/document/1493939/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 202,
        "end_page": "593 Vol. 1",
        "citing_paper_count": 44,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Frequency synthesizers",
                    "Signal generators",
                    "Switches",
                    "Phase locked loops",
                    "Inductors",
                    "Amplitude modulation",
                    "Oscillators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493939/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493940",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A 7-band 3-8 GHz frequency synthesizer with 1 ns band-switching time in 0.18 /spl mu/m CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 94,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087216024",
                    "id": 37087216024,
                    "full_name": "Jri Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087416697",
                    "id": 37087416697,
                    "full_name": "Da-Wei Chiu",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A frequency synthesizer incorporates one single-sideband mixer to switch among 7 bands distributed from 3 to 8 GHz with 1 ns settling time. Fabricated in a 0.18 /spl mu/m CMOS technology, it achieves a sideband rejection of 37 dB while consuming 48 mW from a 2.2 V supply.",
        "article_number": 1493940,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493940",
        "html_url": "https://ieeexplore.ieee.org/document/1493940/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 204,
        "end_page": "593 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Frequency synthesizers",
                    "Amplitude modulation",
                    "Phase locked loops",
                    "Frequency conversion",
                    "Capacitors",
                    "Switches",
                    "Power dissipation",
                    "Energy consumption",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493940/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493941",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A regenerative semi-dynamic frequency divider for mode-1 MB-OFDM UWB hopping carrier generation",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 95,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087354668",
                    "id": 37087354668,
                    "full_name": "Chien-chih Lin",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086999162",
                    "id": 37086999162,
                    "full_name": "Chorng-Kuang Wang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A semi-dynamic regenerative frequency divider for MB-OFDM UWB hopping carrier generation is presented. With the ratio of 7.5, it provides quadrature symmetric 528 MHz deviation for direct frequency synthesis. Realized in 0.18 /spl mu/m CMOS, the chip occupies 0.8/spl times/0.85 mm/sup 2/. The synthesizer achieves -20 dBc image suppression while consuming 18 mW from a 1.8 V supply.",
        "article_number": 1493941,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493941",
        "html_url": "https://ieeexplore.ieee.org/document/1493941/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 206,
        "end_page": "207 Vol. 1",
        "citing_paper_count": 25,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Frequency synthesizers",
                    "Amplitude modulation",
                    "Signal generators",
                    "Low pass filters",
                    "OFDM",
                    "Ultra wideband technology",
                    "Phase locked loops",
                    "Signal synthesis",
                    "Satellites"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493941/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493942",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A 3.1 to 8.2 GHz direct conversion receiver for MB-OFDM UWB communications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 96,
        "authors": {
            "authors": [
                {
                    "affiliation": "Skyworks Solutions, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275219200",
                    "id": 37275219200,
                    "full_name": "A. Ismail",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A direct conversion receiver for UWB applications operates in 3.1-8.2 GHz and gives a NF of 3.3-4.1 dB and a conversion gain of 52 dB. The chip includes an RF receive chain and a 16 GHz quadrature VCO to generate seven carrier frequencies from 3.4 to 7.9 GHz. The circuit is fabricated in 0.18 /spl mu/m SiGe BiCMOS process and draws 88 mA from a 2.7 V supply.",
        "article_number": 1493942,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493942",
        "html_url": "https://ieeexplore.ieee.org/document/1493942/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 208,
        "end_page": "593 Vol. 1",
        "citing_paper_count": 48,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Active filters",
                    "Wideband",
                    "Frequency synthesizers",
                    "Impedance matching",
                    "Band pass filters",
                    "Power harmonic filters",
                    "Voltage-controlled oscillators",
                    "Frequency conversion",
                    "Linearity",
                    "Inductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493942/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493943",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A 1.4V 5GHz four-antenna Cartesian-combining receiver in 90nm CMOS for beamforming and spatial diversity applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 97,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372242100",
                    "id": 37372242100,
                    "full_name": "J. Paramesh",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282141000",
                    "id": 37282141000,
                    "full_name": "R. Bishop",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283576300",
                    "id": 37283576300,
                    "full_name": "K. Soumyanath",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275544000",
                    "id": 37275544000,
                    "full_name": "D. Allstot",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 90nm CMOS four-channel analog beamforming receiver draws 140mW at 1.4V and achieves 6dB SNR improvement with 360/spl deg/ look-angle coverage and 20dB interference cancellation. Vector combinations of programmable gain elements eliminate the need for explicit phase shifters. The analog combining technique is also useful as a low-power range extender/interference canceller in conjunction with spatial-multiplexing MIMO.",
        "article_number": 1493943,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493943",
        "html_url": "https://ieeexplore.ieee.org/document/1493943/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 210,
        "end_page": "594 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Array signal processing",
                    "Receiving antennas",
                    "Radio frequency",
                    "Topology",
                    "Interference cancellation",
                    "Prototypes",
                    "Transformers",
                    "Antenna measurements",
                    "Semiconductor device measurement",
                    "Transmitting antennas"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493943/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493944",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A 24 GHz phased-array transmitter in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 98,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284347100",
                    "id": 37284347100,
                    "full_name": "A. Natarajan",
                    "author_order": 1
                },
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284341600",
                    "id": 37284341600,
                    "full_name": "A. Komijani",
                    "author_order": 2
                },
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275631100",
                    "id": 37275631100,
                    "full_name": "A. Hajimiri",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 4-element phased-array transmitter at 24 GHz with on-chip PAs is implemented in a 0.18 /spl mu/m CMOS process. It has a beam-forming resolution of 10/spl deg/, a peak-to-null ratio of 23 dB, and isolation between paths of 28 dB. Each CMOS PA can deliver up to +14 dBm into a 50 /spl Omega/ load. The transmitter supports a 500 Mb/s QPSK signal and has a bandwidth in excess of 400 MHz. The die size is 6.8/spl times/2.1 mm/sup 2/ and the complete 4-element transmitter, including the 4 on-chip PAs, draws 788 mA from a 2.5 V supply.",
        "article_number": 1493944,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493944",
        "html_url": "https://ieeexplore.ieee.org/document/1493944/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 212,
        "end_page": "594 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transmitters",
                    "Impedance matching",
                    "Delay",
                    "Voltage-controlled oscillators",
                    "Baseband",
                    "Tuning",
                    "Stability",
                    "Frequency synthesizers",
                    "Intelligent networks",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493944/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493945",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 99,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sony Corp., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37579753400",
                    "id": 37579753400,
                    "full_name": "S. Iida",
                    "author_order": 1
                },
                {
                    "affiliation": "Sony Corp., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086423031",
                    "id": 37086423031,
                    "full_name": "K. Tanaka",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37691297200",
                    "id": 37691297200,
                    "full_name": "H. Suzuki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086498709",
                    "id": 37086498709,
                    "full_name": "N. Yoshikawa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37702777200",
                    "id": 37702777200,
                    "full_name": "N. Shoji",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37976236700",
                    "id": 37976236700,
                    "full_name": "B. Griffiths",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37699530500",
                    "id": 37699530500,
                    "full_name": "D. Mellor",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605539",
                    "id": 37088605539,
                    "full_name": "F. Hayden",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37703305200",
                    "id": 37703305200,
                    "full_name": "I. Butler",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697825200",
                    "id": 37697825200,
                    "full_name": "J. Chatwin",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A DSSS UWB transceiver using the 3.1 to 5 GHz band is implemented in 0.18 /spl mu/m CMOS and includes a programmable pulse shaping circuit in the transmitter, an LNA with a NF of 4 dB and a 6/sup th/-order active LPF with a bandwidth of 500 MHz in the receiver. Die area of the transceiver is around 9 mm/sup 2/. and the transceiver consumes 105 mW in the transmit mode and 280 mW in the receive mode from a 1.8 V supply.",
        "article_number": 1493945,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493945",
        "html_url": "https://ieeexplore.ieee.org/document/1493945/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 214,
        "end_page": "594 Vol. 1",
        "citing_paper_count": 23,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Spread spectrum communication",
                    "Transceivers",
                    "Pulse modulation",
                    "Pulse shaping methods",
                    "Matched filters",
                    "Impedance matching",
                    "Pulse circuits",
                    "Power amplifiers",
                    "Antenna measurements",
                    "Signal analysis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493945/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493946",
        "cat_title": "ULTRA WIDEBAND SOLUTIONS",
        "cat_num": 11,
        "title": "A 0.13 /spl mu/m CMOS UWB transceiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 100,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of California, Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282984400",
                    "id": 37282984400,
                    "full_name": "T. Aytur",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171654",
                    "id": 37087171654,
                    "full_name": "Fei-Ran Yang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087151279",
                    "id": 37087151279,
                    "full_name": "Ran-Hong Yan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087351603",
                    "id": 37087351603,
                    "full_name": "Han-Chang Kang",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173272",
                    "id": 37087173272,
                    "full_name": "Cheng-Chung Hsu",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087350542",
                    "id": 37087350542,
                    "full_name": "Chao-Cheng Lee",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A direct-conversion UWB transceiver for mode 1 OFDM applications employs three resonant networks and three PLLs. Designed in a 0.13 /spl mu/m CMOS technology, the transceiver provides a total gain in the range of 69 to 73 dB, an NF in the range of 5.5 to 8.4 dB across three bands, and a TX P/sub 1dB/ of -10 dBm. The circuit consumes 105 mW from a 1.5 V supply.",
        "article_number": 1493946,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493946",
        "html_url": "https://ieeexplore.ieee.org/document/1493946/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 216,
        "end_page": "594 Vol. 1",
        "citing_paper_count": 13,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Amplitude modulation",
                    "Phase locked loops",
                    "Switches",
                    "OFDM",
                    "Impedance matching",
                    "Baseband",
                    "Signal generators",
                    "Power harmonic filters",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493946/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493947",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "Session 12 overview - optical communications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 101,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294277800",
                    "id": 37294277800,
                    "full_name": "L. DeVito",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269835400",
                    "id": 37269835400,
                    "full_name": "Y. Ohtomo",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Communication using light signals over optical fiber holds great promise to lower costs for all data transport over both short and long distances. The huge bandwidth and favorable physical characteristics of optical fiber beg to be exploited: In telecom networks, transmitting high-data-rate signals over long distances becomes practical; In computer systems, high-capacity interconnect, free from electromagnetic interference and awkward bulky copper cables, is enabled by parallel optics. But, of course, practical details limit cost-effective commercial solutions. In this session, several advances in the practical art of sending and receiving optical signals, are presented. Inevitably, such advances will lead to exciting new cost-effective telecom services and higher-performance computer systems. The papers in this session are briefly summarized.",
        "article_number": 1493947,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493947",
        "html_url": "https://ieeexplore.ieee.org/document/1493947/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 218,
        "end_page": "219",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Passive optical networks",
                    "Optical signal processing",
                    "High speed optical techniques",
                    "Vertical cavity surface emitting lasers",
                    "Optical network units",
                    "Optical interconnections",
                    "Surface emitting lasers",
                    "Optical modulation",
                    "Optical fiber communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": ""
    },
    {
        "doi": "10.1109/ISSCC.2005.1493948",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 3 V 10.7 Gb/s differential laser diode driver with active back-termination output stage",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 102,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088080697",
                    "id": 37088080697,
                    "full_name": "S. Morley",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3 V 10.7 Gb/s differential laser diode driver fabricated on a 0.35 /spl mu/m SiGe bipolar process is presented. A feedback-amplifier output stage provides both differential and common-mode active back termination of the output transmission lines with 80 mA maximum modulation current. Rise and fall times of 28 ps are achieved, and typical power dissipation is 0.67 W for I/sub mod/=40 mA.",
        "article_number": 1493948,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493948",
        "html_url": "https://ieeexplore.ieee.org/document/1493948/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 220,
        "end_page": "594 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Diode lasers",
                    "Voltage",
                    "Feedback amplifiers",
                    "Feedback loop",
                    "Transmission lines",
                    "Gain",
                    "Impedance",
                    "Degradation",
                    "Optical buffering",
                    "Optical feedback"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493948/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493949",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 20 Gb/s VCSEL driver with pre-emphasis and regulated output impedance in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 103,
        "authors": {
            "authors": [
                {
                    "affiliation": "Cornell Univ., Ithaca, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265693300",
                    "id": 37265693300,
                    "full_name": "D. Kucharski",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265687200",
                    "id": 37265687200,
                    "full_name": "Y. Kwark",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265686200",
                    "id": 37265686200,
                    "full_name": "D. Kuchta",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285091800",
                    "id": 37285091800,
                    "full_name": "D. Guckenberger",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272072800",
                    "id": 37272072800,
                    "full_name": "K. Kornegay",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274595900",
                    "id": 37274595900,
                    "full_name": "M. Tan",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087215554",
                    "id": 37087215554,
                    "full_name": "Chao-Kun Lin",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276570200",
                    "id": 37276570200,
                    "full_name": "A. Tandon",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Two 20 Gb/s optical transmitters are presented. They are a part of a 4/spl times/12 array intended for backplane data links. The drivers are fabricated in 0.13 /spl mu/m CMOS and include pre-emphasis and regulated output impedance. When coupled to 990 nm VCSELs, they provide optical modulation amplitude of 0 dBm and consume 70 mW and 120 mW.",
        "article_number": 1493949,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493949",
        "html_url": "https://ieeexplore.ieee.org/document/1493949/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 222,
        "end_page": "594 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Vertical cavity surface emitting lasers",
                    "Impedance",
                    "Optical arrays",
                    "Voltage",
                    "CMOS technology",
                    "Costs",
                    "Optical transmitters",
                    "Optical modulation",
                    "Power lasers",
                    "Surface emitting lasers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493949/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493950",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 0.5 /spl mu/m SiGe pre-equalizer for 10 Gb/s single-mode fiber optic links",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 104,
        "authors": {
            "authors": [
                {
                    "affiliation": "Waterloo Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283498900",
                    "id": 37283498900,
                    "full_name": "M. El Said",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283501500",
                    "id": 37283501500,
                    "full_name": "J. Sitch",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276008000",
                    "id": 37276008000,
                    "full_name": "M. Elmasry",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10-complex-tap T/2-spaced pre-equalizer, intended to equalize a 10 Gb/s duobinary signal transmitted over 400 km of standard single-mode fiber, is described. Fabricated in 47 GHz f/sub T/ SiGe technology, it operates at clock frequencies up to 13 GHz (limited by test equipment), occupies an area of 3.9/spl times/3.2 mm/sup 2/, and dissipates 3 W from a dual supply of 5 V and 3.3 V.",
        "article_number": 1493950,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493950",
        "html_url": "https://ieeexplore.ieee.org/document/1493950/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 224,
        "end_page": "595 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Optical fibers",
                    "Clocks",
                    "Finite impulse response filter",
                    "Optical filters",
                    "Optical receivers",
                    "Chromatic dispersion",
                    "Fiber nonlinear optics",
                    "High speed optical techniques"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493950/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493951",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "1.25 Gb/s burst-mode receiver ICs with quick response for PON systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 105,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279978500",
                    "id": 37279978500,
                    "full_name": "M. Nakamura",
                    "author_order": 1
                },
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335757800",
                    "id": 37335757800,
                    "full_name": "Y. Imai",
                    "author_order": 2
                },
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284060600",
                    "id": 37284060600,
                    "full_name": "Y. Umeda",
                    "author_order": 3
                },
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265276100",
                    "id": 37265276100,
                    "full_name": "J. Endo",
                    "author_order": 4
                },
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295205600",
                    "id": 37295205600,
                    "full_name": "Y. Akatsu",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "1.25 Gb/s burst-mode receiver ICs for optical access networks are described. A quick-response receiver circuit with variable gain accommodates signal amplitude changes between bursts. The optical receiver that uses these ICs exhibits fast settling time of under 20 UIs and sensitivity of -30 dBm with DR of over 26 dB using a PIN-PD.",
        "article_number": 1493951,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493951",
        "html_url": "https://ieeexplore.ieee.org/document/1493951/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 226,
        "end_page": "595 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Passive optical networks",
                    "Switches",
                    "Optical receivers",
                    "Circuits",
                    "Dynamic range",
                    "Resistors",
                    "Bandwidth",
                    "Optical feedback",
                    "Optical sensors",
                    "Optical amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493951/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493952",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 10 Gb/s burst-mode CDR IC in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 106,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271128600",
                    "id": 37271128600,
                    "full_name": "M. Nogawa",
                    "author_order": 1
                },
                {
                    "affiliation": "NTT, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281287000",
                    "id": 37281287000,
                    "full_name": "K. Nishimura",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280805000",
                    "id": 37280805000,
                    "full_name": "S. Kimura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277977700",
                    "id": 37277977700,
                    "full_name": "T. Yoshida",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306677500",
                    "id": 37306677500,
                    "full_name": "T. Kawamura",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342231500",
                    "id": 37342231500,
                    "full_name": "M. Togashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269817000",
                    "id": 37269817000,
                    "full_name": "K. Kumozaki",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269835400",
                    "id": 37269835400,
                    "full_name": "Y. Ohtomo",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 Gb/s burst-mode CDR (clock and data recovery) IC, that is eight times faster than previous burst-mode ICs, is fabricated in a 0.13 /spl mu/m CMOS process. It amplifies an AC-coupled input burst by means of an edge detection technique, and extracts a clock within 5 UIs with a gated oscillator. It consumes 1.2 W from a 2.5 V supply.",
        "article_number": 1493952,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493952",
        "html_url": "https://ieeexplore.ieee.org/document/1493952/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 228,
        "end_page": "595 Vol. 1",
        "citing_paper_count": 32,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS integrated circuits",
                    "Pulse amplifiers",
                    "Threshold voltage",
                    "Delay lines",
                    "Optical receivers",
                    "Clocks",
                    "Frequency",
                    "Data mining",
                    "Delay effects",
                    "Photonic integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493952/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493953",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 12.5 Mb/s to 2.7 Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 107,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370615500",
                    "id": 37370615500,
                    "full_name": "D. Dalton",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37555241100",
                    "id": 37555241100,
                    "full_name": "K. Chai",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561702500",
                    "id": 37561702500,
                    "full_name": "E. Evans",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38572177000",
                    "id": 38572177000,
                    "full_name": "M. Ferriss",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352663100",
                    "id": 37352663100,
                    "full_name": "D. Hitchcox",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37550698000",
                    "id": 37550698000,
                    "full_name": "P. Murray",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063801100",
                    "id": 37063801100,
                    "full_name": "S. Selvanayagam",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356222000",
                    "id": 37356222000,
                    "full_name": "P. Shepherd",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294277800",
                    "id": 37294277800,
                    "full_name": "L. DeVito",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A continuous-rate CDR (clock and data recovery) circuit is presented that operates from 12.5 Mb/s to 2.7 Gb/s. The circuit automatically detects a change in input data rate, acquires the new frequency and reports the data rate to the user without the need for an external reference clock or any programming. In tracking mode, it uses a dual-loop DLL/PLL to exceed the SONET jitter specifications.",
        "article_number": 1493953,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493953",
        "html_url": "https://ieeexplore.ieee.org/document/1493953/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 230,
        "end_page": "595 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Automatic frequency control",
                    "Voltage-controlled oscillators",
                    "Clocks",
                    "Voltage control",
                    "Frequency conversion",
                    "Frequency locked loops",
                    "Detectors",
                    "Filters",
                    "Phase locked loops",
                    "Computational fluid dynamics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493953/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493954",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 3.125 Gb/s limit amplifier with 42 dB gain and 1 /spl mu/s offset compensation in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 108,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microsystems Technol. Lab., MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266558800",
                    "id": 37266558800,
                    "full_name": "E. Crain",
                    "author_order": 1
                },
                {
                    "affiliation": "Microsystems Technol. Lab., MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266556600",
                    "id": 37266556600,
                    "full_name": "M. Perrott",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An offset-compensation method uses a peak detector and multiple tap feedback to achieve 1000/spl times/ improvement in settling time compared to prior art. Measurement results for a 3.125 Gb/s limit amplifier with 42 dB gain implemented in a 0.18 /spl mu/m CMOS process are presented.",
        "article_number": 1493954,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493954",
        "html_url": "https://ieeexplore.ieee.org/document/1493954/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 232,
        "end_page": "595 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Jitter",
                    "Bandwidth",
                    "Switches",
                    "SONET",
                    "Filters",
                    "Differential amplifiers",
                    "Optical signal processing",
                    "Voltage",
                    "Diodes",
                    "Switching circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493954/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493955",
        "cat_title": "OPTICAL COMMUNICATIONS",
        "cat_num": 12,
        "title": "A 21 mW 2.5 Gb/s 15 k/spl Omega/ self-compensated differential transimpedance amplifier",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 109,
        "authors": {
            "authors": [
                {
                    "affiliation": "Ind. Technol. Res. Inst., Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073381",
                    "id": 37087073381,
                    "full_name": "Chia-Ming Tsai",
                    "author_order": 1
                },
                {
                    "affiliation": "Ind. Technol. Res. Inst., Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073917",
                    "id": 37087073917,
                    "full_name": "Li-Ren Huang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A differential transimpedance amplifier combined with a positive feedback compensation circuit tolerates 1.5 pF parasitic capacitance from ESD protection in 0.35 /spl mu/m SiGe BiCMOS. A 2.5 Gb/s optical receiver demonstrates 15 k/spl Omega/ transimpedance gain and DR from -3 to -23.5 dBm while consuming 21 mW from a 3 V supply.",
        "article_number": 1493955,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493955",
        "html_url": "https://ieeexplore.ieee.org/document/1493955/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 234,
        "end_page": "595 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Differential amplifiers",
                    "Optical amplifiers",
                    "Optical feedback",
                    "Feedback circuits",
                    "Parasitic capacitance",
                    "Electrostatic discharge",
                    "Protection",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493955/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493956",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "Session 13 overview - sensors",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 110,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275464600",
                    "id": 37275464600,
                    "full_name": "E. Yoon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269259000",
                    "id": 37269259000,
                    "full_name": "N. Bhat",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This session highlights recent advances in a variety of sensors that interface the electronics world with the natural world. Natural signals are converted into electrical signals using integrated sensing elements with on-chip signal-conditioning electronics. System-on-a-chip mixed-signal integration enables on-chip calibration to achieve advances in higher accuracy, as well as allows a significant amount of digital processing for intelligent decision making.",
        "article_number": 1493956,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493956",
        "html_url": "https://ieeexplore.ieee.org/document/1493956/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 236,
        "end_page": "237",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Magnetic sensors",
                    "Temperature sensors",
                    "Intelligent sensors",
                    "CMOS technology",
                    "Sensor arrays",
                    "Calibration",
                    "CMOS process",
                    "Circuits",
                    "System-on-a-chip",
                    "Paper technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493956/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493957",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A CMOS temperature sensor with a 3/spl sigma/ inaccuracy of /spl plusmn/0.1/spl deg/C from -55/spl deg/C to 125/spl deg/C",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 111,
        "authors": {
            "authors": [
                {
                    "affiliation": "Delft Univ. of Technol., Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268706100",
                    "id": 37268706100,
                    "full_name": "M. Pertijs",
                    "author_order": 1
                },
                {
                    "affiliation": "Delft Univ. of Technol., Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294792500",
                    "id": 37294792500,
                    "full_name": "K. Makinwa",
                    "author_order": 2
                },
                {
                    "affiliation": "Delft Univ. of Technol., Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268708600",
                    "id": 37268708600,
                    "full_name": "J. Huijsing",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A smart temperature sensor is accurate to within /spl plusmn/0.1/spl deg/C (3/spl sigma/) over the full military temperature range of -55/spl deg/C to 125/spl deg/C. This 5/spl times/ improvement is achieved using DEM, a current-gain independent PTAT bias circuit, and a low-offset /spl Delta//spl Sigma/ ADC combining chopping and CDS. The sensor is fabricated in 0.7/spl mu/m 2M1P CMOS with 4.5mm/sup 2/ area and draws 75/spl mu/A.",
        "article_number": 1493957,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493957",
        "html_url": "https://ieeexplore.ieee.org/document/1493957/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 238,
        "end_page": "596 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Temperature sensors",
                    "Voltage",
                    "Circuits",
                    "Digital modulation",
                    "Feedback",
                    "Multiplexing",
                    "CMOS technology",
                    "Temperature distribution",
                    "Calibration",
                    "Photonic band gap"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493957/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493958",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A CMOS rotary encoder system based on magnetic pattern analysis with a resolution of 10b per rotation",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 112,
        "authors": {
            "authors": [
                {
                    "affiliation": "Shizuoka Univ., Hamamatsu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300195700",
                    "id": 37300195700,
                    "full_name": "S. Kawahito",
                    "author_order": 1
                },
                {
                    "affiliation": "Shizuoka Univ., Hamamatsu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37420738300",
                    "id": 37420738300,
                    "full_name": "T. Takahashi",
                    "author_order": 2
                },
                {
                    "affiliation": "Shizuoka Univ., Hamamatsu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087344826",
                    "id": 37087344826,
                    "full_name": "Y. Nagano",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37429277100",
                    "id": 37429277100,
                    "full_name": "K. Nakano",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip CMOS magnetic rotary encoder system based on magnetic pattern analysis is presented. Magnetic sensor arrays are integrated with ADCs and DSP circuits and fabricated in a standard 0.25 /spl mu/m CMOS technology. The chip detects the rotation angle within an error of /spl plusmn/0.36 degrees (10b per rotation).",
        "article_number": 1493958,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493958",
        "html_url": "https://ieeexplore.ieee.org/document/1493958/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 240,
        "end_page": "596 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pattern analysis",
                    "Magnetic sensors",
                    "Sensor systems",
                    "Magnetic devices",
                    "Sensor arrays",
                    "Switches",
                    "Magnetic separation",
                    "Circuits",
                    "Impurities",
                    "Automotive engineering"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493958/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493959",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A Hall sensor analog front end for current measurement with continuous gain calibration",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 113,
        "authors": {
            "authors": [
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269795300",
                    "id": 37269795300,
                    "full_name": "M. Pastre",
                    "author_order": 1
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276152600",
                    "id": 37276152600,
                    "full_name": "M. Kayal",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294561800",
                    "id": 37294561800,
                    "full_name": "H. Blanchard",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated analog front-end for Hall sensors continuously calibrates the gain of the sensor and amplifier circuitry without interfering with normal operation. An integrated coil generates a modulated reference magnetic field measured by the sensor and combined with the external field. A better than 50ppm//spl deg/C gain drift is achieved.",
        "article_number": 1493959,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493959",
        "html_url": "https://ieeexplore.ieee.org/document/1493959/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 242,
        "end_page": "596 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Current measurement",
                    "Calibration",
                    "Magnetic sensors",
                    "Mechanical sensors",
                    "Magnetic field measurement",
                    "Coils",
                    "Demodulation",
                    "Temperature sensors",
                    "Stress",
                    "Aging"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493959/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493960",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A microsystem for trace environmental monitoring",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 114,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Michigan, Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278901800",
                    "id": 37278901800,
                    "full_name": "S.M. Martin",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Michigan, Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269449000",
                    "id": 37269449000,
                    "full_name": "F.H. Gebara",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Michigan, Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563864100",
                    "id": 37563864100,
                    "full_name": "B.J. Larivee",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273730500",
                    "id": 37273730500,
                    "full_name": "R.B. Brown",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Integrated microsensors with an analog front-end enable trace metal detection. The 36 mm/sup 2/ device is fabricated in a 5 V 0.5 /spl mu/m CMOS process with the sensor layers post processed and dissipates 15 mW. A detection limit of 0.8 ppb for lead is attained using two 3/spl times/10/sup -6/ cm/sup 2/ electrodes.",
        "article_number": 1493960,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493960",
        "html_url": "https://ieeexplore.ieee.org/document/1493960/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 244,
        "end_page": "596 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Monitoring",
                    "Electrodes",
                    "Chemical sensors",
                    "Electronics packaging",
                    "Switches",
                    "Humans",
                    "Lead",
                    "Transducers",
                    "Silver",
                    "Cities and towns"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493960/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493961",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A fully integrated CMOS Hall sensor with a 3.65 /spl mu/T 3/spl sigma/ offset for compass applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 115,
        "authors": {
            "authors": [
                {
                    "affiliation": "Xensor Integration, Delft, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328500800",
                    "id": 37328500800,
                    "full_name": "J.C. van der Meer",
                    "author_order": 1
                },
                {
                    "affiliation": "Xensor Integration, Delft, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328501800",
                    "id": 37328501800,
                    "full_name": "F.R. Riedijk",
                    "author_order": 2
                },
                {
                    "affiliation": "Xensor Integration, Delft, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426986300",
                    "id": 37426986300,
                    "full_name": "E. van Kampen",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294792500",
                    "id": 37294792500,
                    "full_name": "K.A.A. Makinwa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268708600",
                    "id": 37268708600,
                    "full_name": "J.H. Huijsing",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully-integrated CMOS Hall sensor suitable for use in compass applications has a 3/spl sigma/ offset spread less than 4.5 /spl mu/T. After artificial aging it drifts less than 250 nT. Using two such sensors, a fully integrated electronically calibrated compass with a stability of 0.5/spl deg/ is realized. The sensor has an analog PWM and a digital RS232/SPI//spl mu/wire interface.",
        "article_number": 1493961,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493961",
        "html_url": "https://ieeexplore.ieee.org/document/1493961/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 246,
        "end_page": "247 Vol. 1",
        "citing_paper_count": 18,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Choppers",
                    "Magnetic sensors",
                    "Switches",
                    "CMOS process",
                    "Voltage",
                    "Pulse width modulation",
                    "Dynamic range",
                    "Filtering",
                    "Magnetic separation",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493961/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493962",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A 0.8 mA 50 Hz 15 b SNDR /spl Delta//spl Sigma/ closed-loop 10g accelerometer using an 8/sup th/-order digital compensator",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 116,
        "authors": {
            "authors": [
                {
                    "affiliation": "Electron. & Inf. Technol. Lab., Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37601590500",
                    "id": 37601590500,
                    "full_name": "C. Condemine",
                    "author_order": 1
                },
                {
                    "affiliation": "Electron. & Inf. Technol. Lab., Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37398100100",
                    "id": 37398100100,
                    "full_name": "N. Delorme",
                    "author_order": 2
                },
                {
                    "affiliation": "Electron. & Inf. Technol. Lab., Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38298759200",
                    "id": 38298759200,
                    "full_name": "J. Soen",
                    "author_order": 3
                },
                {
                    "affiliation": "Electron. & Inf. Technol. Lab., Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38328203900",
                    "id": 38328203900,
                    "full_name": "J. Durupt",
                    "author_order": 4
                },
                {
                    "affiliation": "Electron. & Inf. Technol. Lab., Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348163100",
                    "id": 37348163100,
                    "full_name": "J.-P. Blanc",
                    "author_order": 5
                },
                {
                    "affiliation": "Electron. & Inf. Technol. Lab., Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326326400",
                    "id": 37326326400,
                    "full_name": "M. Belleville",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085633695",
                    "id": 37085633695,
                    "full_name": "A. Besancon-Voda",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A /spl Sigma//spl Delta/-based closed-loop /spl plusmn/10g accelerometer providing 88 dB SNDR over a 50 Hz bandwidth is fabricated in a 19.4 mm/sup 2/ die using 0.35 /spl mu/m CMOS technology. A /spl Delta//spl Sigma/ interface performs the readout, ADC and electrostatic actuation of the sensor, while an 8/sup th/-order digital compensator computes the actuation command.",
        "article_number": 1493962,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493962",
        "html_url": "https://ieeexplore.ieee.org/document/1493962/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 248,
        "end_page": "249 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Accelerometers",
                    "Sampling methods",
                    "Voltage",
                    "Mathematical model",
                    "Capacitance",
                    "Electrodes",
                    "Cutoff frequency",
                    "Laboratories",
                    "Linearity",
                    "Electrostatics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493962/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493963",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A 200/spl times/160 pixel CMOS fingerprint recognition SoC with adaptable column-parallel processors",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 117,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087313987",
                    "id": 37087313987,
                    "full_name": "Seong-Jin Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087416971",
                    "id": 37087416971,
                    "full_name": "Kwang-Hyun Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087702315",
                    "id": 37087702315,
                    "full_name": "Sang-Wook Han",
                    "author_order": 3
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168561",
                    "id": 37087168561,
                    "full_name": "Euisik Yoon",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS fingerprint recognition SoC with embedded column-parallel processors is optimized for 2D digital image processing. The processor employs self-configuration features for adaptive filter operations and the pixel includes a sensing block, ADC and frame memory without area penalty. The total image processing time is less than 360 ms at 10 MHz.",
        "article_number": 1493963,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493963",
        "html_url": "https://ieeexplore.ieee.org/document/1493963/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 250,
        "end_page": "596 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Fingerprint recognition",
                    "Filters",
                    "Electrodes",
                    "Image processing",
                    "CMOS image sensors",
                    "Pixel",
                    "Digital images",
                    "Sensor systems",
                    "Sensor arrays"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493963/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493964",
        "cat_title": "SENSORS",
        "cat_num": 13,
        "title": "A CMOS integrated capacitive fingerprint sensor with 32b microcontroller",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 118,
        "authors": {
            "authors": [
                {
                    "affiliation": "Yonsei Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088015559",
                    "id": 37088015559,
                    "full_name": "Seung-Min Jung",
                    "author_order": 1
                },
                {
                    "affiliation": "Yonsei Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088180608",
                    "id": 37088180608,
                    "full_name": "Jin-Moon Nam",
                    "author_order": 2
                },
                {
                    "affiliation": "Yonsei Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087570111",
                    "id": 37087570111,
                    "full_name": "Dong-Hoon Yang",
                    "author_order": 3
                },
                {
                    "affiliation": "Yonsei Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257515",
                    "id": 37087257515,
                    "full_name": "Moon-Key Lee",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The ASIC implementation of a capacitive fingerprint sensor SoC has an embedded 32 b RISC microcontroller. The SoC also comprises a 160/spl times/192 array of cells with a sensor-detecting circuit. The test chip is fabricated in a 0.35 /spl mu/m 4M1P CMOS process with a die size of 12 mm/spl times/12.7 mm.",
        "article_number": 1493964,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493964",
        "html_url": "https://ieeexplore.ieee.org/document/1493964/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 252,
        "end_page": "596 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Fingerprint recognition",
                    "Capacitive sensors",
                    "Microcontrollers",
                    "Voltage",
                    "Image matching",
                    "Reduced instruction set computing",
                    "Circuit testing",
                    "Parasitic capacitance",
                    "Authentication",
                    "MOSFETs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493964/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493965",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "Session 14 overview - low-power wireless and advanced integration",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 119,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268218000",
                    "id": 37268218000,
                    "full_name": "R. Mertens",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088149330",
                    "id": 37088149330,
                    "full_name": "F. Jeung",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Low-power wireless technologies and advanced integration continue to open up new opportunities in a variety of applications. In the field of low-power wireless technologies the main challenges are the further reduction of the power and the continued system miniaturization. This session illustrates that innovative new concepts such as low power SoCs, on-chip antenna integration and more efficient rectifier ICs strongly contribute to meet these requirements. Additional challenges in the nano era include design for manufacturability of such miniaturized systems while maintaining the signal integrity. As we enter the era of ambient intelligence more electronic systems will be integrated on mechanically flexible substrates such as plastic and therefore new integration technologies need to be developed.",
        "article_number": 1493965,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493965",
        "html_url": "https://ieeexplore.ieee.org/document/1493965/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 254,
        "end_page": "255",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Rectifiers",
                    "Radio frequency",
                    "Wireless sensor networks",
                    "Transceivers",
                    "Substrates",
                    "Frequency shift keying",
                    "Plastics",
                    "Radiofrequency integrated circuits",
                    "Reduced instruction set computing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493965/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493966",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "A 950 MHz rectifier circuit for sensor networks with 10 m-distance",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 120,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347318800",
                    "id": 37347318800,
                    "full_name": "T. Umeda",
                    "author_order": 1
                },
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37292935100",
                    "id": 37292935100,
                    "full_name": "H. Yoshida",
                    "author_order": 2
                },
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266697000",
                    "id": 37266697000,
                    "full_name": "S. Sekine",
                    "author_order": 3
                },
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37555185700",
                    "id": 37555185700,
                    "full_name": "Y. Fujita",
                    "author_order": 4
                },
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334199700",
                    "id": 37334199700,
                    "full_name": "T. Suzuki",
                    "author_order": 5
                },
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275500500",
                    "id": 37275500500,
                    "full_name": "S. Otaka",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A high-sensitivity rectifier is fabricated in a 0.3 /spl mu/m CMOS technology. The circuit can rectify an RF signal less than the NMOS threshold voltage by using a bias voltage between the gate and the drain terminals of a transistor. The IC achieves a 950 MHz signal rectification over -14 dBm corresponding to 10 m-distance communication and recharges a 1.2 V secondary battery.",
        "article_number": 1493966,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493966",
        "html_url": "https://ieeexplore.ieee.org/document/1493966/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 256,
        "end_page": "597 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Rectifiers",
                    "Circuits",
                    "Equations",
                    "Batteries",
                    "MOSFETs",
                    "Base stations",
                    "Ubiquitous computing",
                    "Costs",
                    "Threshold voltage",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493966/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493967",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "A 1 V 433/868 MHz 25 kb/s-FSK 2 kb/s-OOK RF transceiver SoC in standard digital 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 121,
        "authors": {
            "authors": [
                {
                    "affiliation": "Centre Suisse d'Electronique et de Microtechnique SA, Neuchatel, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274459200",
                    "id": 37274459200,
                    "full_name": "V. Peiris",
                    "author_order": 1
                },
                {
                    "affiliation": "Centre Suisse d'Electronique et de Microtechnique SA, Neuchatel, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355576500",
                    "id": 37355576500,
                    "full_name": "C. Arm",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089137910",
                    "id": 37089137910,
                    "full_name": "S. Bories",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332701400",
                    "id": 37332701400,
                    "full_name": "S. Cserveny",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37402503000",
                    "id": 37402503000,
                    "full_name": "F. Giroud",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088627055",
                    "id": 37088627055,
                    "full_name": "P. Graber",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37572761900",
                    "id": 37572761900,
                    "full_name": "S. Gyger",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37542403100",
                    "id": 37542403100,
                    "full_name": "E. Le Roux",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274412000",
                    "id": 37274412000,
                    "full_name": "T. Melly",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669601",
                    "id": 37088669601,
                    "full_name": "M. Moser",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332693500",
                    "id": 37332693500,
                    "full_name": "O. Nys",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326200100",
                    "id": 37326200100,
                    "full_name": "F. Pengg",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728242700",
                    "id": 37728242700,
                    "full_name": "P.-D. Pfister",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274459400",
                    "id": 37274459400,
                    "full_name": "N. Raemy",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972862100",
                    "id": 37972862100,
                    "full_name": "A. Ribordy",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351810200",
                    "id": 37351810200,
                    "full_name": "P.-F. Ruedi",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274413500",
                    "id": 37274413500,
                    "full_name": "D. Ruffieux",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269998800",
                    "id": 37269998800,
                    "full_name": "L. Sumanen",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666443",
                    "id": 37088666443,
                    "full_name": "S. Todeschin",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427081100",
                    "id": 37427081100,
                    "full_name": "P. Volet",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1 V wireless SoC embedding an RF transceiver, a sensor interface, a 6.4 MHz RISC micro-controller with an 8k instruction SRAM and a power management unit is reported. The radio supports 25 kb/s FSK and 2 kb/s OOK modulations in the 433/868 MHz bands. In the 433 MHz band, the receiver draws 2.1 mA while providing a sensitivity of -108 dBm and the transmitter draws 27.6 mA for an output power of 10.5 dBm.",
        "article_number": 1493967,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493967",
        "html_url": "https://ieeexplore.ieee.org/document/1493967/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 258,
        "end_page": "259 Vol. 1",
        "citing_paper_count": 27,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Transceivers",
                    "Wireless sensor networks",
                    "Reduced instruction set computing",
                    "Random access memory",
                    "Energy management",
                    "Frequency shift keying",
                    "Receivers",
                    "Radio transmitters",
                    "Power generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493967/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493968",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "Nano-wires for room temperature operated hybrid CMOS-NANO integrated circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 122,
        "authors": {
            "authors": [
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427346000",
                    "id": 37427346000,
                    "full_name": "S. Ecoffey",
                    "author_order": 1
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283166800",
                    "id": 37283166800,
                    "full_name": "V. Pott",
                    "author_order": 2
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37304262400",
                    "id": 37304262400,
                    "full_name": "D. Bouvet",
                    "author_order": 3
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327619900",
                    "id": 37327619900,
                    "full_name": "M. Mazza",
                    "author_order": 4
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272723900",
                    "id": 37272723900,
                    "full_name": "S. Mahapatra",
                    "author_order": 5
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276559400",
                    "id": 37276559400,
                    "full_name": "A. Schmid",
                    "author_order": 6
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276561900",
                    "id": 37276561900,
                    "full_name": "Y. Leblebici",
                    "author_order": 7
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274429300",
                    "id": 37274429300,
                    "full_name": "M.J. Declercq",
                    "author_order": 8
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272725900",
                    "id": 37272725900,
                    "full_name": "A.M. Ionescu",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "N-doped polysilicon gated-nanowires (poly-SiNW) are reported. The V-shape and hysteresis of their I-V characteristics are used to build analog and memory circuit cells. Integration of the poly-SiNW in CMOS is demonstrated. A precise current-measurement application with 1pA resolution and negative differential resistor is reported. A nanoscale capacitor-less hysteresis memory cell using constant-current biased poly-SiNW is designed and experimentally validated.",
        "article_number": 1493968,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493968",
        "html_url": "https://ieeexplore.ieee.org/document/1493968/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 260,
        "end_page": "597 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Temperature",
                    "CMOS integrated circuits",
                    "Hybrid integrated circuits",
                    "Hysteresis",
                    "CMOS technology",
                    "Voltage",
                    "Input variables",
                    "Energy consumption",
                    "CMOS memory circuits",
                    "Current measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493968/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493969",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "A 3D integration scheme utilizing wireless interconnections for implementing hyper brains",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 123,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278103700",
                    "id": 37278103700,
                    "full_name": "A. Iwata",
                    "author_order": 1
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280907300",
                    "id": 37280907300,
                    "full_name": "M. Sasaki",
                    "author_order": 2
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270463900",
                    "id": 37270463900,
                    "full_name": "T. Kikkawa",
                    "author_order": 3
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338952900",
                    "id": 37338952900,
                    "full_name": "S. Kameda",
                    "author_order": 4
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087780345",
                    "id": 37087780345,
                    "full_name": "H. Ando",
                    "author_order": 5
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270476200",
                    "id": 37270476200,
                    "full_name": "K. Kimoto",
                    "author_order": 6
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088100344",
                    "id": 37088100344,
                    "full_name": "D. Arizono",
                    "author_order": 7
                },
                {
                    "affiliation": "Hiroshima Univ., Higashi-Hiroshima, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38476020600",
                    "id": 38476020600,
                    "full_name": "H. Sunami",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3D integration custom stack system utilizing a local wireless interconnect (LWI) and a global wireless interconnect (GWI) is proposed. The LWI transfers Gb/s pulses using resonant coupling of spiral inductors with low-power dissipation of several mW. The GWI transfers global clocks and data on a 20 GHz signal using on-chip antennas.",
        "article_number": 1493969,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493969",
        "html_url": "https://ieeexplore.ieee.org/document/1493969/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 262,
        "end_page": "597 Vol. 1",
        "citing_paper_count": 19,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pulse width modulation",
                    "Integrated circuit interconnections",
                    "Inductors",
                    "Voltage",
                    "CMOS technology",
                    "Power dissipation",
                    "Spirals",
                    "Power system interconnection",
                    "Computer architecture",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493969/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493970",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "A 195Gb/s 1.2W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 124,
        "authors": {
            "authors": [
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272270200",
                    "id": 37272270200,
                    "full_name": "N. Miura",
                    "author_order": 1
                },
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282480000",
                    "id": 37282480000,
                    "full_name": "D. Mizoguchi",
                    "author_order": 2
                },
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37556145800",
                    "id": 37556145800,
                    "full_name": "M. Inoue",
                    "author_order": 3
                },
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088182015",
                    "id": 37088182015,
                    "full_name": "H. Tsuji",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275966400",
                    "id": 37275966400,
                    "full_name": "T. Sakurai",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274599600",
                    "id": 37274599600,
                    "full_name": "T. Kuroda",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An inductively coupled wireless interface achieves aggregated data rate of 195Gbit/s among 4 stacked chips in a package by arranging 195 transceivers in 50/spl mu/m pitch with power dissipation of 1.2W. The transmit power is controlled in accordance to the communication distance to reduce both the power dissipation and the crosstalk of the system.",
        "article_number": 1493970,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493970",
        "html_url": "https://ieeexplore.ieee.org/document/1493970/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 264,
        "end_page": "597 Vol. 1",
        "citing_paper_count": 43,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Power control",
                    "Circuits",
                    "Transmitters",
                    "Probes",
                    "Semiconductor device measurement",
                    "Transceivers",
                    "Power dissipation",
                    "Crosstalk",
                    "CMOS technology",
                    "Communication system control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493970/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493971",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "Substrate integrity beyond 1 GHz",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 125,
        "authors": {
            "authors": [
                {
                    "affiliation": "Kobe Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267253800",
                    "id": 37267253800,
                    "full_name": "M. Nagata",
                    "author_order": 1
                },
                {
                    "affiliation": "Kobe Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293783300",
                    "id": 37293783300,
                    "full_name": "M. Fukazawa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37392063300",
                    "id": 37392063300,
                    "full_name": "N. Hamanishi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328693000",
                    "id": 37328693000,
                    "full_name": "M. Shiochi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328818100",
                    "id": 37328818100,
                    "full_name": "T. Iida",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38111830000",
                    "id": 38111830000,
                    "full_name": "J. Watanabe",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427779500",
                    "id": 37427779500,
                    "full_name": "Y. Murasaka",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278103700",
                    "id": 37278103700,
                    "full_name": "A. Iwata",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Substrate coupling in a 90 nm CMOS technology is evaluated in a 1.2 V standard-cell-based loop shift register. Measurement results show that frequency dependence of digital substrate coupling beyond 1 GHz is a combination of reduced isolation in device-level coupling through MOSFETs and reduced large-signal circuit-level coupling to the substrate.",
        "article_number": 1493971,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493971",
        "html_url": "https://ieeexplore.ieee.org/document/1493971/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 266,
        "end_page": "597 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuit noise",
                    "Coupling circuits",
                    "CMOS technology",
                    "Crosstalk",
                    "Noise measurement",
                    "Surface impedance",
                    "Detectors",
                    "Noise generators",
                    "Probes",
                    "CMOS logic circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493971/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493972",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "Design for manufacturability in nanometer era: system implementation and silicon results",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 126,
        "authors": {
            "authors": [
                {
                    "affiliation": "PDF Solutions, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282144800",
                    "id": 37282144800,
                    "full_name": "J. Kibarian",
                    "author_order": 1
                },
                {
                    "affiliation": "PDF Solutions, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282140100",
                    "id": 37282140100,
                    "full_name": "C. Guardiani",
                    "author_order": 2
                },
                {
                    "affiliation": "PDF Solutions, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266907500",
                    "id": 37266907500,
                    "full_name": "A.J. Strojwas",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A design for manufacturability method to create manufacturable-by-construction designs is presented. Silicon results show significant yield benefit compared to traditional methods.",
        "article_number": 1493972,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493972",
        "html_url": "https://ieeexplore.ieee.org/document/1493972/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 268,
        "end_page": "269 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon",
                    "Design for manufacture",
                    "Libraries",
                    "Logic",
                    "Testing",
                    "Virtual manufacturing",
                    "Integrated circuit layout",
                    "Manufacturing processes",
                    "Integrated circuit modeling",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493972/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493973",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "A 20 GHz CMOS RF down-converter with an on-chip antenna",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 127,
        "authors": {
            "authors": [
                {
                    "affiliation": "Florida Univ., Gainesville, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087531143",
                    "id": 37087531143,
                    "full_name": "Yu Su",
                    "author_order": 1
                },
                {
                    "affiliation": "Florida Univ., Gainesville, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087344907",
                    "id": 37087344907,
                    "full_name": "Jr. Jau Lin",
                    "author_order": 2
                },
                {
                    "affiliation": "Florida Univ., Gainesville, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282077800",
                    "id": 37282077800,
                    "full_name": "K.O. Kenneth",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Using a 20 GHz down-converter fabricated in a 0.13 /spl mu/m CMOS process, this paper demonstrates the feasibility of a pair of ICs with on-chip antennas communicating over free space. The circuit achieves 9 dB conversion gain and 6.6 dB SSB NF while consuming 12.8 mW from a 1.5 V supply.",
        "article_number": 1493973,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493973",
        "html_url": "https://ieeexplore.ieee.org/document/1493973/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 270,
        "end_page": "597 Vol. 1",
        "citing_paper_count": 15,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Dipole antennas",
                    "Circuits",
                    "Antenna measurements",
                    "Noise measurement",
                    "CMOS technology",
                    "Power measurement",
                    "Transmitting antennas",
                    "Silicon germanium",
                    "Germanium silicon alloys"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493973/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493974",
        "cat_title": "TD: LOW-POWER WIRELESS AND ADVANCED INTEGRATION",
        "cat_num": 14,
        "title": "A flexible 8b asynchronous microprocessor based on low-temperature poly-silicon TFT technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 128,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37827953000",
                    "id": 37827953000,
                    "full_name": "N. Karaki",
                    "author_order": 1
                },
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087344462",
                    "id": 37087344462,
                    "full_name": "T. Nanmoto",
                    "author_order": 2
                },
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087344438",
                    "id": 37087344438,
                    "full_name": "H. Ebihara",
                    "author_order": 3
                },
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330304600",
                    "id": 37330304600,
                    "full_name": "S. Utsunomiya",
                    "author_order": 4
                },
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275331300",
                    "id": 37275331300,
                    "full_name": "S. Inoue",
                    "author_order": 5
                },
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274311000",
                    "id": 37274311000,
                    "full_name": "T. Shimoda",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A flexible 8b asynchronous microprocessor ACTII based on low-temperature poly-silicon TFT technology, surface-free technology by laser annealing and ablation (SUFTLA/spl reg/), and asynchronous circuit design language, verilog+, is presented. The 32k-transistor microprocessor draws 180 /spl mu/A from a 5 V supply. The power level is 30% of the synchronous counterpart.",
        "article_number": 1493974,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493974",
        "html_url": "https://ieeexplore.ieee.org/document/1493974/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 272,
        "end_page": "598 Vol. 1",
        "citing_paper_count": 26,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Thin film transistors",
                    "Hardware design languages",
                    "Integrated circuit technology",
                    "Asynchronous circuits",
                    "Circuit synthesis",
                    "SPICE",
                    "Grain size",
                    "Circuit simulation",
                    "Synthesizers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493974/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493975",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "Session 15 overview - ADCs, DC references, and converters",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 129,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275701300",
                    "id": 37275701300,
                    "full_name": "K. Bult",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279771100",
                    "id": 37279771100,
                    "full_name": "V. Gopinathan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Power efficiency is a major concern for embedded ADCs in sub-micron CMOS technologies. The bulk of this session highlights the progress made in addressing this problem in a wide range of Nyquist-rate ADCs. The speed of the ADCs presented in this session ranges from 1MS/s to 200MS/s, while their resolution ranges from 16b to 8b. The set of ADC papers is followed by a paper on a precision voltage reference with a large programmable range and a low temperature coefficient. The session concludes with the presentation of a DC-DC converter having pseudo-continuous output regulation.",
        "article_number": 1493975,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493975",
        "html_url": "https://ieeexplore.ieee.org/document/1493975/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 274,
        "end_page": "275",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Voltage",
                    "DC-DC power converters",
                    "Circuits",
                    "Paper technology",
                    "Sampling methods",
                    "Calibration",
                    "Venus",
                    "Instruments",
                    "Temperature distribution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493975/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493976",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 130,
        "authors": {
            "authors": [
                {
                    "affiliation": "Worcester Polytech. Inst., MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270063600",
                    "id": 37270063600,
                    "full_name": "J. McNeill",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37380087800",
                    "id": 37380087800,
                    "full_name": "M. Coln",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563864100",
                    "id": 37563864100,
                    "full_name": "B. Larivee",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Self-calibration in fewer than 10,000 conversions is demonstrated in a 16b, 1 MS/s algorithmic ADC. A split-ADC architecture enables continuous digital background calibration. The analog sub-system of the ADC is implemented in 0.25 /spl mu/m CMOS, consumes 105 mW and has a die size of 1.2/spl times/1.4 mm/sup 2/.",
        "article_number": 1493976,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493976",
        "html_url": "https://ieeexplore.ieee.org/document/1493976/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 276,
        "end_page": "598 Vol. 1",
        "citing_paper_count": 33,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Decorrelation",
                    "Least squares approximation",
                    "Switched capacitor circuits",
                    "Switching circuits",
                    "Switches",
                    "Bandwidth",
                    "Circuit noise",
                    "Linearity",
                    "Table lookup"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493976/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493977",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A 3.3 mW 12 MS/s 10b pipelined ADC in 90 nm digital CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 131,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Toronto, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087345003",
                    "id": 37087345003,
                    "full_name": "R. Wang",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Toronto, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273247000",
                    "id": 37273247000,
                    "full_name": "K. Martin",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Toronto, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269341700",
                    "id": 37269341700,
                    "full_name": "D. Johns",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282300300",
                    "id": 37282300300,
                    "full_name": "G. Burra",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10b pipelined ADC has been realized in a digital 90 nm CMOS technology using techniques such as switched opamps and switched-input buffers. Measurements show that this ADC samples at 12 MS/s achieving a peak SNDR of 52.6 dB using a 1.2 V supply. It consumes 3.3 mW and occupies 0.3 mm/sup 2/ core area.",
        "article_number": 1493977,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493977",
        "html_url": "https://ieeexplore.ieee.org/document/1493977/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 278,
        "end_page": "279 Vol. 1",
        "citing_paper_count": 16,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Sampling methods",
                    "Operational amplifiers",
                    "Frequency",
                    "Power supplies",
                    "Voltage",
                    "Error correction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493977/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493978",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A 50 MS/s (35 mW) to 1 kS/s (15 /spl mu/W) power scaleable 10b pipelined ADC with minimal bias current variation",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 132,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Toronto, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37404300600",
                    "id": 37404300600,
                    "full_name": "I. Ahmed",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Toronto, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269341700",
                    "id": 37269341700,
                    "full_name": "D. Johns",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A new opamp with a short power-on time is used in a 10b 1.5b/stage power scalable pipelined ADC in 0.18 /spl mu/m CMOS. A current modulation technique is used so that as the power is varied from 15 /spl mu/W (at 1 kS/s) to 35 mW (at 50 MS/s) the bias currents only increase by a factor of 50. The SNDR is 54 to 56 dB for all sampling rates.",
        "article_number": 1493978,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493978",
        "html_url": "https://ieeexplore.ieee.org/document/1493978/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 280,
        "end_page": "598 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Sampling methods",
                    "Pipelines",
                    "Costs",
                    "Delay",
                    "Energy consumption",
                    "Production",
                    "Time to market",
                    "Mirrors",
                    "Voltage",
                    "Noise reduction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493978/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493979",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A 10 b 125 MS/s 40 mW pipelined ADC in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 133,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37535041800",
                    "id": 37535041800,
                    "full_name": "M. Yoshioka",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37531130600",
                    "id": 37531130600,
                    "full_name": "M. Kudo",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447608500",
                    "id": 37447608500,
                    "full_name": "K. Gotoh",
                    "author_order": 3
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277581200",
                    "id": 37277581200,
                    "full_name": "Y. Watanabe",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 b 125 MS/s pipelined ADC uses a new front-end circuit and consumes 40 mW from a 1.8 V supply. The ADC is implemented in a 0.18 /spl mu/m CMOS process and has an active area of 1.1/spl times/0.6 mm/sup 2/. Measured INL (integral nonlinearity) and DNL (differential nonlinearity) are within /spl plusmn/0.7 LSB, and /spl plusmn/0.5 LSB, respectively. Peak SNDR is 53.7 dB with a 2 MHz input.",
        "article_number": 1493979,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493979",
        "html_url": "https://ieeexplore.ieee.org/document/1493979/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 282,
        "end_page": "598 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Energy consumption",
                    "Capacitors",
                    "Voltage",
                    "High power amplifiers",
                    "Power amplifiers",
                    "Laboratories",
                    "Consumer products",
                    "Wireless communication",
                    "Pipelines",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493979/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493980",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 134,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087513226",
                    "id": 37087513226,
                    "full_name": "Hwi-Cheol Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191342",
                    "id": 37087191342,
                    "full_name": "Deog-Kyoon Jeong",
                    "author_order": 2
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144844",
                    "id": 37087144844,
                    "full_name": "Wonchan Kim",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8b 200MS/s 2.8b-per-stage pipelined ADC is realized in a 0.18/spl mu/m CMOS process. By using partially switched operational amplifiers, the ADC consumes 30mW from a 1.8V supply and occupies 0.15mm/sup 2/. The ADC achieves 47.3dB SNDR, 55.8dB SFDR, and 7.6 ENOB for a 90MHz input at 200MS/s.",
        "article_number": 1493980,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493980",
        "html_url": "https://ieeexplore.ieee.org/document/1493980/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 284,
        "end_page": "598 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Energy consumption",
                    "Sampling methods",
                    "Voltage",
                    "CMOS technology",
                    "Capacitors",
                    "Communication switching",
                    "Mixed analog digital integrated circuits",
                    "Bandwidth",
                    "Pipelines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493980/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493981",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A 0.5/spl mu/A precision CMOS floating-gate analog reference",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 135,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intersil, Milpitas, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328795000",
                    "id": 37328795000,
                    "full_name": "B.K. Ahuja",
                    "author_order": 1
                },
                {
                    "affiliation": "Intersil, Milpitas, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561336000",
                    "id": 37561336000,
                    "full_name": "H. Vu",
                    "author_order": 2
                },
                {
                    "affiliation": "Intersil, Milpitas, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295017800",
                    "id": 37295017800,
                    "full_name": "C. Laber",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185263100",
                    "id": 38185263100,
                    "full_name": "W. Owen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A precision voltage reference with a TC <1ppm//spl deg/C is implemented using a floating-gate technique in a 1.5/spl mu/m CMOS process. The reference is factory programmed from 0.5 to 5V without trim circuits to 0.2mV accuracy. The chip shows long-term drift of 10ppm/(1khr)/sup 0 2/.",
        "article_number": 1493981,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493981",
        "html_url": "https://ieeexplore.ieee.org/document/1493981/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 286,
        "end_page": "598 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Capacitors",
                    "Voltage",
                    "Buffer storage",
                    "Diodes",
                    "Temperature distribution",
                    "Temperature sensors",
                    "Tunneling",
                    "Feedback loop",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493981/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493982",
        "cat_title": "ADCs DC REFERENCES AND CONVERTERS",
        "cat_num": 15,
        "title": "A SC DC-DC converter with pseudo-continuous output regulation using a three-stage switchable opamp",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 136,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087148855",
                    "id": 37087148855,
                    "full_name": "Hoi Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269823900",
                    "id": 37269823900,
                    "full_name": "P.K.T. Mok",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Pseudo-continuous control is developed for a regulated SC DC-DC converter using a three-stage switchable operational amplifier. The alternate switching of gain stages enables continuous output regulation in all clock phases. The converter achieves an output ripple of 20mV and output recovery time of /spl sim/25/spl mu/s for a load current of 50 to 150mA and switching frequency of 200 to 500kHz in 0.6/spl mu/m CMOS.",
        "article_number": 1493982,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493982",
        "html_url": "https://ieeexplore.ieee.org/document/1493982/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 288,
        "end_page": "599 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DC-DC power converters",
                    "Switching converters",
                    "Power transistors",
                    "Switches",
                    "Voltage control",
                    "Circuits",
                    "Clocks",
                    "Switching frequency",
                    "Power generation",
                    "Filtering"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493982/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493983",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "Session 16 overview - clock distribution and power management",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 137,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087344803",
                    "id": 37087344803,
                    "full_name": "S. Miyata",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Clock Distribution is an essential component of synchronous digital design. Papers in this session address techniques for the distribution of low-jitter high-quality clocks across large digital systems on a chip. The priority of power reduction in current processor designs is well-known, and more emphasis is placed on power management, including methods to measure power and temperature on-chip, are discussed.",
        "article_number": 1493983,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493983",
        "html_url": "https://ieeexplore.ieee.org/document/1493983/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 290,
        "end_page": "291",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Energy management",
                    "Dynamic voltage scaling",
                    "Frequency synthesizers",
                    "Temperature measurement",
                    "Power system management",
                    "Phase locked loops",
                    "Central Processing Unit",
                    "Frequency synchronization",
                    "Circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493983/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493984",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "Clock distribution on a dual-core, multi-threaded Itanium/sup /spl reg//-family processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 138,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37560870000",
                    "id": 37560870000,
                    "full_name": "P. Mahoney",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266630700",
                    "id": 37266630700,
                    "full_name": "E. Fetzer",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089132276",
                    "id": 37089132276,
                    "full_name": "B. Doyle",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336652100",
                    "id": 38336652100,
                    "full_name": "S. Naffziger",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Clock distribution on the 90 nm Itanium/spl reg/ processor, code-named Montecito, is detailed. A region-based active de-skew system reduces the PVT sources of skew across the entire die during normal operation. Clock vernier devices inserted at each local clock buffer allow up to a 10% clock-cycle adjustment via firmware or scan. The system supports a constantly varying frequency and consumes <25 W from the PLL to latch while providing <10 ps of skew across PVT.",
        "article_number": 1493984,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493984",
        "html_url": "https://ieeexplore.ieee.org/document/1493984/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 292,
        "end_page": "599 Vol. 1",
        "citing_paper_count": 56,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Design for disassembly",
                    "Program processors",
                    "Voltage",
                    "Phase locked loops",
                    "Temperature",
                    "Frequency conversion",
                    "Repeaters",
                    "Wire",
                    "Delay lines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493984/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493985",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "A 90nm variable-frequency clock system for a power-managed Itanium/sup /spl reg//-family processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 139,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340826600",
                    "id": 37340826600,
                    "full_name": "T. Fischer",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37840294500",
                    "id": 37840294500,
                    "full_name": "F. Anderson",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972871800",
                    "id": 37972871800,
                    "full_name": "B. Patella",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336652100",
                    "id": 38336652100,
                    "full_name": "S. Naffziger",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A clock-generation system delivers fixed- and variable-frequency clocks for adaptive power control on a 1.7 B-transistor dual-core CPU. Frequency synthesizers digitally divide a fixed-frequency PLL clock in 1/64th cycle steps using programmable voltage-frequency-converter loops. 1-cycle loop response tracks supply transients with adaptive modulation, improving CPU performance by over 10% compared to a fixed-frequency design.",
        "article_number": 1493985,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493985",
        "html_url": "https://ieeexplore.ieee.org/document/1493985/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 294,
        "end_page": "599 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 25,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Programmable control",
                    "Adaptive control",
                    "Power control",
                    "Frequency synthesizers",
                    "Phase locked loops",
                    "Voltage",
                    "Tracking loops",
                    "Digital modulation",
                    "Modulation coding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493985/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493986",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "Deterministic inter-core synchronization with periodically all-in-phase clocking for low-power multi-core SoCs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 140,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282496800",
                    "id": 37282496800,
                    "full_name": "K. Nose",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37435480900",
                    "id": 37435480900,
                    "full_name": "A. Shibayama",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264917800",
                    "id": 37264917800,
                    "full_name": "H. Kodama",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 4
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293871000",
                    "id": 37293871000,
                    "full_name": "M. Edahiro",
                    "author_order": 5
                },
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283518500",
                    "id": 37283518500,
                    "full_name": "N. Nishi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Periodically all-in-phase clocking (8-step frequency increments with a 4.5 ns switching time) and deterministic synchronous bus wrappers (synchronized data transfer among different frequency cores) are developed for dynamic voltage- and frequency-scaling multi-core SoCs. A maximum of 60% power reduction in MPEG-4 decoding with 1.5 to 2/spl times/ throughput increase are confirmed.",
        "article_number": 1493986,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493986",
        "html_url": "https://ieeexplore.ieee.org/document/1493986/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 296,
        "end_page": "599 Vol. 1",
        "citing_paper_count": 9,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Frequency synchronization",
                    "Asynchronous communication",
                    "Timing",
                    "Voltage",
                    "Data communication",
                    "Synchronous generators",
                    "Nose",
                    "National electric code",
                    "Digital signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493986/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493987",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "High-tension power delivery: operating 0.18 /spl mu/m CMOS digital logic at 5.4V",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 141,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283570100",
                    "id": 37283570100,
                    "full_name": "S. Rajapandian",
                    "author_order": 1
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513800",
                    "id": 37273513800,
                    "full_name": "K. Shepard",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267141200",
                    "id": 37267141200,
                    "full_name": "P. Hazucha",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268291400",
                    "id": 37268291400,
                    "full_name": "T. Karnik",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A \"high-tension\" power-delivery system stacks CMOS logic domains to operate at multiples of the supply voltage without explicit downconverters. Experimental results are presented for a prototype system in a 0.18 /spl mu/m technology operating at 3.6 V and 5.4 V. Peak energy efficiencies as high as 93% are demonstrated at 3.6 V.",
        "article_number": 1493987,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493987",
        "html_url": "https://ieeexplore.ieee.org/document/1493987/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 298,
        "end_page": "599 Vol. 1",
        "citing_paper_count": 22,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS logic circuits",
                    "Voltage",
                    "Regulators",
                    "Capacitors",
                    "Delay",
                    "Driver circuits",
                    "Impedance",
                    "Energy efficiency",
                    "Logic devices",
                    "Inverters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493987/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493988",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 142,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267284100",
                    "id": 37267284100,
                    "full_name": "B.H. Calhoun",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A. Chandrakasan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Local voltage dithering combined with sub-threshold operation permits ultra-dynamic voltage scaling from 1.1 V to below 300 mV for a 90 nm CMOS adder test chip. Operating at 330 mV, it provides minimum energy per cycle with 9-times less energy than ideal shutdown for reduced-rate scenarios. Measurements characterize the minimum energy point across temperature.",
        "article_number": 1493988,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493988",
        "html_url": "https://ieeexplore.ieee.org/document/1493988/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 300,
        "end_page": "599 Vol. 1",
        "citing_paper_count": 28,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Frequency",
                    "Dynamic voltage scaling",
                    "Clocks",
                    "Voltage control",
                    "Adders",
                    "Circuit testing",
                    "Temperature",
                    "Voltage-controlled oscillators",
                    "Ring oscillators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493988/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493989",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "Sleep transistor circuits for fine-grained power switch-off with short power-down times",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 143,
        "authors": {
            "authors": [
                {
                    "affiliation": "Tech. Univ. Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427800900",
                    "id": 37427800900,
                    "full_name": "S. Henzler",
                    "author_order": 1
                },
                {
                    "affiliation": "Tech. Univ. Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274967300",
                    "id": 37274967300,
                    "full_name": "T. Nirschl",
                    "author_order": 2
                },
                {
                    "affiliation": "Tech. Univ. Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087861030",
                    "id": 37087861030,
                    "full_name": "S. Skiathitis",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268141400",
                    "id": 37268141400,
                    "full_name": "J. Berthold",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38275917800",
                    "id": 38275917800,
                    "full_name": "J. Fischer",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38275413000",
                    "id": 38275413000,
                    "full_name": "P. Teichmann",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37718146300",
                    "id": 37718146300,
                    "full_name": "F. Bauer",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427417700",
                    "id": 37427417700,
                    "full_name": "G. Georgakos",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38270167300",
                    "id": 38270167300,
                    "full_name": "D. Schmitt-Landsiedel",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Fine-grained sleep transistor circuits are demonstrated with 0.12\u03bcm 16 b MAC (multiply-accumulate unit). Standby power is reduced by a factor of 5500 at 85\u00b0C with speed reduction of 5%. Charge recycling reduces the minimum sleep time by 25%. Dynamic power dissipation decreases by 16% activating a fraction of the switch in slow mode. Double switching inhibits power-on glitches and reduces current spikes by 38%.",
        "article_number": 1493989,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493989",
        "html_url": "https://ieeexplore.ieee.org/document/1493989/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 302,
        "end_page": "600 Vol. 1",
        "citing_paper_count": 32,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switching circuits",
                    "Switches",
                    "Steady-state",
                    "Integrated circuit technology",
                    "Pipelines",
                    "Adders",
                    "Circuit testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493989/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493990",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "Power and temperature control on a 90nm Itanium/sup /spl reg//-family processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 144,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562681000",
                    "id": 37562681000,
                    "full_name": "C. Poirier",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37377471500",
                    "id": 37377471500,
                    "full_name": "R. McGowen",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563267700",
                    "id": 37563267700,
                    "full_name": "C. Bostak",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336652100",
                    "id": 38336652100,
                    "full_name": "S. Naffziger",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes the embedded feedback and control system on a 90 nm Itanium/spl reg/-family processor, code-named Montecito, that maximizes performance while staying within a target power and temperature (PT) envelope. This system utilizes on-chip sensors and an embedded micro-controller to measure PT and modulate voltage and frequency to meet PT constraints.",
        "article_number": 1493990,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493990",
        "html_url": "https://ieeexplore.ieee.org/document/1493990/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 304,
        "end_page": "305 Vol. 1",
        "citing_paper_count": 35,
        "citing_patent_count": 20,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Temperature control",
                    "Voltage",
                    "Voltage-controlled oscillators",
                    "Temperature sensors",
                    "Power measurement",
                    "Frequency",
                    "Control systems",
                    "Electrical resistance measurement",
                    "Calibration",
                    "Integrated circuit measurements"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493990/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493991",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "Session 17 overview - RF cellular ICs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 145,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D. Su",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088144408",
                    "id": 37088144408,
                    "full_name": "C. Chien",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "At the current growth rate, the number of worldwide subscribers of cellular services is expected to exceed 1.5 billion by 2007. Today, cellular services for voice communications are primarily based on 2G systems, such as GSM and CDMA. However, with the rising demand for data services, the emerging 2.5G and 3G systems such as EDGE/GPRS and UMTS/CDMA2000, will play an increasingly important role in enabling multimedia services with feature-rich handsets. To support the enhanced functions in these handsets, RF cellular ICs must provide small-form-factor low-power solutions, while meeting stringent system-level compatibility requirements. ",
        "article_number": 1493991,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493991",
        "html_url": "https://ieeexplore.ieee.org/document/1493991/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 306,
        "end_page": "307",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "CMOS technology",
                    "GSM",
                    "Power amplifiers",
                    "Radiofrequency amplifiers",
                    "Paper technology",
                    "Transmitters",
                    "High power amplifiers",
                    "Global Positioning System",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493991/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493992",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A 90nm CMOS single-chip GPS receiver with 5dBm out-of-band IIP3 2.0dB NF",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 146,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37378062300",
                    "id": 37378062300,
                    "full_name": "D. Sahu",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086189403",
                    "id": 37086189403,
                    "full_name": "A. Das",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37543228700",
                    "id": 37543228700,
                    "full_name": "Y. Darwhekar",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606027",
                    "id": 37088606027,
                    "full_name": "S. Ganesan",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37706590100",
                    "id": 37706590100,
                    "full_name": "G. Rajendran",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37574356800",
                    "id": 37574356800,
                    "full_name": "R. Kumar",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37978942800",
                    "id": 37978942800,
                    "full_name": "B.G. Chandrashekar",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089080321",
                    "id": 37089080321,
                    "full_name": "A. Ghosh",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605951",
                    "id": 37088605951,
                    "full_name": "A. Gaurav",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37567761000",
                    "id": 37567761000,
                    "full_name": "T. Krishnaswamy",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089114561",
                    "id": 37089114561,
                    "full_name": "A. Goyal",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972935800",
                    "id": 37972935800,
                    "full_name": "S. Bhagavatheeswaran",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307106",
                    "id": 37087307106,
                    "full_name": "Kah Mun Low",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294566900",
                    "id": 37294566900,
                    "full_name": "N. Yanduru",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37659207100",
                    "id": 37659207100,
                    "full_name": "S. Dhamankar",
                    "author_order": 15
                },
                {
                    "affiliation": "Texas Instrum., Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37613733200",
                    "id": 37613733200,
                    "full_name": "S. Venkatraman",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip GPS receiver with a low-IF heterodyne RF front-end includes a LNA, image-reject IQ mixers, a passive poly-phase filter, and a fully integrated synthesizer. The IF-strip consists of a jammer-reject filter, a VGA, a /spl Delta//spl Sigma/ ADC, and a digital IF-filter. The receiver dissipates 60 mA at 1.4 V and achieves a NF of 2 dB and out-of-band IIP3 of 5 dBm.",
        "article_number": 1493992,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493992",
        "html_url": "https://ieeexplore.ieee.org/document/1493992/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 308,
        "end_page": "600 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Global Positioning System",
                    "Noise measurement",
                    "Finite impulse response filter",
                    "Jamming",
                    "Noise shaping",
                    "RAKE receivers",
                    "Synthesizers",
                    "Band pass filters",
                    "Filtering",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493992/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493993",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A single-chip Si-LDMOS power amplifier for GSM",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 147,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293257600",
                    "id": 37293257600,
                    "full_name": "T. Shimizu",
                    "author_order": 1
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089091473",
                    "id": 37089091473,
                    "full_name": "Y. Matsunaga",
                    "author_order": 2
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088181606",
                    "id": 37088181606,
                    "full_name": "S. Sakurai",
                    "author_order": 3
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325270600",
                    "id": 37325270600,
                    "full_name": "I. Yoshida",
                    "author_order": 4
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294388500",
                    "id": 37294388500,
                    "full_name": "M. Hotta",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.23 /spl mu/m single-chip Si-LDMOS high-power amplifier with matching circuits and all control blocks for quad-band GSM handset phones is implemented in 2.1/spl times/2.45 mm/sup 2/. The IC achieves a maximum PAE of 54% at 36 dBm output power and input VSWR of less than 1.6 over the GSM850/900 bands.",
        "article_number": 1493993,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493993",
        "html_url": "https://ieeexplore.ieee.org/document/1493993/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 310,
        "end_page": "600 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Power amplifiers",
                    "Circuits",
                    "Interference",
                    "Voltage",
                    "GSM",
                    "Costs",
                    "MOSFETs",
                    "Silicon",
                    "Radio frequency",
                    "Manufacturing processes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493993/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493994",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A 1.75GHz GSM/EDGE polar modulated CMOS RF power amplifier",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 148,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427206700",
                    "id": 37427206700,
                    "full_name": "P. Reynaert",
                    "author_order": 1
                },
                {
                    "affiliation": "Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m linearized CMOS power amplifier, based on polar modulation, is implemented in 1.8/spl times/3.6 mm/sup 2/. The switching RF PA achieves an output power of 27 dBm with a PAE of 34% and an input power of -3 dBm. As an EDGE transmitter, the amplifier achieves an average output power of 23.8 dBm, a PAE of 22%, an EVM-rms of 1.67%, and an ACPR of -56.7 dBc.",
        "article_number": 1493994,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493994",
        "html_url": "https://ieeexplore.ieee.org/document/1493994/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 312,
        "end_page": "600 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Radio frequency",
                    "Power amplifiers",
                    "Radiofrequency amplifiers",
                    "Voltage",
                    "Nonlinear distortion",
                    "Distortion measurement",
                    "Phase modulation",
                    "Inductors",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493994/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493995",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A loop-bandwidth calibration system for fractional-N synthesizer and /spl Delta//spl Sigma/-PLL transmitter",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 149,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Kokubunji, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37836893200",
                    "id": 37836893200,
                    "full_name": "Y. Akamine",
                    "author_order": 1
                },
                {
                    "affiliation": "Hitachi Ltd., Kokubunji, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087021435",
                    "id": 37087021435,
                    "full_name": "M. Kawabe",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344583700",
                    "id": 37344583700,
                    "full_name": "K. Hori",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37827343100",
                    "id": 37827343100,
                    "full_name": "T. Okazaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088178715",
                    "id": 37088178715,
                    "full_name": "N. Tolson",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426454300",
                    "id": 37426454300,
                    "full_name": "M. Kasahara",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351047300",
                    "id": 37351047300,
                    "full_name": "S. Tanaka",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.25 /spl mu/m BiCMOS fractional-N PLL with loop-bandwidth calibration is implemented in 3.3/spl times/3.3mm/sup 2/. Using double-integration that integrates VCO output signal over the transient step response, the calibrated PLL achieves tuning accuracy of 2% with less than 2/spl deg/ rms phase error when used as a /spl Delta//spl Sigma/-PLL transmitter for GSM.",
        "article_number": 1493995,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493995",
        "html_url": "https://ieeexplore.ieee.org/document/1493995/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 314,
        "end_page": "600 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Synthesizers",
                    "Phase locked loops",
                    "Transmitters",
                    "Voltage-controlled oscillators",
                    "Counting circuits",
                    "GSM",
                    "Charge pumps",
                    "Filters",
                    "Field programmable gate arrays"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493995/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493996",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "All-digital PLL and GSM/EDGE transmitter in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 150,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275680800",
                    "id": 37275680800,
                    "full_name": "R.B. Staszewski",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275665300",
                    "id": 37275665300,
                    "full_name": "J. Wallberg",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37393183200",
                    "id": 37393183200,
                    "full_name": "S. Rezeq",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145029",
                    "id": 37087145029,
                    "full_name": "Chih-Ming Hung",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275567800",
                    "id": 37275567800,
                    "full_name": "O. Eliezer",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326084600",
                    "id": 37326084600,
                    "full_name": "S. Vemulapalli",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275663300",
                    "id": 37275663300,
                    "full_name": "C. Fernando",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275662100",
                    "id": 37275662100,
                    "full_name": "K. Maggio",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085446052",
                    "id": 37085446052,
                    "full_name": "R. Staszewski",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284019700",
                    "id": 37284019700,
                    "full_name": "N. Barton",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087183889",
                    "id": 37087183889,
                    "full_name": "Meng-Chang Lee",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295962400",
                    "id": 37295962400,
                    "full_name": "P. Cruise",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294634300",
                    "id": 37294634300,
                    "full_name": "M. Entezari",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275679000",
                    "id": 37275679000,
                    "full_name": "K. Muhammad",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275675400",
                    "id": 37275675400,
                    "full_name": "D. Leipold",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.2V 42mA all-digital PLL and polar transmitter for a single-chip GSM/EDGE transceiver is implemented in 90nm CMOS. It transmits GMSK with 0.5/spl deg/ rms phase error and achieves -165dBc/Hz phase noise at 20MHz offset, with 10 /spl mu/s settling time. A digitally controlled 6dBm class-E PA modulates the amplitude and meets the EDGE spectral mask with 3.5% EVM.",
        "article_number": 1493996,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493996",
        "html_url": "https://ieeexplore.ieee.org/document/1493996/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 316,
        "end_page": "600 Vol. 1",
        "citing_paper_count": 99,
        "citing_patent_count": 26,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "GSM",
                    "IIR filters",
                    "Varactors",
                    "CMOS process",
                    "Frequency modulation",
                    "Radio transmitters",
                    "CMOS digital integrated circuits",
                    "CMOS analog integrated circuits",
                    "Land mobile radio cellular systems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493996/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493997",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A single-chip quad-band GSM/GPRS transceiver in 0.18 /spl mu/m standard CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 151,
        "authors": {
            "authors": [
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37975781700",
                    "id": 37975781700,
                    "full_name": "O.E. Erdogan",
                    "author_order": 1
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089114950",
                    "id": 37089114950,
                    "full_name": "R. Gupta",
                    "author_order": 2
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38180327700",
                    "id": 38180327700,
                    "full_name": "D.G. Yee",
                    "author_order": 3
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374806100",
                    "id": 37374806100,
                    "full_name": "J.C. Rudell",
                    "author_order": 4
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142678",
                    "id": 37087142678,
                    "full_name": "Jin-Su Ko",
                    "author_order": 5
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37977878000",
                    "id": 37977878000,
                    "full_name": "R. Brockenbrough",
                    "author_order": 6
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087532602",
                    "id": 37087532602,
                    "full_name": "Sang-Oh Lee",
                    "author_order": 7
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087568631",
                    "id": 37087568631,
                    "full_name": "E. Lei",
                    "author_order": 8
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087153538",
                    "id": 37087153538,
                    "full_name": "Joo Leong Tham",
                    "author_order": 9
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671739",
                    "id": 37088671739,
                    "full_name": "Hongbing Wu",
                    "author_order": 10
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37380761500",
                    "id": 37380761500,
                    "full_name": "C. Conroy",
                    "author_order": 11
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085634162",
                    "id": 37085634162,
                    "full_name": "B. Kim",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m CMOS single-chip fully integrated quad-band GSM/GPRS transceiver is presented. The low-IF receive section achieves -110dBm sensitivity at the antenna and -15dBm IIP3. The offset-frequency PLL transmitter achieves 1.2/spl deg/ rms phase noise, -65dBc modulation mask at 400kHz, and -165dBc/Hz noise at 20MHz. The chip occupies 17mm/sup 2/ and dissipates 95mA/112mA in receive/transmit mode.",
        "article_number": 1493997,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493997",
        "html_url": "https://ieeexplore.ieee.org/document/1493997/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 318,
        "end_page": "601 Vol. 1",
        "citing_paper_count": 23,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Ground penetrating radar",
                    "Transceivers",
                    "Radio frequency",
                    "Circuits",
                    "Voltage-controlled oscillators",
                    "CMOS technology",
                    "Low pass filters",
                    "Phase noise",
                    "Radiofrequency amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493997/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493998",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A CMOS direct down-converter with +78dBm minimum IIP2 for 3G cell-phones",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 152,
        "authors": {
            "authors": [
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271229600",
                    "id": 37271229600,
                    "full_name": "M. Brandolini",
                    "author_order": 1
                },
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38527803300",
                    "id": 38527803300,
                    "full_name": "P. Rossi",
                    "author_order": 2
                },
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427303300",
                    "id": 37427303300,
                    "full_name": "D. Sanzogni",
                    "author_order": 3
                },
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285160400",
                    "id": 37285160400,
                    "full_name": "F. Svelto",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m CMOS direct down-converter achieves 78dBm IIP2, 10dBm IIP3, and 4nV//spl radic/Hz noise density. It draws 4mA from a 1.8V supply.",
        "article_number": 1493998,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493998",
        "html_url": "https://ieeexplore.ieee.org/document/1493998/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 320,
        "end_page": "601 Vol. 1",
        "citing_paper_count": 20,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Frequency",
                    "Voltage",
                    "Filters",
                    "Inductors",
                    "Transconductors",
                    "Linearity",
                    "Surface acoustic waves",
                    "Baseband",
                    "Impedance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493998/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1493999",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A 5/sup th/-order continuous-time harmonic-rejection G/sub m/C filter with in-situ calibration for use in transmitter applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 153,
        "authors": {
            "authors": [
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374806100",
                    "id": 37374806100,
                    "full_name": "J.C. Rudell",
                    "author_order": 1
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37975781700",
                    "id": 37975781700,
                    "full_name": "O.E. Erdogan",
                    "author_order": 2
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38180327700",
                    "id": 38180327700,
                    "full_name": "D.G. Yee",
                    "author_order": 3
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37977878000",
                    "id": 37977878000,
                    "full_name": "R. Brockenbrough",
                    "author_order": 4
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37380761500",
                    "id": 37380761500,
                    "full_name": "C.S.G. Conroy",
                    "author_order": 5
                },
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162233",
                    "id": 37087162233,
                    "full_name": "Beomsup Kim",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m CMOS fifth-order harmonic-rejection G/sub m/C filter is presented for use in offset PLL transmitter applications. Using an in-situ calibration scheme with a tuning accuracy of 2% and a maximum calibration time of 90 /spl mu/s, this filter tunes from 52 to 151MHz and draws 7mA from a 1.8V supply while achieving an IIP3 of 7dBV with an output noise floor of 9.3 /spl mu/V in a 30kHz BW.",
        "article_number": 1493999,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1493999",
        "html_url": "https://ieeexplore.ieee.org/document/1493999/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 322,
        "end_page": "601 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Transmitters",
                    "Frequency estimation",
                    "Power harmonic filters",
                    "Capacitors",
                    "Feedback",
                    "Tuning",
                    "Oscillators",
                    "Switches",
                    "GSM"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1493999/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494000",
        "cat_title": "RF CELLULAR ICs",
        "cat_num": 17,
        "title": "A fully-integrated highly linear zero-IF CMOS cellular CDMA receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 154,
        "authors": {
            "authors": [
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268464200",
                    "id": 37268464200,
                    "full_name": "V. Aparin",
                    "author_order": 1
                },
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087281721",
                    "id": 37087281721,
                    "full_name": "NamSoo Kim",
                    "author_order": 2
                },
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277683500",
                    "id": 37277683500,
                    "full_name": "G. Brown",
                    "author_order": 3
                },
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087221296",
                    "id": 37087221296,
                    "full_name": "Yue Wu",
                    "author_order": 4
                },
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37973572000",
                    "id": 37973572000,
                    "full_name": "A. Cicalini",
                    "author_order": 5
                },
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087687995",
                    "id": 37087687995,
                    "full_name": "Sai Kwok",
                    "author_order": 6
                },
                {
                    "affiliation": "QUALCOMM Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352663600",
                    "id": 37352663600,
                    "full_name": "C. Persico",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.25 /spl mu/m highly linear zero-IF CMOS receiver with integrated LNA, downconverter, baseband filter, and VCO supports USA and Japanese CDMA applications. The receiver IC occupies 5.8mm/sup 2/ and draws 56mA at 2.5V.",
        "article_number": 1494000,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494000",
        "html_url": "https://ieeexplore.ieee.org/document/1494000/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 324,
        "end_page": "601 Vol. 1",
        "citing_paper_count": 22,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multiaccess communication",
                    "Voltage-controlled oscillators",
                    "Linearity",
                    "Jamming",
                    "Inductors",
                    "Noise measurement",
                    "Energy consumption",
                    "BiCMOS integrated circuits",
                    "SAW filters",
                    "Phase distortion"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494000/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494001",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "Session 18 overview - high-speed interconnects and building blocks",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 155,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276400100",
                    "id": 37276400100,
                    "full_name": "V. Gutnik",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277768100",
                    "id": 37277768100,
                    "full_name": "M. Green",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The demand for speed and performance in broadband systems continues to increase. Circuit designers are rising to the task by designing high-speed high-performance ICs, even in standard CMOS or BiCMOS processes. Moreover, there is a strong motivation in the market to use the existing infrastructures (e.g., FR4-dielectric boards, multi-mode fiber, legacy connectors, etc.), even as bit rates continue to increase.",
        "article_number": 1494001,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494001",
        "html_url": "https://ieeexplore.ieee.org/document/1494001/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 326,
        "end_page": "327",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Finite impulse response filter",
                    "Monitoring",
                    "Optical fibers",
                    "Equalizers",
                    "Optical buffering",
                    "CMOS technology",
                    "Integrated circuit interconnections",
                    "BiCMOS integrated circuits",
                    "Circuit testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494001/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494002",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 10Gb/s CMOS adaptive equalizer for backplane applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 156,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427148500",
                    "id": 37427148500,
                    "full_name": "S. Gondi",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087216024",
                    "id": 37087216024,
                    "full_name": "Jri Lee",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087254100",
                    "id": 37087254100,
                    "full_name": "D. Takeuchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An equalizer employs reverse scaling and dual-loop adaptation to achieve a binary data rate of 10 Gbit/s. Realized in 0.13 /spl mu/m CMOS technology, the circuit adapts to traces up to 30 inches on FR4 boards while consuming 25 mW from a 1.2 V supply.",
        "article_number": 1494002,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494002",
        "html_url": "https://ieeexplore.ieee.org/document/1494002/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 328,
        "end_page": "601 Vol. 1",
        "citing_paper_count": 44,
        "citing_patent_count": 44,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Adaptive equalizers",
                    "Backplanes",
                    "Bandwidth",
                    "CMOS technology",
                    "Circuits",
                    "Dielectric losses",
                    "Resistors",
                    "Cables",
                    "Boosting",
                    "Microelectronics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494002/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494003",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 7-tap transverse analog-FIR filter in 0.12 /spl mu/m CMOS for equalization of 10Gb/s fiber-optic data systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 157,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273509500",
                    "id": 37273509500,
                    "full_name": "S. Reynolds",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278245000",
                    "id": 37278245000,
                    "full_name": "P. Pepeljugoski",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271050100",
                    "id": 37271050100,
                    "full_name": "J. Schaub",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278230900",
                    "id": 37278230900,
                    "full_name": "J. Tierno",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087254033",
                    "id": 37087254033,
                    "full_name": "D. Beisser",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 130mA 2.5V 7-tap analog FIR equalizer for 10Gb/s fiber-optic links is implemented in a 0.12 /spl mu/m CMOS process. The filter precedes the receiver CDR and recovers data signals distorted by multi-mode fiber dispersion over a 600m link to a BER <10/sup -12/. Tap delays are implemented by a combination of passive and buffered LC transmission lines.",
        "article_number": 1494003,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494003",
        "html_url": "https://ieeexplore.ieee.org/document/1494003/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 330,
        "end_page": "601 Vol. 1",
        "citing_paper_count": 23,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Data systems",
                    "Delay lines",
                    "Transconductors",
                    "Optical fiber dispersion",
                    "Frequency response",
                    "Transmission lines",
                    "Capacitance",
                    "Intersymbol interference",
                    "Ethernet networks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494003/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494004",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 10Gb/s eye-opening monitor in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 158,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266825500",
                    "id": 37266825500,
                    "full_name": "B. Analui",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284099800",
                    "id": 37284099800,
                    "full_name": "A. Rylyakov",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282480500",
                    "id": 37282480500,
                    "full_name": "S. Rylov",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275578800",
                    "id": 37275578800,
                    "full_name": "M. Meghelli",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275631100",
                    "id": 37275631100,
                    "full_name": "A. Hajimiri",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An eye-opening monitor circuit in 0.13 /spl mu/m CMOS operates from 1 to 12.5Gbit/s at 1.2V supply. It maps the input eye to a 2D error diagram with 68dB mask error dynamic range. Left and right halt of the eye are monitored separately to capture asymmetric eyes. Tested input amplitude is from 50 to 400mV. The chip consumes 330mW and works at 10Gb/s with a supply voltage as low as 1V.",
        "article_number": 1494004,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494004",
        "html_url": "https://ieeexplore.ieee.org/document/1494004/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 332,
        "end_page": "602 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Monitoring",
                    "Circuits",
                    "Clocks",
                    "Sampling methods",
                    "CMOS technology",
                    "Degradation",
                    "Adaptive equalizers",
                    "Output feedback",
                    "Shape",
                    "Cost function"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494004/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494005",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 100mW 4/spl times/10Gb/s transceiver in 80nm CMOS for high-density optical interconnects",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 159,
        "authors": {
            "authors": [
                {
                    "affiliation": "Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266839000",
                    "id": 37266839000,
                    "full_name": "C. Kromer",
                    "author_order": 1
                },
                {
                    "affiliation": "Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266836300",
                    "id": 37266836300,
                    "full_name": "G. Sialm",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269511400",
                    "id": 37269511400,
                    "full_name": "C. Berger",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266745500",
                    "id": 37266745500,
                    "full_name": "T. Morf",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271115900",
                    "id": 37271115900,
                    "full_name": "M. Schmatz",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275628500",
                    "id": 37275628500,
                    "full_name": "F. Ellinger",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284189000",
                    "id": 37284189000,
                    "full_name": "D. Erni",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267765300",
                    "id": 37267765300,
                    "full_name": "G.-L. Bona",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275641900",
                    "id": 37275641900,
                    "full_name": "H. Jackel",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A quad-optical transceiver in 80nm CMOS transmits 10Gb/s/ channel over a multi-mode fiber at a BER of <10/sup -12/. Each driver consumes 2mW from a 0.8V supply and a VCSEL requires 7mA from a 2.4V supply. The receiver excluding the output buffer consumes 6mW from a 1.1V supply per channel and features a transimpedance gain of 10.1 k/spl Omega/.",
        "article_number": 1494005,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494005",
        "html_url": "https://ieeexplore.ieee.org/document/1494005/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 334,
        "end_page": "602 Vol. 1",
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Optical interconnections",
                    "Optical receivers",
                    "Driver circuits",
                    "Vertical cavity surface emitting lasers",
                    "Energy consumption",
                    "Optical crosstalk",
                    "Voltage",
                    "Optical buffering",
                    "Optical transmitters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494005/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494006",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 0.25 /spl mu/m CMOS 3b 12.5 GS/s frequency channelized receiver for serial-links",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 160,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Southern California, Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087688522",
                    "id": 37087688522,
                    "full_name": "Kyongsu Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Southern California, Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087150480",
                    "id": 37087150480,
                    "full_name": "Won Namgoong",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A frequency channelized receiver that samples at an effective sampling frequency of 10 GS/s with 3b resolution is fabricated in a 0.25 /spl mu/m CMOS process. The chip occupies 4 mm/sup 2/ and consumes 1 W at 2.5 V supply. The functionality of the receiver is demonstrated by correctly reconstructing data from 10 GS/s in a channel with significant ISI.",
        "article_number": 1494006,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494006",
        "html_url": "https://ieeexplore.ieee.org/document/1494006/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 336,
        "end_page": "337 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bandwidth",
                    "Sampling methods",
                    "Jitter",
                    "Filters",
                    "Filtering",
                    "Radiofrequency amplifiers",
                    "Signal processing",
                    "Wideband",
                    "Frequency conversion",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494006/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494007",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "An RF/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 161,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087721116",
                    "id": 37087721116,
                    "full_name": "Jenwei Ko",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087316051",
                    "id": 37087316051,
                    "full_name": "Jongsun Kim",
                    "author_order": 2
                },
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196528",
                    "id": 37087196528,
                    "full_name": "Zhiwei Xu",
                    "author_order": 3
                },
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087533126",
                    "id": 37087533126,
                    "full_name": "Qun Gu",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347164500",
                    "id": 37347164500,
                    "full_name": "C. Chien",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277970900",
                    "id": 37277970900,
                    "full_name": "M.F. Chang",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An RF/baseband FDMA-interconnect transceiver, implemented in 0.18 /spl mu/m CMOS, enables reconfigurability and multiple access for multi-I/Os on a shared bus. The RF/baseband transceiver achieves an aggregate data rate of 3 Gb/s/pin (3.6 Gb/s/pin) for bi-directional (uni-directional) signaling while dissipating 92 mW and occupying 0.65 mm/sup 2/.",
        "article_number": 1494007,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494007",
        "html_url": "https://ieeexplore.ieee.org/document/1494007/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 338,
        "end_page": "602 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Baseband",
                    "Transceivers",
                    "RF signals",
                    "Bandwidth",
                    "Transmitters",
                    "Power transmission lines",
                    "Concurrent computing",
                    "Intersymbol interference",
                    "Signal design"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494007/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494008",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 40 Gb/s 2.5 V 2/sup 7/-1 PRBS generator in SiGe using a low-voltage logic family",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 162,
        "authors": {
            "authors": [
                {
                    "affiliation": "Cornell Univ., Ithaca, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265693300",
                    "id": 37265693300,
                    "full_name": "D. Kucharski",
                    "author_order": 1
                },
                {
                    "affiliation": "Cornell Univ., Ithaca, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272072800",
                    "id": 37272072800,
                    "full_name": "K. Kornegay",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 40 Gb/s PRBS generator with a sequence length of 2/sup 7/-1 is implemented in a SiGe BiCMOS process with f/sub t/=120 GHz. It consumes 550 mW from a 2.5 V supply. Low-voltage operation is achieved through the use of an alternative family of logic gates with reduced device stacking.",
        "article_number": 1494008,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494008",
        "html_url": "https://ieeexplore.ieee.org/document/1494008/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 340,
        "end_page": "602 Vol. 1",
        "citing_paper_count": 12,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Logic devices",
                    "Voltage",
                    "Tail",
                    "Latches",
                    "Logic gates",
                    "Logic design",
                    "Switches",
                    "Communications technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494008/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494009",
        "cat_title": "HIGH-SPEED INTERCONNECTS AND BUILDING BLOCKS",
        "cat_num": 18,
        "title": "A 72 Gb/s 2/sup 31/-1 PRBS generator in SiGe BiCMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 163,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282304800",
                    "id": 37282304800,
                    "full_name": "T. Dickson",
                    "author_order": 1
                },
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296769900",
                    "id": 37296769900,
                    "full_name": "E. Laskin",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087686745",
                    "id": 37087686745,
                    "full_name": "L. Khalid",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285046800",
                    "id": 37285046800,
                    "full_name": "R. Beerkens",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087686181",
                    "id": 37087686181,
                    "full_name": "Jingqiong Xie",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563850400",
                    "id": 37563850400,
                    "full_name": "B. Karajica",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275044500",
                    "id": 37275044500,
                    "full_name": "S. Voinigescu",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2/sup 31/-1 72 Gb/s PRBS generator is reported in a 0.13 /spl mu/m SiGe BiCMOS technology with 150 GHz-f/sub T/ HBTs. Variable delays are introduced along the 36 GHz clock path to increase timing margins. A true BiCMOS logic family using NMOS FETs in the clock path is employed throughout the circuit, which dissipates 9.28 W from a 3.3 V supply to provide a single-ended output swing of 300 mV at 72 Gb/s.",
        "article_number": 1494009,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494009",
        "html_url": "https://ieeexplore.ieee.org/document/1494009/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 342,
        "end_page": "602 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Clocks",
                    "Logic",
                    "Flip-flops",
                    "Circuit testing",
                    "Topology",
                    "Inductors",
                    "Test pattern generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494009/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494010",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "Session 19 overview - imagers",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 164,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274961200",
                    "id": 37274961200,
                    "full_name": "A. El Gamal",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275548900",
                    "id": 37275548900,
                    "full_name": "H. Sumi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This session highlights recent advancements in image sensors. Papers cover not only improvements in mainstream photographic and video applications, but also continue to demonstrate the extended range of applications that custom imagers can address.",
        "article_number": 1494010,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494010",
        "html_url": "https://ieeexplore.ieee.org/document/1494010/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 344,
        "end_page": "345",
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Pixel",
                    "Filters",
                    "Sensor phenomena and characterization",
                    "Sensor arrays",
                    "Image sensors",
                    "CMOS technology",
                    "Capacitors",
                    "Charge coupled devices",
                    "Photodiodes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494010/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494011",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A 1/4.5in 3.1M pixel FT-CCD with 1.56 /spl mu/m pixel size for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 165,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088208394",
                    "id": 37088208394,
                    "full_name": "M. Oda",
                    "author_order": 1
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088209047",
                    "id": 37088209047,
                    "full_name": "T. Kaida",
                    "author_order": 2
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088208894",
                    "id": 37088208894,
                    "full_name": "S. Izawa",
                    "author_order": 3
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088210062",
                    "id": 37088210062,
                    "full_name": "T. Ogo",
                    "author_order": 4
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088207919",
                    "id": 37088207919,
                    "full_name": "K. Itsumi",
                    "author_order": 5
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088207093",
                    "id": 37088207093,
                    "full_name": "Y. Okada",
                    "author_order": 6
                },
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088210292",
                    "id": 37088210292,
                    "full_name": "K. Sasada",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The frame-transfer CCD (FT-CCD) achieves a saturation signal voltage of 270mV and a sensitivity of 280mV/lx-s in full-resolution still mode. The sensor can also operate in a 30f/s VGA with a movie mode with saturation signal voltage of 1040mV and a sensitivity of 960mV/lx-s. A 9-phase vertical transfer technique reduces smear signals to -75dB.",
        "article_number": 1494011,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494011",
        "html_url": "https://ieeexplore.ieee.org/document/1494011/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 346,
        "end_page": "602 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "Image sensors",
                    "Motion pictures",
                    "Image storage",
                    "Shift registers",
                    "Voltage",
                    "Mobile handsets",
                    "Charge coupled devices",
                    "Energy consumption",
                    "Electrons"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494011/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494012",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A 2.0 /spl mu/m pixel pitch MOS image sensor with an amorphous Si film color filter",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 166,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972730500",
                    "id": 37972730500,
                    "full_name": "M. Kasano",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita Electr., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37359264200",
                    "id": 37359264200,
                    "full_name": "Y. Inaba",
                    "author_order": 2
                },
                {
                    "affiliation": "Matsushita Electr., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275299900",
                    "id": 37275299900,
                    "full_name": "M. Mori",
                    "author_order": 3
                },
                {
                    "affiliation": "Matsushita Electr., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275281100",
                    "id": 37275281100,
                    "full_name": "S. Kasuga",
                    "author_order": 4
                },
                {
                    "affiliation": "Matsushita Electr., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275293200",
                    "id": 37275293200,
                    "full_name": "T. Murata",
                    "author_order": 5
                },
                {
                    "affiliation": "Matsushita Electr., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275854000",
                    "id": 37275854000,
                    "full_name": "T. Yamaguchi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS image sensor with an amorphous Si film color filter is implemented on a standard Si process. The color filter thickness is less than 100 nm. The sensor achieves a 30% aperture ratio by a 1.5 transistor/pixel architecture and a 0.15 /spl mu/m design rule.",
        "article_number": 1494012,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494012",
        "html_url": "https://ieeexplore.ieee.org/document/1494012/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 348,
        "end_page": "603 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 28,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "Image sensors",
                    "Amorphous materials",
                    "Semiconductor films",
                    "Optical films",
                    "Filters",
                    "Circuits",
                    "Photodiodes",
                    "Cameras",
                    "Interference"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494012/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494013",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A 19.5b dynamic range CMOS image sensor with 12b column-parallel cyclic A/D converters",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 167,
        "authors": {
            "authors": [
                {
                    "affiliation": "Shizuoka Univ., Hamamatsu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425951400",
                    "id": 37425951400,
                    "full_name": "M. Mase",
                    "author_order": 1
                },
                {
                    "affiliation": "Shizuoka Univ., Hamamatsu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300195700",
                    "id": 37300195700,
                    "full_name": "S. Kawahito",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37423531000",
                    "id": 37423531000,
                    "full_name": "M. Sasaki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563864400",
                    "id": 37563864400,
                    "full_name": "Y. Wakamori",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS image sensor with 117 dB DR is demonstrated in a 0.25 /spl mu/m CMOS technology through merging of multiple exposures. A 12b cyclic ADC with integrated noise canceling is implemented in the column of the image sensor and achieves a DNL of +0.4/-0.8 LSB.",
        "article_number": 1494013,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494013",
        "html_url": "https://ieeexplore.ieee.org/document/1494013/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 350,
        "end_page": "603 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic range",
                    "CMOS image sensors",
                    "Image converters",
                    "Capacitors",
                    "Noise cancellation",
                    "Image sampling",
                    "Circuits",
                    "Lighting",
                    "Operational amplifiers",
                    "Educational institutions"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494013/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494014",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A 100 dB dynamic range CMOS image sensor using a lateral overflow integration capacitor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 168,
        "authors": {
            "authors": [
                {
                    "affiliation": "Tohoku Univ., Miyagi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284703100",
                    "id": 37284703100,
                    "full_name": "S. Sugawa",
                    "author_order": 1
                },
                {
                    "affiliation": "Tohoku Univ., Miyagi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296244800",
                    "id": 37296244800,
                    "full_name": "N. Akahane",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302012300",
                    "id": 37302012300,
                    "full_name": "S. Adachi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37419770700",
                    "id": 37419770700,
                    "full_name": "K. Mori",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427321900",
                    "id": 37427321900,
                    "full_name": "T. Ishiuchi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296247800",
                    "id": 37296247800,
                    "full_name": "K. Mizobuchi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The wide DR CMOS image sensor incorporates a lateral overflow capacitor in each pixel to integrate the overflow charges from the photodiode when it saturates. The 7.5/spl times/7.5 /spl mu/m/sup 2/ pixel, 1/3\" VGA sensor fabricated in a 0.35 /spl mu/m 3M2P CMOS process achieves a 100 dB dynamic range with no image lag, 0.15 mV/sub rms/ random noise and 0.15 mV fixed pattern noise.",
        "article_number": 1494014,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494014",
        "html_url": "https://ieeexplore.ieee.org/document/1494014/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 352,
        "end_page": "603 Vol. 1",
        "citing_paper_count": 39,
        "citing_patent_count": 22,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic range",
                    "CMOS image sensors",
                    "Capacitors",
                    "Switches",
                    "Circuit noise",
                    "Turning",
                    "Photodiodes",
                    "Pixel",
                    "Threshold voltage",
                    "Instruments"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494014/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494015",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A linear-logarithmic CMOS sensor with offset calibration using an injected charge signal",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 169,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technol., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088208791",
                    "id": 37088208791,
                    "full_name": "K. Hara",
                    "author_order": 1
                },
                {
                    "affiliation": "Renesas Technol., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088209992",
                    "id": 37088209992,
                    "full_name": "H. Kubo",
                    "author_order": 2
                },
                {
                    "affiliation": "Renesas Technol., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085446772",
                    "id": 37085446772,
                    "full_name": "M. Kimura",
                    "author_order": 3
                },
                {
                    "affiliation": "Renesas Technol., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088208506",
                    "id": 37088208506,
                    "full_name": "F. Murao",
                    "author_order": 4
                },
                {
                    "affiliation": "Renesas Technol., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088209101",
                    "id": 37088209101,
                    "full_name": "S. Komori",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A combined linear and logarithmic image sensor is implemented in a 0.35 /spl mu/m 1P3M technology. The pixel is 7.5/spl times/7.5 /spl mu/m/sup 2/ with a 37% fill factor and contains only 4 transistors. Offset calibration in the logarithmic region is realized by using electrical charge injection into the photodiode. The sensor achieves 120 dB DR and the offset calibration reduces the FPN from 13 mV to 5 mV.",
        "article_number": 1494015,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494015",
        "html_url": "https://ieeexplore.ieee.org/document/1494015/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 354,
        "end_page": "603 Vol. 1",
        "citing_paper_count": 23,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "CMOS image sensors",
                    "Pixel",
                    "Sensor phenomena and characterization",
                    "Circuits",
                    "Photodiodes",
                    "Tellurium",
                    "Analog memory",
                    "CMOS technology",
                    "Image sensors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494015/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494016",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 170,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348650100",
                    "id": 37348650100,
                    "full_name": "V. Suntharalingam",
                    "author_order": 1
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37304833500",
                    "id": 37304833500,
                    "full_name": "R. Berger",
                    "author_order": 2
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324984900",
                    "id": 37324984900,
                    "full_name": "J.A. Burns",
                    "author_order": 3
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37367497900",
                    "id": 37367497900,
                    "full_name": "C.K. Chen",
                    "author_order": 4
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266797000",
                    "id": 37266797000,
                    "full_name": "C.L. Keast",
                    "author_order": 5
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326337000",
                    "id": 37326337000,
                    "full_name": "J.M. Knecht",
                    "author_order": 6
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37929753200",
                    "id": 37929753200,
                    "full_name": "R.D. Lambert",
                    "author_order": 7
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37946714500",
                    "id": 37946714500,
                    "full_name": "K.L. Newcomb",
                    "author_order": 8
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37320710100",
                    "id": 37320710100,
                    "full_name": "D.M. O'Mara",
                    "author_order": 9
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268768000",
                    "id": 37268768000,
                    "full_name": "D.D. Rathman",
                    "author_order": 10
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346890200",
                    "id": 37346890200,
                    "full_name": "D.C. Shaver",
                    "author_order": 11
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297983300",
                    "id": 37297983300,
                    "full_name": "A.M. Soares",
                    "author_order": 12
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37975299300",
                    "id": 37975299300,
                    "full_name": "C.N. Stevenson",
                    "author_order": 13
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38361419200",
                    "id": 38361419200,
                    "full_name": "B.M. Tyrrell",
                    "author_order": 14
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326216600",
                    "id": 37326216600,
                    "full_name": "K. Warner",
                    "author_order": 15
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37605164000",
                    "id": 37605164000,
                    "full_name": "B.D. Wheeler",
                    "author_order": 16
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338237800",
                    "id": 37338237800,
                    "full_name": "D.-R.W. Yost",
                    "author_order": 17
                },
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37305234100",
                    "id": 37305234100,
                    "full_name": "D.J. Young",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1024/spl times/1024 integrated image sensor with 8 /spl mu/m pixels, is developed with 3D fabrication in 150 mm wafer technology. Each pixel contains a 2 /spl mu/m/spl times/2 /spl mu/m/spl times/7.5 /spl mu/m 3D via to connect a deep depletion, 100% fill-factor photodiode layer to a fully depleted SOI CMOS readout circuit layer. Pixel operability exceeds 99.9%, and the detector has a dark current of <3 nA/cm/sup 2/ and pixel responsivity of /spl sim/9 /spl mu/V/e at room temperature.",
        "article_number": 1494016,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494016",
        "html_url": "https://ieeexplore.ieee.org/document/1494016/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 356,
        "end_page": "357 Vol. 1",
        "citing_paper_count": 67,
        "citing_patent_count": 113,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Three-dimensional integrated circuits",
                    "CMOS technology",
                    "Integrated circuit technology",
                    "Image sensors",
                    "Pixel",
                    "Fabrication",
                    "Photodiodes",
                    "Detectors",
                    "Dark current"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494016/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494017",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A progressive 1920/spl times/1080 imaging system-on-chip for HDTV cameras",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 171,
        "authors": {
            "authors": [
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37436066900",
                    "id": 37436066900,
                    "full_name": "L. Kozlowski",
                    "author_order": 1
                },
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38182797100",
                    "id": 38182797100,
                    "full_name": "G. Rossi",
                    "author_order": 2
                },
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277496800",
                    "id": 37277496800,
                    "full_name": "L. Blanquart",
                    "author_order": 3
                },
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327645100",
                    "id": 37327645100,
                    "full_name": "R. Marchesini",
                    "author_order": 4
                },
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087213684",
                    "id": 37087213684,
                    "full_name": "Ying Huang",
                    "author_order": 5
                },
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562627400",
                    "id": 37562627400,
                    "full_name": "G. Chow",
                    "author_order": 6
                },
                {
                    "affiliation": "AltaSens, Thousand Oaks, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37319988000",
                    "id": 37319988000,
                    "full_name": "J. Richardson",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2/3\" 5 /spl mu/m/spl times/5 /spl mu/m pixel HDTV imager in a 0.25 /spl mu/m CMOS process uses a tapered reset technique to suppress kT/C noise and supply 12b video with <15 e-read noise at 60, 72 and 90 Hz frame rates. Peak S/N ratio at 90 Hz (225 MHz video rate; 2.7 Gb/s at 12b/pixel) is 52 dB at standard scene illumination. Random noise at 18 dB gain is 8e-, independent of video frequency.",
        "article_number": 1494017,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494017",
        "html_url": "https://ieeexplore.ieee.org/document/1494017/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 358,
        "end_page": "359 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "HDTV",
                    "Cameras",
                    "Optical amplifiers",
                    "Noise level",
                    "Noise cancellation",
                    "Charge coupled devices",
                    "Frequency",
                    "Digital signal processing",
                    "Bandwidth",
                    "Signal to noise ratio"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494017/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494018",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A high-speed, profile data acquiring image sensor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 172,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37555051400",
                    "id": 37555051400,
                    "full_name": "Y. Sugiyama",
                    "author_order": 1
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37883656700",
                    "id": 37883656700,
                    "full_name": "M. Takumi",
                    "author_order": 2
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342270600",
                    "id": 37342270600,
                    "full_name": "H. Toyoda",
                    "author_order": 3
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563895400",
                    "id": 37563895400,
                    "full_name": "N. Mukozaka",
                    "author_order": 4
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563895700",
                    "id": 37563895700,
                    "full_name": "A. Ihori",
                    "author_order": 5
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561499300",
                    "id": 37561499300,
                    "full_name": "T. Kurashina",
                    "author_order": 6
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280756000",
                    "id": 37280756000,
                    "full_name": "Y. Nakamura",
                    "author_order": 7
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563895300",
                    "id": 37563895300,
                    "full_name": "T. Tonbe",
                    "author_order": 8
                },
                {
                    "affiliation": "Hamamatsu Photonics KK, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37551769500",
                    "id": 37551769500,
                    "full_name": "S. Mizuno",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A profile imager for high-speed automatic target tracking has the capability of executing both target-tracking control from a 512/spl times/512 image array of 20 /spl mu/m/spl times/20 /spl mu/m pixels and the acquisition of a sub-array, simultaneously. 128/spl times/128 partial images of an automobile license plate can be captured at 1620f/s. A 0.6 /spl mu/m 3M2P CMOS process is used to implement the 13.0mm/spl times/14.3mm imager.",
        "article_number": 1494018,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494018",
        "html_url": "https://ieeexplore.ieee.org/document/1494018/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 360,
        "end_page": "603 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Image sensors",
                    "Circuits",
                    "Pixel",
                    "Photodiodes",
                    "Image recognition",
                    "Image resolution",
                    "Signal resolution",
                    "Vehicles",
                    "Licenses",
                    "Light emitting diodes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494018/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494019",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "Temporal change threshold detection imager",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 173,
        "authors": {
            "authors": [
                {
                    "affiliation": "Johns Hopkins Univ., Baltimore, MD, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38313885800",
                    "id": 38313885800,
                    "full_name": "U. Mallik",
                    "author_order": 1
                },
                {
                    "affiliation": "Johns Hopkins Univ., Baltimore, MD, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38274910900",
                    "id": 38274910900,
                    "full_name": "M. Clapp",
                    "author_order": 2
                },
                {
                    "affiliation": "Johns Hopkins Univ., Baltimore, MD, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37695087600",
                    "id": 37695087600,
                    "full_name": "E. Choi",
                    "author_order": 3
                },
                {
                    "affiliation": "Johns Hopkins Univ., Baltimore, MD, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270866000",
                    "id": 37270866000,
                    "full_name": "G. Cauwenberghs",
                    "author_order": 4
                },
                {
                    "affiliation": "Johns Hopkins Univ., Baltimore, MD, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271387300",
                    "id": 38271387300,
                    "full_name": "R. Etienne-Cummings",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 90/spl times/90 active pixel sensor (APS) achieves 2% in-pixel change/motion detection at 30f/s consuming 4.2mW. The 6T2C 25/spl mu/m /spl times/ 25 /spl mu/m pixel in 0.5 /spl mu/m 2P3M CMOS provides intensity readout, detection of change events and polarities. Event address and APS value output are asynchronous, facilitating compression. The imager is intended for low-power low-bandwidth surveillance network applications.",
        "article_number": 1494019,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494019",
        "html_url": "https://ieeexplore.ieee.org/document/1494019/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 362,
        "end_page": "603 Vol. 1",
        "citing_paper_count": 43,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Switches",
                    "Image coding",
                    "Capacitors",
                    "Threshold voltage",
                    "Intelligent sensors",
                    "Pixel",
                    "Image sensors",
                    "Decision making",
                    "Intelligent networks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494019/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494020",
        "cat_title": "IMAGERS",
        "cat_num": 19,
        "title": "A single photon detector array with 64/spl times/64 resolution and millimetric depth accuracy for 3D imaging",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 174,
        "authors": {
            "authors": [
                {
                    "affiliation": "Ecole Polytech. Fed. de Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271348400",
                    "id": 37271348400,
                    "full_name": "C. Niclass",
                    "author_order": 1
                },
                {
                    "affiliation": "Ecole Polytech. Fed. de Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271353200",
                    "id": 37271353200,
                    "full_name": "E. Charbon",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An avalanche photodiode array uses single-photon counting to perform time-of-flight range-finding on a scene uniformly hit by 100ps 250mW uncollimated laser pulses. The 32/spl times/32 pixel sensor, fabricated in a 0.8 /spl mu/m CMOS process uses a microscanner package to enhance the effective resolution in the application to 64/spl times/64 pixels. The application achieves a measurement depth resolution of 1.3mm to a depth of 3.75m.",
        "article_number": 1494020,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494020",
        "html_url": "https://ieeexplore.ieee.org/document/1494020/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 364,
        "end_page": "604 Vol. 1",
        "citing_paper_count": 20,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Detectors",
                    "Sensor arrays",
                    "Image resolution",
                    "Optoelectronic and photonic sensors",
                    "Avalanche photodiodes",
                    "Optical arrays",
                    "Layout",
                    "Optical pulses",
                    "CMOS process",
                    "Packaging"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494020/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494021",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE5 - SRAM design in the nanoscale era",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 175,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268641800",
                    "id": 37268641800,
                    "full_name": "S. Natarajan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328305000",
                    "id": 37328305000,
                    "full_name": "A. Shubat",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Static RAMs have been around for over half a century and is geometries have shrunk substantially over the years. SRAMs have been the mainstream embedded memory for most applications (processors, graphics etc), although a whole new suite of replacements are being researched. With technology reaching the sub-90nm era, SRAMs face a whole new set of issues that needs to be addressed and solved in the areas of Design, Test and Process. Twenty years ago, soft errors emerged as a problem for dynamic RAMs, which store data in a single capacitor and SRAMs were not even a concern. ",
        "article_number": 1494021,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494021",
        "html_url": "https://ieeexplore.ieee.org/document/1494021/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 366,
        "end_page": "367",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Logic devices",
                    "Leakage current",
                    "Geometry",
                    "Error analysis",
                    "Solid state circuits",
                    "Solid state circuit design",
                    "Paper technology",
                    "Circuit testing",
                    "Logic testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494021/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494022",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "E3 RF MEMS: fact or stiction",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 176,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266842200",
                    "id": 37266842200,
                    "full_name": "K. Cioffi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086288635",
                    "id": 37086288635,
                    "full_name": "B. Puers",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "RF MEMS components including switches, varactors, inductors, resonators, and filters have been proposed for use in RF systems. Can these components replace traditional technologies such as semiconductor switches, quartz crystals, and SAW resonators or will manufacturability/cost/performance issues keep them always on the horizon? Alternatively, will advanced circuit techniques make many of these components obsolete before they come to market or will RF MEMS play a key role in determining new circuit topologies? ",
        "article_number": 1494022,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494022",
        "html_url": "https://ieeexplore.ieee.org/document/1494022/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 368,
        "end_page": "369",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radiofrequency microelectromechanical systems",
                    "Micromechanical devices",
                    "Switches",
                    "Resonator filters",
                    "Radio frequency",
                    "Integrated circuit technology",
                    "Surface acoustic waves",
                    "Costs",
                    "Varactors",
                    "Inductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494022/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494023",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "E4 Driving miss ubiquity: what applications will fill tomorrows fabs?",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 177,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293257500",
                    "id": 37293257500,
                    "full_name": "T. Shimizu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087799648",
                    "id": 37087799648,
                    "full_name": "R. Brodersen",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The objective of this panel is to describe the applications that will drive the demand for advances in silicon technology and integrated circuit design. The panelist will debate the merits and universal appeal of several applications such as body area networks, smart dust, ambient intelligence, cell phones, RFID tags, and ITRON (ubiquitous networks).",
        "article_number": 1494023,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494023",
        "html_url": "https://ieeexplore.ieee.org/document/1494023/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 370,
        "end_page": "371",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Intelligent sensors",
                    "Wireless sensor networks",
                    "Silicon",
                    "Ambient intelligence",
                    "Integrated circuit technology",
                    "Body area networks",
                    "Sensor arrays",
                    "Mobile handsets",
                    "Body sensor networks",
                    "Cellular phones"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494023/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494024",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "Session 20 overview - processor building blocks",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 178,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268643400",
                    "id": 37268643400,
                    "full_name": "A. Alvandpour",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282007700",
                    "id": 37282007700,
                    "full_name": "F. Arakawa",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "CMOS technology shows every sign of sustaining the capability of providing functional and reliable transistors far below 70nm channel length. However, utilizing this capability for higher integration levels and larger chips requires solutions to a number of challenges, including increased power consumption, increased sub-threshold and gate leakage currents, and increased interconnect RC delay. This session includes seven papers describing low-power high-performance circuit techniques for processor building blocks. Blocks that are discussed include multipliers, adders, and register-file storage arrays. Intra-chip communication is also a critical component in leveraging the speed and performance of these functional units. The final paper of the session proposes a differential-signaling scheme as an alternative to classic repeater-based wiring.",
        "article_number": 1494024,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494024",
        "html_url": "https://ieeexplore.ieee.org/document/1494024/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 372,
        "end_page": "373",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Registers",
                    "Adders",
                    "CMOS logic circuits",
                    "Switches",
                    "CMOS process",
                    "Energy consumption",
                    "Clocks",
                    "Integrated circuit interconnections",
                    "Programmable logic arrays"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494024/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494025",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "An 8GHz floating-point multiply",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 179,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266714100",
                    "id": 37266714100,
                    "full_name": "W. Belluomini",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353649300",
                    "id": 37353649300,
                    "full_name": "D. Jamsek",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37714791400",
                    "id": 37714791400,
                    "full_name": "A. Martin",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266713500",
                    "id": 37266713500,
                    "full_name": "C. McDowell",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266719700",
                    "id": 37266719700,
                    "full_name": "R. Montoye",
                    "author_order": 5
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38184426400",
                    "id": 38184426400,
                    "full_name": "T. Nguyen",
                    "author_order": 6
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087596288",
                    "id": 37087596288,
                    "full_name": "Hung Ngo",
                    "author_order": 7
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290012400",
                    "id": 37290012400,
                    "full_name": "J. Sawada",
                    "author_order": 8
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373549000",
                    "id": 37373549000,
                    "full_name": "I. Vo",
                    "author_order": 9
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274873400",
                    "id": 37274873400,
                    "full_name": "R. Datta",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The implementation of the mantissa portion of a floating-point multiply (54/spl times/54b) is described. The 0.124mm/sup 2/ multiplier is implemented using limited switch dynamic logic and operates at speeds up to 8GHz in a 90nm SOI technology. The multiplier dissipates between 150mW and 1.8W as it scales between 2GHz and 8GHz.",
        "article_number": 1494025,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494025",
        "html_url": "https://ieeexplore.ieee.org/document/1494025/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 374,
        "end_page": "604 Vol. 1",
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Latches",
                    "Circuits",
                    "Switches",
                    "Pipelines",
                    "Frequency",
                    "Clocks",
                    "Logic",
                    "Testing",
                    "Delay",
                    "Wire"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494025/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494026",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "A 110GOPS/W 16b multiplier and reconfigurable PLA loop in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 180,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268912100",
                    "id": 37268912100,
                    "full_name": "S. Hsu",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272627100",
                    "id": 37272627100,
                    "full_name": "S. Mathew",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272629100",
                    "id": 37272629100,
                    "full_name": "M. Anders",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272598900",
                    "id": 37272598900,
                    "full_name": "B. Bloechel",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272602000",
                    "id": 37272602000,
                    "full_name": "R. Krishnamurthy",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274099200",
                    "id": 37274099200,
                    "full_name": "S. Borkar",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 16b 2's-complement multiplier with a reconfigurable PLA control block is fabricated in a 90nm dual-V/sub t/ CMOS process and occupies 0.03mm/sup 2/. It performs 1GHz single-cycle operations and dissipates 9mW to deliver 110GOPS/W at 1.3V, and is frequency scalable to 1.5GHz at 1.95V. PMOS sleep transistors enable an ultra low standby-mode power of 75 /spl mu/W with wake-up time < 1 cycle.",
        "article_number": 1494026,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494026",
        "html_url": "https://ieeexplore.ieee.org/document/1494026/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 376,
        "end_page": "604 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Programmable logic arrays",
                    "Delay",
                    "Encoding",
                    "Clocks",
                    "Registers",
                    "CMOS technology",
                    "Flip-flops",
                    "Power measurement",
                    "Noise measurement",
                    "Time measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494026/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494027",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "A double-precision multiplier with fine-grained clock-gating support for a first-generation CELL processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 181,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266716600",
                    "id": 37266716600,
                    "full_name": "J.B. Kuang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293739200",
                    "id": 37293739200,
                    "full_name": "T.C. Buchholtz",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562905500",
                    "id": 37562905500,
                    "full_name": "S.M. Dance",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315657700",
                    "id": 37315657700,
                    "full_name": "J.D. Warnock",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374157900",
                    "id": 37374157900,
                    "full_name": "S.N. Storino",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37541780200",
                    "id": 37541780200,
                    "full_name": "D. Wendel",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37555945300",
                    "id": 37555945300,
                    "full_name": "D.H. Bradley",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The feasibility of a fully integrated RF front-end using an above-IC BAW integration technique is demonstrated for WCDMA applications. The circuit has a voltage gain of 31.3dB, a noise figure of 5.3dB, an in-band IIP3 of -8dBm and IIP2 of 38dBm, with a total power consumption of 36mW. The BAW filter area is 0.45mm/sup 2/ and the total circuit area including the BAW filter is 2.44mm/sup 2/.",
        "article_number": 1494027,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494027",
        "html_url": "https://ieeexplore.ieee.org/document/1494027/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 378,
        "end_page": "605 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Delay",
                    "Latches",
                    "Circuits",
                    "Scalability",
                    "Wires",
                    "Merging",
                    "Hardware",
                    "Capacitors",
                    "Logic devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494027/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494028",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "A low-leakage 2.5GHz skewed CMOS 32b adder for nanometer CMOS technologies",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 182,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268142300",
                    "id": 37268142300,
                    "full_name": "K. von Arnim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268140800",
                    "id": 37268140800,
                    "full_name": "P. Seegebrecht",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275567900",
                    "id": 37275567900,
                    "full_name": "R. Thewes",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268143200",
                    "id": 37268143200,
                    "full_name": "C. Pacha",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 32b parallel prefix adder demonstrates leakage-current-reduction capabilities of skewed CMOS logic. Sub-100nA leakage currents and single-cycle activation from standby mode is achieved using multi-tox logic gates in 90nm CMOS technology. The data path contains improved sense amplifier-based flip-flops and skewed CMOS logic adapted latches.",
        "article_number": 1494028,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494028",
        "html_url": "https://ieeexplore.ieee.org/document/1494028/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 380,
        "end_page": "605 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "CMOS logic circuits",
                    "Adders",
                    "Logic devices",
                    "Leakage current",
                    "Clocks",
                    "Logic gates",
                    "MOS devices",
                    "Latches",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494028/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494029",
        "cat_title": "CLOCK DISTRIBUTION AND POWER CONTROL",
        "cat_num": 16,
        "title": "The multi-threaded, parity-protected 128-word register files on a dual-core Itanium/sup /spl reg//-family processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 183,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266630700",
                    "id": 37266630700,
                    "full_name": "E.S. Fetzer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087209463",
                    "id": 37087209463,
                    "full_name": "Lei Wang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089095039",
                    "id": 37089095039,
                    "full_name": "J. Jones",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The dual-thread 18-port 128w/spl times/82b FPU register file, and the 22-port 128w/spl times/65b integer register file of the microprocessor is described. Parity embedded into each register provides soft error detection. The design integrates a charge-compensated thread switch and power-saving features to operate at 1.1V consuming 400mW at maximum frequency.",
        "article_number": 1494029,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494029",
        "html_url": "https://ieeexplore.ieee.org/document/1494029/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 382,
        "end_page": "605 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Registers",
                    "Yarn",
                    "Switches",
                    "Radio frequency",
                    "Voltage",
                    "Logic",
                    "Circuits",
                    "Timing",
                    "Clocks",
                    "Protection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494029/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494030",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "A 32b 64-word 9-read-port/7-write-port pseudo dual-bank register file using copied memory cells for a multi-threaded processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 184,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272678400",
                    "id": 37272678400,
                    "full_name": "M. Sumita",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272916300",
                    "id": 37272916300,
                    "full_name": "Y. Ikeda",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A method for copying memory cells to reduce the size of the register file for a multi-threaded processor is proposed. The number of transistors in the memory cell is reduced to 70% and the total bit and word lines is reduced to 63%. The register file is implemented in a 100nm CMOS process. The size of the register file is reduced to 62% of a conventional register file. The power consumption is reduced by 50%.",
        "article_number": 1494030,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494030",
        "html_url": "https://ieeexplore.ieee.org/document/1494030/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 384,
        "end_page": "605 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Registers",
                    "Latches",
                    "Energy consumption",
                    "Circuits",
                    "Signal generators",
                    "Rails"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494030/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494031",
        "cat_title": "PROCESSOR BUILDING BLOCKS",
        "cat_num": 20,
        "title": "A 3Gb/s/ch transceiver for RC-limited on-chip interconnects",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 185,
        "authors": {
            "authors": [
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270154500",
                    "id": 37270154500,
                    "full_name": "D. Schinkel",
                    "author_order": 1
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270109700",
                    "id": 37270109700,
                    "full_name": "E. Mensink",
                    "author_order": 2
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273001300",
                    "id": 37273001300,
                    "full_name": "E. Klumperink",
                    "author_order": 3
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270156500",
                    "id": 37270156500,
                    "full_name": "E. van Tuijl",
                    "author_order": 4
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274378900",
                    "id": 37274378900,
                    "full_name": "B. Nauta",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A bus-transceiver chip in 0.13 /spl mu/m CMOS uses 10mm uninterrupted differential interconnects of 0.8 /spl mu/m pitch (82MHz RC-limited bandwidth). The chip achieves 3Gb/s/ch using a pulse-width pre-emphasis technique in combination with resistive termination while twisted interconnects mitigate crosstalk. Power consumption is 6mW/ch at a 1.2V supply.",
        "article_number": 1494031,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494031",
        "html_url": "https://ieeexplore.ieee.org/document/1494031/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 386,
        "end_page": "606 Vol. 1",
        "citing_paper_count": 13,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Integrated circuit interconnections",
                    "Clocks",
                    "Bandwidth",
                    "Power system interconnection",
                    "System-on-a-chip",
                    "Transmitters",
                    "Power system reliability",
                    "Copper",
                    "Wire"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494031/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494032",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "Session 21 overview - RF trends: above-IC integration and mm-wave",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 186,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302258000",
                    "id": 37302258000,
                    "full_name": "E. Perea",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269686200",
                    "id": 37269686200,
                    "full_name": "C. Enz",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This session highlights two important RF trends: the integration of various devices above the IC together with advanced CMOS and BiCMOS circuits, and the design of high-frequency (60GHz to 110GHz) wideband communication circuits. On one hand, the design of wireless circuits including above-IC bulk-acoustic-wave (BAW) resonators and filters opens the door to highly-integrated transceiver architectures for multi-band and multi-standard applications. On the other hand, there is now confirmed interest in 60GHz circuits spurred in part by opening 7GHz of unlicensed bandwidth around 60GHz. This band was traditionally the domain of III-V compound semiconductors. However, aggressive scaling of CMOS technology, and the increasing capabilities of SiGe technology, make feasible the fabrication of highly-integrated CMOS or SiGe mm-wave circuits for data-communication applications.",
        "article_number": 1494032,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494032",
        "html_url": "https://ieeexplore.ieee.org/document/1494032/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 388,
        "end_page": "389",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "CMOS technology",
                    "BiCMOS integrated circuits",
                    "Resonator filters",
                    "Thin film inductors",
                    "Transceivers",
                    "Integrated circuit technology",
                    "Radiofrequency integrated circuits",
                    "Bandwidth",
                    "Silicon germanium"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494032/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494033",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "Tunable RF and analog circuits using on-chip MEMS passive components",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 187,
        "authors": {
            "authors": [
                {
                    "affiliation": "Carnegie Mellon Univ., Pittsburgh, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274662100",
                    "id": 37274662100,
                    "full_name": "G.K. Fedder",
                    "author_order": 1
                },
                {
                    "affiliation": "Carnegie Mellon Univ., Pittsburgh, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301991400",
                    "id": 37301991400,
                    "full_name": "T. Mukherjee",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Micromachining in RF foundry processes enhances inductor and capacitor quality factors, increases varactor tuning range, and supports creation of electromechanical mixer-filters that downconvert RF signals from GHz to MHz frequency band with built-in frequency selectivity. An on-chip parallel receiver architecture and circuit blocks incorporating these MEMS devices for low-power operation are presented.",
        "article_number": 1494033,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494033",
        "html_url": "https://ieeexplore.ieee.org/document/1494033/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 390,
        "end_page": "391 Vol. 1",
        "citing_paper_count": 17,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Tunable circuits and devices",
                    "Radio frequency",
                    "Analog circuits",
                    "Micromechanical devices",
                    "Micromachining",
                    "Foundries",
                    "Inductors",
                    "Capacitors",
                    "Q factor",
                    "Varactors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494033/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494034",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "Integration of high-Q BAW resonators and filters above IC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 188,
        "authors": {
            "authors": [
                {
                    "affiliation": "CSEM, Neuchatel, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37308485400",
                    "id": 37308485400,
                    "full_name": "M.-A. Dubois",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563295400",
                    "id": 37563295400,
                    "full_name": "C. Billard",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37548941300",
                    "id": 37548941300,
                    "full_name": "C. Muller",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293739000",
                    "id": 37293739000,
                    "full_name": "G. Parat",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37404227200",
                    "id": 37404227200,
                    "full_name": "P. Vincent",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A double-lattice BAW filter with balanced input and output is designed with a center frequency of 2.14GHz. The filter is integrated directly above a 0.25/spl mu/m BiCMOS RF IC. Insertion loss of -3dB and out-of-band rejection better than -50dB are achieved. An integrated LNA comprising two broadband amplifiers and one BAW filter is also presented.",
        "article_number": 1494034,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494034",
        "html_url": "https://ieeexplore.ieee.org/document/1494034/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 392,
        "end_page": "606 Vol. 1",
        "citing_paper_count": 35,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Resonator filters",
                    "Film bulk acoustic resonators",
                    "Band pass filters",
                    "Q factor",
                    "Multiaccess communication",
                    "BiCMOS integrated circuits",
                    "Insertion loss",
                    "Lattices",
                    "Attenuation",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494034/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494035",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "A SiGe:C BiCMOS WCDMA zero-IF RF front-end using an above-IC BAW filter",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 189,
        "authors": {
            "authors": [
                {
                    "affiliation": "Central R&D, STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297829300",
                    "id": 37297829300,
                    "full_name": "J.F. Carpentier",
                    "author_order": 1
                },
                {
                    "affiliation": "Central R&D, STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268157800",
                    "id": 37268157800,
                    "full_name": "A. Cathelin",
                    "author_order": 2
                },
                {
                    "affiliation": "Central R&D, STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37550316200",
                    "id": 37550316200,
                    "full_name": "C. Tilhac",
                    "author_order": 3
                },
                {
                    "affiliation": "Central R&D, STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275351900",
                    "id": 37275351900,
                    "full_name": "P. Garcia",
                    "author_order": 4
                },
                {
                    "affiliation": "Central R&D, STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285037100",
                    "id": 37285037100,
                    "full_name": "P. Persechini",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272364400",
                    "id": 37272364400,
                    "full_name": "P. Conti",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283790400",
                    "id": 37283790400,
                    "full_name": "P. Ancey",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283791900",
                    "id": 37283791900,
                    "full_name": "G. Bouche",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297852900",
                    "id": 37297852900,
                    "full_name": "G. Caruyer",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268139100",
                    "id": 37268139100,
                    "full_name": "D. Belot",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37299424100",
                    "id": 37299424100,
                    "full_name": "C. Arnaud",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563295400",
                    "id": 37563295400,
                    "full_name": "C. Billard",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293739000",
                    "id": 37293739000,
                    "full_name": "G. Parat",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37577455500",
                    "id": 37577455500,
                    "full_name": "J.B. David",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37404227200",
                    "id": 37404227200,
                    "full_name": "P. Vincent",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37308485400",
                    "id": 37308485400,
                    "full_name": "M.A. Dubois",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269686200",
                    "id": 37269686200,
                    "full_name": "C. Enz",
                    "author_order": 17
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The feasibility of a fully integrated RF front-end using an above-IC BAW integration technique is demonstrated for WCDMA applications. The circuit has a voltage gain of 31.3dB, a noise figure of 5.3dB, an in-band IIP3 of -8dBm and IIP2 of 38dBm, with a total power consumption of 36mW. The BAW filter area is 0.45mm/sup 2/ and the total circuit area including the BAW filter is 2.44mm/sup 2/.",
        "article_number": 1494035,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494035",
        "html_url": "https://ieeexplore.ieee.org/document/1494035/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 394,
        "end_page": "395 Vol. 1",
        "citing_paper_count": 37,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "Multiaccess communication",
                    "Radio frequency",
                    "Resonator filters",
                    "Band pass filters",
                    "Linearity",
                    "Topology",
                    "Energy consumption",
                    "Film bulk acoustic resonators",
                    "Insertion loss"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494035/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494036",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "A 400 /spl mu/W-RX, 1.6mW-TX super-regenerative transceiver for wireless sensor networks",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 190,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282957700",
                    "id": 37282957700,
                    "full_name": "B. Otis",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269373400",
                    "id": 37269373400,
                    "full_name": "Y.H. Chee",
                    "author_order": 2
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276611300",
                    "id": 37276611300,
                    "full_name": "J. Rabaey",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 2GHz super-regenerative transceiver is implemented in a 0.13 /spl mu/m CMOS process. The transmit and receive paths utilize BAW resonators, yielding a 450 /spl mu/W 1V RF front-end and a transmitter delivering 380 /spl mu/W with 23% efficiency. At 5kb/s, the receiver achieves a sensitivity of -100.5dBm for 10/sup -3/ BER.",
        "article_number": 1494036,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494036",
        "html_url": "https://ieeexplore.ieee.org/document/1494036/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 396,
        "end_page": "606 Vol. 1",
        "citing_paper_count": 67,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Wireless sensor networks",
                    "Oscillators",
                    "Radio frequency",
                    "Detectors",
                    "RF signals",
                    "Impedance",
                    "Transmitters",
                    "Radiofrequency amplifiers",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494036/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494037",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "Thin-film as enabling passive integration technology for RF SoC and SiP",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 191,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267020700",
                    "id": 37267020700,
                    "full_name": "G. Carchon",
                    "author_order": 1
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087512829",
                    "id": 37087512829,
                    "full_name": "Xiao Sun",
                    "author_order": 2
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267015100",
                    "id": 37267015100,
                    "full_name": "G. Posada",
                    "author_order": 3
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268857500",
                    "id": 37268857500,
                    "full_name": "D. Linten",
                    "author_order": 4
                },
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275277600",
                    "id": 37275277600,
                    "full_name": "E. Beyne",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Thin-film Cu/BCB technology with integrated inductors, resistors and capacitors is described for the realization of high-quality on-chip and in-package Si-based passive elements. Thin-film SiP and SoC inductor and transmission line performance is compared. A SiP 7GHz power splitter, a 50GHz BPF, and two 90nm CMOS VCO operating at 5.8GHz and 15GHz with on-chip thin-film inductors are discussed.",
        "article_number": 1494037,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494037",
        "html_url": "https://ieeexplore.ieee.org/document/1494037/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 398,
        "end_page": "399 Vol. 1",
        "citing_paper_count": 28,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transistors",
                    "Radio frequency",
                    "Parasitic capacitance",
                    "Coplanar waveguides",
                    "Glass",
                    "Thin film inductors",
                    "Substrates",
                    "Integrated circuit interconnections",
                    "CMOS technology",
                    "Semiconductor thin films"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494037/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494038",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "A 60GHz direct-conversion CMOS receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 192,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A direct-conversion receiver incorporates folded microstrip lines to create resonance at 60GHz in a common-gate LNA and active mixers. Realized in 0.13 /spl mu/m CMOS technology, it provides a voltage gain of 28dB with 12.5dB NF while consuming 9mW from a 1.2V supply.",
        "article_number": 1494038,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494038",
        "html_url": "https://ieeexplore.ieee.org/document/1494038/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 400,
        "end_page": "606 Vol. 1",
        "citing_paper_count": 41,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitance",
                    "Circuits",
                    "Resonance",
                    "Inductors",
                    "Microstrip",
                    "Impedance matching",
                    "Radio frequency",
                    "Transceivers",
                    "Millimeter wave technology",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494038/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494039",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "A 70GHz cascaded multi-stage distributed amplifier in 90nm CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 193,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087182800",
                    "id": 37087182800,
                    "full_name": "Ming-Da Tsai",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087149107",
                    "id": 37087149107,
                    "full_name": "Huei Wang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087253627",
                    "id": 37087253627,
                    "full_name": "Jui-Feng Kuan",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087220162",
                    "id": 37087220162,
                    "full_name": "Chih-Sheng Chang",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An offset-compensation method uses a peak detector and multiple tap feedback to achieve 1000/spl times/ improvement in settling time compared to prior art. Measurement results for a 3.125 Gbit/s limit amplifier with 42dB gain implemented in a 0.18 /spl mu/m CMOS process are presented.",
        "article_number": 1494039,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494039",
        "html_url": "https://ieeexplore.ieee.org/document/1494039/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 402,
        "end_page": "606 Vol. 1",
        "citing_paper_count": 33,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Distributed amplifiers",
                    "Bandwidth",
                    "Power generation",
                    "Performance gain",
                    "Coplanar waveguides",
                    "Resistors",
                    "Capacitors",
                    "Noise measurement",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494039/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494040",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "A 114GHz VCO in 0.13 /spl mu/m CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 194,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087272977",
                    "id": 37087272977,
                    "full_name": "Ping-Chen Huang",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087182800",
                    "id": 37087182800,
                    "full_name": "Ming-Da Tsai",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087149107",
                    "id": 37087149107,
                    "full_name": "Huei Wang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087167626",
                    "id": 37087167626,
                    "full_name": "Chun-Hung Chen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087220162",
                    "id": 37087220162,
                    "full_name": "Chih-Sheng Chang",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A differential transimpedance amplifier combined with a positive feedback compensation circuit tolerates 1.5pF parasitic capacitance from ESD protection in 0.35 /spl mu/m SiGe BiCMOS. A 2.5Gb/s receiver demonstrates 15k/spl Omega/ transimpedance gain and DR from -3 to -23.5dBm while consuming 21mW from a 3V supply.",
        "article_number": 1494040,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494040",
        "html_url": "https://ieeexplore.ieee.org/document/1494040/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 404,
        "end_page": "606 Vol. 1",
        "citing_paper_count": 40,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Voltage-controlled oscillators",
                    "Differential amplifiers",
                    "Feedback circuits",
                    "Parasitic capacitance",
                    "Electrostatic discharge",
                    "Protection",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494040/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494041",
        "cat_title": "TD: RF TRENDS: ABOVE-IC INTEGRATION AND MM-WAVE",
        "cat_num": 21,
        "title": "A fully integrated BiCMOS PLL for 60 GHz wireless applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 195,
        "authors": {
            "authors": [
                {
                    "affiliation": "IHP, Frankfurt, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268253300",
                    "id": 37268253300,
                    "full_name": "W. Winkler",
                    "author_order": 1
                },
                {
                    "affiliation": "IHP, Frankfurt, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38569980600",
                    "id": 38569980600,
                    "full_name": "J. Borngraber",
                    "author_order": 2
                },
                {
                    "affiliation": "IHP, Frankfurt, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268256400",
                    "id": 37268256400,
                    "full_name": "B. Heinemann",
                    "author_order": 3
                },
                {
                    "affiliation": "IHP, Frankfurt, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301192800",
                    "id": 37301192800,
                    "full_name": "F. Herzel",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An integrated PLL aimed at wireless transceivers in the unlicensed band from 59GHz to 64GHz is described. The PLL was fabricated in a SiGe:C BiCMOS technology with both f/sub T//f/sub max/=200GHz. The measured PLL lock range is from 53.3GHz to 55.7GHz. It operates from a 3V supply except for a first divide-by-two stage which requires a 5V supply. Total power consumption is 895mW.",
        "article_number": 1494041,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494041",
        "html_url": "https://ieeexplore.ieee.org/document/1494041/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 406,
        "end_page": "407 Vol. 1",
        "citing_paper_count": 38,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "Phase locked loops",
                    "Voltage-controlled oscillators",
                    "Tuning",
                    "Transceivers",
                    "Phase frequency detector",
                    "Semiconductor device noise",
                    "Integrated circuit measurements",
                    "Circuit optimization",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494041/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494042",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "Session 22 overview - PLLs, DLLs and VCOs",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 196,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697934700",
                    "id": 37697934700,
                    "full_name": "R. Minear",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353926900",
                    "id": 37353926900,
                    "full_name": "T. Burger",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The steadily increasing speed of chip-to-chip communication requires higher-performance PLLs, DLLs, and VCOs for high-frequency clock generation and clock recovery in multi-Gb/s transmitters and receivers.",
        "article_number": 1494042,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494042",
        "html_url": "https://ieeexplore.ieee.org/document/1494042/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 408,
        "end_page": "409",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "Voltage-controlled oscillators",
                    "Clocks",
                    "Jitter",
                    "Phase noise",
                    "Power generation",
                    "Energy consumption",
                    "Phase detection",
                    "Detectors",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494042/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494043",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "0.94ps-rms-jitter 0.016mm/sup 2/ 2.5GHz multi-phase generator PLL with 360/spl deg/ digitally programmable phase shift for 10Gb/s serial links",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 197,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283681200",
                    "id": 37283681200,
                    "full_name": "T. Toifl",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283682000",
                    "id": 37283682000,
                    "full_name": "C. Menolfi",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371299800",
                    "id": 37371299800,
                    "full_name": "P. Buchmann",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271117700",
                    "id": 37271117700,
                    "full_name": "M. Kossel",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM, Rueschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266745500",
                    "id": 37266745500,
                    "full_name": "T. Morf",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339941500",
                    "id": 37339941500,
                    "full_name": "R. Reutemann",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37430205300",
                    "id": 37430205300,
                    "full_name": "M. Ruegg",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271115900",
                    "id": 37271115900,
                    "full_name": "M. Schmatz",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566424500",
                    "id": 37566424500,
                    "full_name": "J. Weiss",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A PLL generates 8 equidistant clock phases whose timing with respect to a reference clock can be simultaneously shifted in 3ps steps by a digital value. Each VCO phase is fed to a dedicated phase detector and the weighted detector outputs are summed. Fabricated in 90nm SOI-CMOS technology, the PLL has a jitter of 0.94ps/sub rms/ at 2.5GHz and consumes 20mW from a 0.9V supply.",
        "article_number": 1494043,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494043",
        "html_url": "https://ieeexplore.ieee.org/document/1494043/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 410,
        "end_page": "607 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "Clocks",
                    "Detectors",
                    "Phase detection",
                    "Voltage-controlled oscillators",
                    "Sampling methods",
                    "Bandwidth",
                    "Ring oscillators",
                    "Energy consumption",
                    "Aggregates"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494043/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494044",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "A 15mW 3.125GHz PLL for serial backplane transceivers in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 198,
        "authors": {
            "authors": [
                {
                    "affiliation": "Synopsys, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089125162",
                    "id": 37089125162,
                    "full_name": "J.F. Parker",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294464900",
                    "id": 37294464900,
                    "full_name": "D. Weinlader",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089039801",
                    "id": 37089039801,
                    "full_name": "J.L. Sonntag",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3.125GHz PLL fabricated in a 0.13 /spl mu/m CMOS process in a area of 0.064mm/sup 2/ is described. The PLL uses an architecture optimized for low noise, low power and small die area. In steady-state operation, the PLL forces the up and down currents in the charge pump to match one another. The total measured jitter is 1.3ps rms when operating at 3.125GHz and the chip consumes 15mW.",
        "article_number": 1494044,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494044",
        "html_url": "https://ieeexplore.ieee.org/document/1494044/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 412,
        "end_page": "607 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "Backplanes",
                    "Transceivers",
                    "Voltage-controlled oscillators",
                    "Charge pumps",
                    "Clocks",
                    "Jitter",
                    "Ring oscillators",
                    "Open loop systems",
                    "Voltage control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494044/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494045",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "A low-jitter wideband multiphase PLL in 90nm SOI CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 199,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271117700",
                    "id": 37271117700,
                    "full_name": "M. Kossel",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371299800",
                    "id": 37371299800,
                    "full_name": "P. Buchmann",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283682000",
                    "id": 37283682000,
                    "full_name": "C. Menolfi",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM, Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266745500",
                    "id": 37266745500,
                    "full_name": "T. Morf",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM, Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283681200",
                    "id": 37283681200,
                    "full_name": "T. Toifl",
                    "author_order": 5
                },
                {
                    "affiliation": "IBM, Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271115900",
                    "id": 37271115900,
                    "full_name": "M. Schmatz",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A multiphase PLL, implemented in 90nm SOI CMOS, covers a frequency range from 4.3 to 7.4GHz at a supply voltage of 1V. The ring oscillator-based PLL shows an in-band phase noise of up to -113dBc/Hz at 1 MHz offset and a supply noise rejection of 0.23%delay/%supply due to the rigorous application of CML-type circuit topologies combined with replica biasing.",
        "article_number": 1494045,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494045",
        "html_url": "https://ieeexplore.ieee.org/document/1494045/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 414,
        "end_page": "415 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Wideband",
                    "Phase locked loops",
                    "Circuits",
                    "Charge pumps",
                    "Delay",
                    "Tuning",
                    "Transmitters",
                    "Filters",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494045/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494046",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "A 44GHz differentially tuned VCO with 4GHz tuning range in 0.12 /spl mu/m SOI CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 200,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087304769",
                    "id": 37087304769,
                    "full_name": "Jonghae Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264957900",
                    "id": 37264957900,
                    "full_name": "J.-O. Plouchart",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264955000",
                    "id": 37264955000,
                    "full_name": "N. Zamdmer",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264954100",
                    "id": 37264954100,
                    "full_name": "R. Trzcinski",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087341797",
                    "id": 37087341797,
                    "full_name": "Kun Wu",
                    "author_order": 5
                },
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38559692400",
                    "id": 38559692400,
                    "full_name": "B.J. Gross",
                    "author_order": 6
                },
                {
                    "affiliation": "IBM, Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087205779",
                    "id": 37087205779,
                    "full_name": "Moon Kim",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A differentially tuned VCO is fully integrated in a standard microprocessor 0.12 /spl mu/m SOI CMOS. A phase noise of -101.8dBc/Hz at 1MHz offset is measured with 7.5mW at 1.5V. The VCO tuning range is 9.8% from 40GHz to 44GHz. The output power is up to -6dBm after a single-stage buffer amplifier with 6mW at 1.5V.",
        "article_number": 1494046,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494046",
        "html_url": "https://ieeexplore.ieee.org/document/1494046/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 416,
        "end_page": "607 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Phase noise",
                    "Varactors",
                    "CMOS technology",
                    "Tuning",
                    "Parasitic capacitance",
                    "Circuit noise",
                    "Inductors",
                    "Radio frequency",
                    "Power measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494046/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494047",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "A low-phase-noise 0.004ppm/step DCXO with guaranteed monotonicity in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 201,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Plano, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088210430",
                    "id": 37088210430,
                    "full_name": "Jerry-Chih Lin",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 26MHz DCXO achieves phase noise of -140dBc/Hz at 1 kHz, -152dBc/Hz at 10kHz offset, and supply pushing of 0.5ppm/V. Frequency tuning is done by a pre-distorted 14b MOS capacitor DAC. Monotonicity of /spl sim/0.004ppm/step across the entire 70ppm tuning range is guaranteed by a /spl Delta//spl Sigma/ modulation scheme. The circuit occupies 0.18mm/sup 2/ in 90nm CMOS.",
        "article_number": 1494047,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494047",
        "html_url": "https://ieeexplore.ieee.org/document/1494047/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 418,
        "end_page": "607 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase noise",
                    "Automatic frequency control",
                    "Oscillators",
                    "Decoding",
                    "Tuning",
                    "MIM capacitors",
                    "Inverters",
                    "MOS capacitors",
                    "Threshold voltage",
                    "Instruments"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494047/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494048",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "A self-biased PLL with current-mode filter for clock generation",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 202,
        "authors": {
            "authors": [
                {
                    "affiliation": "IDT-Newave Technol., Shanghai, China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087980361",
                    "id": 37087980361,
                    "full_name": "Gang Yan",
                    "author_order": 1
                },
                {
                    "affiliation": "IDT-Newave Technol., Shanghai, China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088195250",
                    "id": 37088195250,
                    "full_name": "Chenxiao Ren",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088197232",
                    "id": 37088197232,
                    "full_name": "Zhendong Guo",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088196858",
                    "id": 37088196858,
                    "full_name": "Qing Ouyang",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087763053",
                    "id": 37087763053,
                    "full_name": "Zhongyuan Chang",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A self-biased PLL with current mode filter is designed to achieve a bandwidth that scales with reference clock and is independent of PVT and multiplication factor. It provides wide tuning range with a simple robust structure. The 0.2mm/sup 2/ chip is fabricated in 0.35 /spl mu/m CMOS. Running at 800MHz, the phase jitter is 72.7ps/sub pp/ and the power consumption is 20mW.",
        "article_number": 1494048,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494048",
        "html_url": "https://ieeexplore.ieee.org/document/1494048/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 420,
        "end_page": "421 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "Filters",
                    "Clocks",
                    "Bandwidth",
                    "Frequency",
                    "Transconductance",
                    "Jitter",
                    "Charge pumps",
                    "1f noise",
                    "Temperature"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494048/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494049",
        "cat_title": "PLL DLL AND VCOs",
        "cat_num": 22,
        "title": "An ultra-low-power fast-lock-in small-jitter all-digital DLL",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 203,
        "authors": {
            "authors": [
                {
                    "affiliation": "Chung-Cheng Univ., Chia-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145496",
                    "id": 37087145496,
                    "full_name": "Jinn-Shyan Wang",
                    "author_order": 1
                },
                {
                    "affiliation": "Chung-Cheng Univ., Chia-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087143168",
                    "id": 37087143168,
                    "full_name": "Yi-Ming Wang",
                    "author_order": 2
                },
                {
                    "affiliation": "Chung-Cheng Univ., Chia-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088210390",
                    "id": 37088210390,
                    "full_name": "Chin-Hao Chen",
                    "author_order": 3
                },
                {
                    "affiliation": "Chung-Cheng Univ., Chia-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087938086",
                    "id": 37087938086,
                    "full_name": "Yu-Chia Liu",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Using binary-weighted differential-delay cells and an asynchronous binary search circuit, the proposed 1.0V 0.25 /spl mu/m all-digital DLL achieves nearly 2 orders of magnitude reduction in power consumption, a 36% reduction in jitter, and a 33% reduction in locking cycles, compared to conventional fast-lock mixed-mode DLL.",
        "article_number": 1494049,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494049",
        "html_url": "https://ieeexplore.ieee.org/document/1494049/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 422,
        "end_page": "607 Vol. 1",
        "citing_paper_count": 19,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Delay lines",
                    "Counting circuits",
                    "Jitter",
                    "Phase detection",
                    "Detectors",
                    "Delay effects",
                    "Switches",
                    "Energy consumption",
                    "Analog circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494049/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494050",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "Session 23 overview - wireless receivers for consumer applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 204,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275477100",
                    "id": 37275477100,
                    "full_name": "J. Long",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275714500",
                    "id": 37275714500,
                    "full_name": "T. Montalvo",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Silicon IC implementations of emerging digital TV and radio standards are promising smaller lowercost TV- and radio-tuner chips enabling mobility and feature-rich consumer electronics. In the TV world, smaller and lower-power tuners offer attractions like picture-in-picture and mobility, while substantially driving down costs. Digital terrestrial radios boost audio quality to CD levels and extend new features to the listener, while satellite radio promises truly nationwide coverage.",
        "article_number": 1494050,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494050",
        "html_url": "https://ieeexplore.ieee.org/document/1494050/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 424,
        "end_page": "425",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Tuners",
                    "Digital video broadcasting",
                    "Satellite broadcasting",
                    "Filtering",
                    "Personal digital assistants",
                    "BiCMOS integrated circuits",
                    "TV receivers",
                    "Passive filters",
                    "Digital filters",
                    "Phase locked loops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494050/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494051",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "A direct-conversion receiver for DVB-H",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 205,
        "authors": {
            "authors": [
                {
                    "affiliation": "Freescale Semicond., Toulouse, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562132000",
                    "id": 37562132000,
                    "full_name": "P. Antoine",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563871800",
                    "id": 37563871800,
                    "full_name": "P. Bauser",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563873400",
                    "id": 37563873400,
                    "full_name": "H. Beaulaton",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424871300",
                    "id": 37424871300,
                    "full_name": "M. Buchholz",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089134748",
                    "id": 37089134748,
                    "full_name": "D. Carey",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563872900",
                    "id": 37563872900,
                    "full_name": "T. Cassagnes",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37420188100",
                    "id": 37420188100,
                    "full_name": "T.K. Chan",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37641312600",
                    "id": 37641312600,
                    "full_name": "S. Colomines",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37552957800",
                    "id": 37552957800,
                    "full_name": "F. Hurley",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563874300",
                    "id": 37563874300,
                    "full_name": "D. Jobling",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085709855",
                    "id": 37085709855,
                    "full_name": "N. Kearney",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37414553900",
                    "id": 37414553900,
                    "full_name": "A. Murphy",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37551665400",
                    "id": 37551665400,
                    "full_name": "J. Rock",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37554353500",
                    "id": 37554353500,
                    "full_name": "D. Salle",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606101",
                    "id": 37088606101,
                    "full_name": "C.-T. Tu",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 240mW direct-conversion DVB-H receiver in a 0.35 /spl mu/m BiCMOS process is presented. The receiver covers UHF bands IV and V, and exhibits a nominal 80dB gain, 8.5dB NF, and 8.5dBm IIP3. The IC includes an LNA, dual quadrature mixers, baseband filtering, three 4/spl times/ VCO, an integer PLL, and a reference oscillator.",
        "article_number": 1494051,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494051",
        "html_url": "https://ieeexplore.ieee.org/document/1494051/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 426,
        "end_page": "607 Vol. 1",
        "citing_paper_count": 24,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital video broadcasting",
                    "Baseband",
                    "Tuners",
                    "Radio frequency",
                    "Digital TV",
                    "UHF integrated circuits",
                    "Image converters",
                    "Low pass filters",
                    "Filtering",
                    "Error correction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494051/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494052",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "UMTV: a single chip TV receiver for PDAs, PCs, and cell phones",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 206,
        "authors": {
            "authors": [
                {
                    "affiliation": "ItoM, Breda, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563992500",
                    "id": 37563992500,
                    "full_name": "H. van Rumpt",
                    "author_order": 1
                },
                {
                    "affiliation": "ItoM, Breda, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37359393500",
                    "id": 37359393500,
                    "full_name": "D. Kasperkovitz",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269818100",
                    "id": 37269818100,
                    "full_name": "J. van der Tang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274378900",
                    "id": 37274378900,
                    "full_name": "B. Nauta",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A zero-external-component TV receiver for portable platforms is realized in a mainstream 8GHz-f/sub t/ BiCMOS process. Die size is 5/spl times/5mm/sup 2/ and power dissipation is 50mA at 3V. The receiver includes a single tunable LNA (3mA) with less than 5dB NF from 40 to 900MHz. The programmable IF filters cover all analog and digital standards.",
        "article_number": 1494052,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494052",
        "html_url": "https://ieeexplore.ieee.org/document/1494052/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 428,
        "end_page": "608 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "TV receivers",
                    "Personal digital assistants",
                    "Personal communication networks",
                    "Cellular phones",
                    "Oscillators",
                    "Tunable circuits and devices",
                    "Radio frequency",
                    "Noise measurement",
                    "Power harmonic filters",
                    "Tuning"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494052/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494053",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "A 0.12 /spl mu/m CMOS DVB-T tuner",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 207,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296321200",
                    "id": 37296321200,
                    "full_name": "D. Saias",
                    "author_order": 1
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294584500",
                    "id": 37294584500,
                    "full_name": "F. Montaudon",
                    "author_order": 2
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344091200",
                    "id": 37344091200,
                    "full_name": "E. Andre",
                    "author_order": 3
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972797000",
                    "id": 37972797000,
                    "full_name": "F. Bailleul",
                    "author_order": 4
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444548100",
                    "id": 37444548100,
                    "full_name": "M. Bely",
                    "author_order": 5
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37678667100",
                    "id": 37678667100,
                    "full_name": "P. Busson",
                    "author_order": 6
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374875800",
                    "id": 37374875800,
                    "full_name": "S. Dedieu",
                    "author_order": 7
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294583500",
                    "id": 37294583500,
                    "full_name": "A. Dezzani",
                    "author_order": 8
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603796",
                    "id": 37088603796,
                    "full_name": "A. Moutard",
                    "author_order": 9
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603433",
                    "id": 37088603433,
                    "full_name": "G. Provins",
                    "author_order": 10
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37892354900",
                    "id": 37892354900,
                    "full_name": "E. Rouat",
                    "author_order": 11
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37977894200",
                    "id": 37977894200,
                    "full_name": "J. Roux",
                    "author_order": 12
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603415",
                    "id": 37088603415,
                    "full_name": "G. Wagner",
                    "author_order": 13
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294575200",
                    "id": 37294575200,
                    "full_name": "F. Paillardet",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A DVB-T tuner is integrated in 0.12 /spl mu/m CMOS. The 16mm/sup 2/ chip integrates a double conversion chain including PLL, VCO, voltage regulators, and ADC. The receiver exhibits a 6.5dB NF, a VCO phase noise of -140dBc/Hz at 1MHz offset at 1.21GHz, and a 14b ADC. It is compatible for integration with a digital demodulator IP.",
        "article_number": 1494053,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494053",
        "html_url": "https://ieeexplore.ieee.org/document/1494053/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 430,
        "end_page": "431 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital video broadcasting",
                    "Tuners",
                    "Noise measurement",
                    "Filters",
                    "Phase noise",
                    "Linearity",
                    "Voltage-controlled oscillators",
                    "Impedance matching",
                    "Gain measurement",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494053/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494054",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "A CMOS TV tuner/demodulator IC with digital image rejection",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 208,
        "authors": {
            "authors": [
                {
                    "affiliation": "Chrontel, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087363019",
                    "id": 37087363019,
                    "full_name": "Chun-Huat Heng",
                    "author_order": 1
                },
                {
                    "affiliation": "Chrontel, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553273300",
                    "id": 37553273300,
                    "full_name": "M. Gupta",
                    "author_order": 2
                },
                {
                    "affiliation": "Chrontel, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087149501",
                    "id": 37087149501,
                    "full_name": "Sang-Hoon Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "Chrontel, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274526000",
                    "id": 37274526000,
                    "full_name": "D. Kang",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171477",
                    "id": 37087171477,
                    "full_name": "Bang-Sup Song",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip TV tuner/demodulator IC using a low-IF dual-conversion architecture is implemented. It receives the NTSC/PAL/SECAM signals in the 48 to 860MHz frequency range without off-chip image filters, and performs channel selection, image rejection. and video/sound demodulation digitally. The 6/spl times/6mm/sup 2/ chip in 0.25 /spl mu/m CMOS with on-chip 75/spl Omega/ cable driver consumes 1W from a 2.5V supply.",
        "article_number": 1494054,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494054",
        "html_url": "https://ieeexplore.ieee.org/document/1494054/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 432,
        "end_page": "608 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "TV",
                    "Tuners",
                    "Demodulation",
                    "CMOS integrated circuits",
                    "CMOS digital integrated circuits",
                    "Digital images",
                    "Low pass filters",
                    "Band pass filters",
                    "Filtering",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494054/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494055",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "A compact triple-band Eureka-147 RF tuner with an FM receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 209,
        "authors": {
            "authors": [
                {
                    "affiliation": "Frontier Silicon, Cambridge, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283921100",
                    "id": 37283921100,
                    "full_name": "G.F. Luff",
                    "author_order": 1
                },
                {
                    "affiliation": "Frontier Silicon, Cambridge, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283927800",
                    "id": 37283927800,
                    "full_name": "S. Tuncer",
                    "author_order": 2
                },
                {
                    "affiliation": "Frontier Silicon, Cambridge, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283929400",
                    "id": 37283929400,
                    "full_name": "N.M. Troop",
                    "author_order": 3
                },
                {
                    "affiliation": "Frontier Silicon, Cambridge, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087981653",
                    "id": 37087981653,
                    "full_name": "C.R. Taylor",
                    "author_order": 4
                },
                {
                    "affiliation": "Frontier Silicon, Cambridge, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283929900",
                    "id": 37283929900,
                    "full_name": "D.W. Eddowes",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.35 /spl mu/m SiGe BiCMOS single-chip RF tuner for DAB and DMB receives DAB signals in both L-Band and Band 3, and FM broadcast signals on Band 2. The chip contains a VCO, integer-N PLL, multi-band LNA with an AGC, quadrature mixer, IF filter, IF AGC amplifier and supply regulators. The 2.5mm/spl times/2.5mm die has a sensitivity of -100dBm in Band 3, is packaged in a 5mm/spl times/5mm QFN-32, and consumes 150mW from a 3V supply.",
        "article_number": 1494055,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494055",
        "html_url": "https://ieeexplore.ieee.org/document/1494055/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 434,
        "end_page": "608 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Tuners",
                    "RF signals",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Digital multimedia broadcasting",
                    "L-band",
                    "Voltage-controlled oscillators",
                    "Phase locked loops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494055/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494056",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "A 2.3GHz SiGe RFIC front-end for U.S. satellite radio applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 210,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Catania, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426887300",
                    "id": 37426887300,
                    "full_name": "R. Pelleriti",
                    "author_order": 1
                },
                {
                    "affiliation": "STMicroelectronics, Catania, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370274100",
                    "id": 37370274100,
                    "full_name": "G. Cali",
                    "author_order": 2
                },
                {
                    "affiliation": "STMicroelectronics, Catania, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37975518700",
                    "id": 37975518700,
                    "full_name": "A. Bruno",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087529208",
                    "id": 37087529208,
                    "full_name": "R. Camden",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723855500",
                    "id": 37723855500,
                    "full_name": "P. De Vita",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087528703",
                    "id": 37087528703,
                    "full_name": "A. Palleschi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285053600",
                    "id": 37285053600,
                    "full_name": "M. Paparo",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086300362",
                    "id": 37086300362,
                    "full_name": "C. Schiro",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087528879",
                    "id": 37087528879,
                    "full_name": "S. Geraci",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.35 /spl mu/m SiGe BiCMOS double-conversion digital audio satellite radio receiver with on-chip RF and IF PLL is presented. The 17mm/sup 2/ front-end has -97dBm input sensitivity, 3.5dB NF, -13dBm off-channel IIP3 at maximum RF gain and 12dBm at minimum RF gain, 35dB RF and 90dB IF gain range, with >30dB image rejection and 30dBm on-channel OIP3. The RF VCO features a phase noise of -107dBc/Hz at 100kHz offset.",
        "article_number": 1494056,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494056",
        "html_url": "https://ieeexplore.ieee.org/document/1494056/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 436,
        "end_page": "608 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Radiofrequency integrated circuits",
                    "Satellite broadcasting",
                    "Radio frequency",
                    "BiCMOS integrated circuits",
                    "Receivers",
                    "Phase locked loops",
                    "Noise measurement",
                    "Voltage-controlled oscillators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494056/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494057",
        "cat_title": "WIRELESS RECEIVERS FOR CONSUMER ELECTRONICS",
        "cat_num": 23,
        "title": "A single-chip receiver for multi-user low-noise block down-converters",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 211,
        "authors": {
            "authors": [
                {
                    "affiliation": "Catania Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284286100",
                    "id": 37284286100,
                    "full_name": "T. Copani",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284289200",
                    "id": 37284289200,
                    "full_name": "S.A. Smerzi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284287000",
                    "id": 37284287000,
                    "full_name": "G. Girlando",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332065500",
                    "id": 37332065500,
                    "full_name": "G. Ferla",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272775400",
                    "id": 37272775400,
                    "full_name": "G. Palmisano",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 12GHz single-chip receiver for multi-user low-noise block down-converters is presented. The 3.3mm/spl times/2mm die is implemented in a 50GHz-f/sub T/ 0.8 /spl mu/m silicon bipolar technology and includes two down-converter channels and a 10.2GHz local oscillator synthesizer. The receiver features a 7.8dB SSB NF, an output P/sub 1dB/ of 5dBm with 32dB conversion gain and phase noise of -96dBc/Hz at 100kHz offset from the 10.2GHz carrier.",
        "article_number": 1494057,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494057",
        "html_url": "https://ieeexplore.ieee.org/document/1494057/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 438,
        "end_page": "608 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital video broadcasting",
                    "Tuning",
                    "Noise measurement",
                    "Radio frequency",
                    "Satellite broadcasting",
                    "HEMTs",
                    "Resonance",
                    "Polarization",
                    "Phase locked loops",
                    "Phase noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494057/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494058",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "Session 24 overview - baseband processing",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 212,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346799100",
                    "id": 37346799100,
                    "full_name": "A. Van der Werf",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087197420",
                    "id": 37087197420,
                    "full_name": "Yiwan Wong",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This Baseband Processing session covers ICs for a variety of digital communication systems ranging from personal-area networks to satellite communication. The reported advances in signal-processing technology are in the area of error correction, increased application benefits of WLANs (802.11a/b/g), and ultra-wide-band communication. In addition, advances in integration offering high signal-processing performance, low standby power for cellular applications, and configurability for multiple standards, are also reported. Advanced channel-coding techniques utilizing low-density parity check (LDPC) codes are also reported, and applied to both UWB and DVB-S2 applications.",
        "article_number": 1494058,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494058",
        "html_url": "https://ieeexplore.ieee.org/document/1494058/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 440,
        "end_page": "441",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "Codecs",
                    "Parity check codes",
                    "CMOS integrated circuits",
                    "Transceivers",
                    "Digital video broadcasting",
                    "CMOS technology",
                    "Random access memory",
                    "Modems",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494058/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494059",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A 1.2V 6.7mW impulse-radio UWB baseband transceiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 213,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087675419",
                    "id": 37087675419,
                    "full_name": "Chia-Hsiang Yang",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087389071",
                    "id": 37087389071,
                    "full_name": "Kuan-Hung Chen",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087157344",
                    "id": 37087157344,
                    "full_name": "Tzi-Dar Chiueh",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2.7mm/sup 2/ CMOS baseband transceiver IC for impulse-radio UWB communication systems is implemented in a 0.18 /spl mu/m CMOS process. This chip provides up to 62.5Mbit/s data transmission for short-range wireless communications while drawing 6.7mW from a 1.2V power supply.",
        "article_number": 1494059,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494059",
        "html_url": "https://ieeexplore.ieee.org/document/1494059/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 442,
        "end_page": "608 Vol. 1",
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "Transceivers",
                    "Correlators",
                    "Timing",
                    "Matched filters",
                    "Spread spectrum communication",
                    "Pulse generation",
                    "Ultra wideband technology",
                    "Signal generators",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494059/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494060",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A 480Mb/s LDPC-COFDM-based UWB baseband transceiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 214,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087289279",
                    "id": 37087289279,
                    "full_name": "Hsuan-Yu Liu",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087214957",
                    "id": 37087214957,
                    "full_name": "Chien-Ching Lin",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087259632",
                    "id": 37087259632,
                    "full_name": "Yu-Wei Lin",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087511942",
                    "id": 37087511942,
                    "full_name": "Ching-Che Chung",
                    "author_order": 4
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087981789",
                    "id": 37087981789,
                    "full_name": "Kai-Li Lin",
                    "author_order": 5
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087824500",
                    "id": 37087824500,
                    "full_name": "Wei-Che Chang",
                    "author_order": 6
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087829795",
                    "id": 37087829795,
                    "full_name": "Lin-Hung Chen",
                    "author_order": 7
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087214981",
                    "id": 37087214981,
                    "full_name": "Hsie-Chia Chang",
                    "author_order": 8
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086986330",
                    "id": 37086986330,
                    "full_name": "Chen-Yi Lee",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A low-density parity-check (LDPC) coded OFDM-based UWB baseband transceiver features a semi-regular LDPC CODEC, a parallel pipelined FFT, and a division-free channel equalizer. The chip is implemented in a standard 0.18 /spl mu/m CMOS process and achieves a 480Mbit/s data rate with an energy consumption of 1.2nJ/b.",
        "article_number": 1494060,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494060",
        "html_url": "https://ieeexplore.ieee.org/document/1494060/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 444,
        "end_page": "609 Vol. 1",
        "citing_paper_count": 19,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "Transceivers",
                    "Parity check codes",
                    "Equalizers",
                    "Throughput",
                    "Energy consumption",
                    "Circuits",
                    "Codecs",
                    "Hardware",
                    "Signal design"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494060/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494061",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 215,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37394509500",
                    "id": 37394509500,
                    "full_name": "P. Urard",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268297700",
                    "id": 37268297700,
                    "full_name": "E. Yeo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564512700",
                    "id": 37564512700,
                    "full_name": "L. Paumier",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564511100",
                    "id": 37564511100,
                    "full_name": "P. Georgelin",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553631000",
                    "id": 37553631000,
                    "full_name": "T. Michel",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564511700",
                    "id": 37564511700,
                    "full_name": "V. Lebars",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37869397700",
                    "id": 37869397700,
                    "full_name": "E. Lantreibecq",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566415800",
                    "id": 37566415800,
                    "full_name": "B. Gupta",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CODEC fully compliant to DVB-S2 broadcast standards is implemented in both 0.13 /spl mu/m 8M and 90nm 7M low-leakage CMOS technologies. The system includes encoders and decoders for both LDPC codes and serially concatenated BCH codes. This CODEC outperforms the DVB-S2 error performance requirements by up to 0.1dB. The 0.13 /spl mu/m design occupies 49.6mm/sup 2/ and operates at 200MHz, while the 90nm design occupies 15.8mm/sup 2/ and operates at 300MHz.",
        "article_number": 1494061,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494061",
        "html_url": "https://ieeexplore.ieee.org/document/1494061/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 446,
        "end_page": "609 Vol. 1",
        "citing_paper_count": 39,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital video broadcasting",
                    "Codecs",
                    "Parity check codes",
                    "CMOS technology",
                    "Random access memory",
                    "Read only memory",
                    "Read-write memory",
                    "AWGN",
                    "Iterative decoding",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494061/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494062",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A reprogrammable EDGE baseband and multimedia handset SoC with 6 Mb embedded DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 216,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563298500",
                    "id": 37563298500,
                    "full_name": "A. Cofler",
                    "author_order": 1
                },
                {
                    "affiliation": "STMicroelectronics, Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388882200",
                    "id": 37388882200,
                    "full_name": "F. Druilhe",
                    "author_order": 2
                },
                {
                    "affiliation": "STMicroelectronics, Grenoble, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563299000",
                    "id": 37563299000,
                    "full_name": "D. Dutoit",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348235000",
                    "id": 37348235000,
                    "full_name": "M. Harrand",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.13 /spl mu/m 6M CMOS EDGE baseband and multimedia handset SoC features a 6 Mb embedded-DRAM DSP instruction memory to allow dynamic upgrade of DSP software, such as applications downloaded from the network. Full-chip standby current is 690 /spl mu/A which gives 500 h complete GSM/EDGE terminal autonomy when using an 800 mAh battery.",
        "article_number": 1494062,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494062",
        "html_url": "https://ieeexplore.ieee.org/document/1494062/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 448,
        "end_page": "609 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "Telephone sets",
                    "Random access memory",
                    "Digital signal processing",
                    "Hardware",
                    "GSM",
                    "Application software",
                    "Bandwidth",
                    "Telecommunication computing",
                    "Ground penetrating radar"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494062/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494063",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A multi-standard DSL central office modem SoC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 217,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37978605200",
                    "id": 37978605200,
                    "full_name": "R. Price",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605065",
                    "id": 37088605065,
                    "full_name": "F. Chow",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605055",
                    "id": 37088605055,
                    "full_name": "D. Choudhary",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37975205200",
                    "id": 37975205200,
                    "full_name": "M. Curry",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605189",
                    "id": 37088605189,
                    "full_name": "N. Zogakis",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37438354800",
                    "id": 37438354800,
                    "full_name": "P. Liu",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604987",
                    "id": 37088604987,
                    "full_name": "D. Blong",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605338",
                    "id": 37088605338,
                    "full_name": "M. Jahner",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605296",
                    "id": 37088605296,
                    "full_name": "J. Seibold",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605183",
                    "id": 37088605183,
                    "full_name": "R. Bhupatiraju",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605327",
                    "id": 37088605327,
                    "full_name": "R. Annapillai",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37937621100",
                    "id": 37937621100,
                    "full_name": "V. Baireddy",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605181",
                    "id": 37088605181,
                    "full_name": "A. Chang",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605200",
                    "id": 37088605200,
                    "full_name": "R. Lakshman",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605061",
                    "id": 37088605061,
                    "full_name": "G. Luckett",
                    "author_order": 15
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605099",
                    "id": 37088605099,
                    "full_name": "M. Lyon",
                    "author_order": 16
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605085",
                    "id": 37088605085,
                    "full_name": "M. Meier",
                    "author_order": 17
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605012",
                    "id": 37088605012,
                    "full_name": "O. Porat",
                    "author_order": 18
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605030",
                    "id": 37088605030,
                    "full_name": "A. Rashed",
                    "author_order": 19
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268299600",
                    "id": 37268299600,
                    "full_name": "M. Sadafale",
                    "author_order": 20
                },
                {
                    "affiliation": "Texas Instruments, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605090",
                    "id": 37088605090,
                    "full_name": "N. St John",
                    "author_order": 21
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The ADSL central office SoC supports 16 ADSL2+ modems, each running at 16Mbit/s simultaneously and is configurable to satisfy multiple standards. The 107M-transistor SoC supports 12475M C-programmable and configurable DSP accelerator MACs/s. The 145mm/sup 2/ chip is implemented in a 0.13 /spl mu/m 6M process and dissipates 27W at 494MHz.",
        "article_number": 1494063,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494063",
        "html_url": "https://ieeexplore.ieee.org/document/1494063/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 450,
        "end_page": "451 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DSL",
                    "Central office",
                    "Modems",
                    "Digital signal processing chips",
                    "Signal processing",
                    "Digital signal processing",
                    "Switches",
                    "CMOS technology",
                    "Reed-Solomon codes",
                    "Decoding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494063/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494064",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A WLAN SoC for video applications including beamforming and maximum ratio combining",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 218,
        "authors": {
            "authors": [
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283793300",
                    "id": 37283793300,
                    "full_name": "W. McFarland",
                    "author_order": 1
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087420995",
                    "id": 37087420995,
                    "full_name": "Won-Joon Choi",
                    "author_order": 2
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370834700",
                    "id": 37370834700,
                    "full_name": "A. Tehrani",
                    "author_order": 3
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549439600",
                    "id": 37549439600,
                    "full_name": "J. Gilbert",
                    "author_order": 4
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38576798300",
                    "id": 38576798300,
                    "full_name": "J. Kuskin",
                    "author_order": 5
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37692777000",
                    "id": 37692777000,
                    "full_name": "J. Cho",
                    "author_order": 6
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37983408200",
                    "id": 37983408200,
                    "full_name": "J. Smith",
                    "author_order": 7
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669335",
                    "id": 37088669335,
                    "full_name": "P. Dua",
                    "author_order": 8
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37696753100",
                    "id": 37696753100,
                    "full_name": "D. Breslin",
                    "author_order": 9
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37688933700",
                    "id": 37688933700,
                    "full_name": "S. Ng",
                    "author_order": 10
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087211065",
                    "id": 37087211065,
                    "full_name": "Xiaoru Zhang",
                    "author_order": 11
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087211488",
                    "id": 37087211488,
                    "full_name": "Yi-Hsiu Wang",
                    "author_order": 12
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37690384600",
                    "id": 37690384600,
                    "full_name": "J. Thomson",
                    "author_order": 13
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669189",
                    "id": 37088669189,
                    "full_name": "M. Unnikrishnan",
                    "author_order": 14
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364579400",
                    "id": 37364579400,
                    "full_name": "M. Mack",
                    "author_order": 15
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063312000",
                    "id": 37063312000,
                    "full_name": "S. Mendis",
                    "author_order": 16
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37345006600",
                    "id": 37345006600,
                    "full_name": "R. Subramanian",
                    "author_order": 17
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563889500",
                    "id": 37563889500,
                    "full_name": "P. Husted",
                    "author_order": 18
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669809",
                    "id": 37088669809,
                    "full_name": "P. Hanley",
                    "author_order": 19
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087180555",
                    "id": 37087180555,
                    "full_name": "Ning Zhang",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A WLAN SoC for video applications handles IEEE 802.11a/b/g and supports PHY data rates to 108 Mbit/s. The SoC implements two chain maximum ratio combining and beamforming. Video features include a jitter removal system and MPEG-TS packet aggregation. Measured results on the 7.2mm/spl times/7.2mm IC using a 0.18 /spl mu/m CMOS process demonstrate throughput improvements in both RX and TX.",
        "article_number": 1494064,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494064",
        "html_url": "https://ieeexplore.ieee.org/document/1494064/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 452,
        "end_page": "609 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wireless LAN",
                    "Array signal processing",
                    "Receiving antennas",
                    "System-on-a-chip",
                    "Transmitting antennas",
                    "Streaming media",
                    "Baseband",
                    "Signal to noise ratio",
                    "Transmitters",
                    "Robustness"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494064/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494065",
        "cat_title": "BASEBAND PROCESSING",
        "cat_num": 24,
        "title": "A 180MS/s, 162Mb/s wideband three-channel baseband and MAC processor for 802.11 a/b/g",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 219,
        "authors": {
            "authors": [
                {
                    "affiliation": "Engim, Acton, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339316800",
                    "id": 37339316800,
                    "full_name": "M. Bhardwaj",
                    "author_order": 1
                },
                {
                    "affiliation": "Engim, Acton, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672528",
                    "id": 37088672528,
                    "full_name": "C. Briggs",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A. Chandrakasan",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670568",
                    "id": 37088670568,
                    "full_name": "C. Eldridge",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368943100",
                    "id": 37368943100,
                    "full_name": "J. Goodman",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37988377700",
                    "id": 37988377700,
                    "full_name": "T. Nightingale",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089122521",
                    "id": 37089122521,
                    "full_name": "S. Sharma",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671705",
                    "id": 37088671705,
                    "full_name": "G. Shih",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283517400",
                    "id": 37283517400,
                    "full_name": "D. Shoemaker",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089102782",
                    "id": 37089102782,
                    "full_name": "A. Sinha",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670751",
                    "id": 37088670751,
                    "full_name": "R. Venkatesan",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670525",
                    "id": 37088670525,
                    "full_name": "J. Winston",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670637",
                    "id": 37088670637,
                    "full_name": "Wenjin Zhou",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a wideband wireless digital PHY/MAC chip which processes 90 MHz of bandwidth and integrates three fully asynchronous 802.11 a/b/g compliant modems delivering a peak data rate of 162 Mb/s. The 70.55 mm/sup 2/ IC in 0.18 /spl mu/m CMOS technology features a near-far DR of 45 dB for 54 Mb/s signals, OFDM (CCK) transmit SNR of 68 db (77 dB) and a spectrum monitor with 1.4 MHz resolution at 250 kHz.",
        "article_number": 1494065,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494065",
        "html_url": "https://ieeexplore.ieee.org/document/1494065/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 454,
        "end_page": "609 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wideband",
                    "Baseband",
                    "CMOS technology",
                    "Physical layer",
                    "Bandwidth",
                    "Modems",
                    "CMOS integrated circuits",
                    "OFDM",
                    "Monitoring",
                    "Signal resolution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494065/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494066",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "Session 25 overview - dynamic memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 220,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283617100",
                    "id": 37283617100,
                    "full_name": "H. Hidaka",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087847952",
                    "id": 37087847952,
                    "full_name": "J. Barth",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Dynamic memory technologies have recently made tremendous progress in high-bandwidth applications and continue to represent the cutting-edge of memory technology intended for high-speed and high-density uses. We continue to see exploration of non-conventional memories such as SOI and dual-ported DRAMs, and high-frequency and low-power embedded memory designs. Sophisticated statistical analysis of correlated process parameters enables more accurate modeling of worst-case boundaries of device variation.",
        "article_number": 1494066,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494066",
        "html_url": "https://ieeexplore.ieee.org/document/1494066/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 456,
        "end_page": "457",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Computer aided manufacturing",
                    "CADCAM",
                    "Circuits",
                    "CMOS process",
                    "Read-write memory",
                    "Noise reduction",
                    "Fluctuations",
                    "Logic design",
                    "Paper technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494066/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494067",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "An 18.5ns 128MB SOI DRAM with a floating body cell",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 221,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264982800",
                    "id": 37264982800,
                    "full_name": "T. Ohsawa",
                    "author_order": 1
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272768300",
                    "id": 37272768300,
                    "full_name": "K. Fujita",
                    "author_order": 2
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293942500",
                    "id": 37293942500,
                    "full_name": "K. Hatsuda",
                    "author_order": 3
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264985700",
                    "id": 37264985700,
                    "full_name": "T. Higashi",
                    "author_order": 4
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264988900",
                    "id": 37264988900,
                    "full_name": "M. Morikado",
                    "author_order": 5
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266487700",
                    "id": 37266487700,
                    "full_name": "Y. Minami",
                    "author_order": 6
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264985100",
                    "id": 37264985100,
                    "full_name": "T. Shino",
                    "author_order": 7
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275950900",
                    "id": 37275950900,
                    "full_name": "H. Nakajima",
                    "author_order": 8
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264989600",
                    "id": 37264989600,
                    "full_name": "K. Inoh",
                    "author_order": 9
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264986700",
                    "id": 37264986700,
                    "full_name": "T. Hamamoto",
                    "author_order": 10
                },
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37292717900",
                    "id": 37292717900,
                    "full_name": "S. Watanabe",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A dynamic latch sense amplifier/bit line replenishes \"1\" cells with holes lost during word line cycles and reduces the refresh busy rate. A multi-averaging method of dummy cells over 128 pairs of \"1s\" and \"0s\" enhances the sense margin and contributes to the 18.5ns access time. The 25.7ns virtually static RAM (VSRAM) mode is realized by taking advantage of the cell's quasi non-destructive read-out.",
        "article_number": 1494067,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494067",
        "html_url": "https://ieeexplore.ieee.org/document/1494067/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 458,
        "end_page": "609 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 247,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Voltage",
                    "Latches",
                    "Writing",
                    "Charge pumps",
                    "Switches",
                    "Mirrors",
                    "Displays",
                    "Circuit simulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494067/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494068",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "A 322MHz random-cycle embedded DRAM with high-accuracy sensing and tuning",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 222,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37556436300",
                    "id": 37556436300,
                    "full_name": "M. Iida",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428912200",
                    "id": 37428912200,
                    "full_name": "N. Kuroda",
                    "author_order": 2
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37552344200",
                    "id": 37552344200,
                    "full_name": "H. Otsuka",
                    "author_order": 3
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553729200",
                    "id": 37553729200,
                    "full_name": "M. Hirose",
                    "author_order": 4
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561389200",
                    "id": 37561389200,
                    "full_name": "Y. Yamasaki",
                    "author_order": 5
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37556277300",
                    "id": 37556277300,
                    "full_name": "K. Ohta",
                    "author_order": 6
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37548906200",
                    "id": 37548906200,
                    "full_name": "K. Shimakawa",
                    "author_order": 7
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358281500",
                    "id": 37358281500,
                    "full_name": "T. Nakabayashi",
                    "author_order": 8
                },
                {
                    "affiliation": "Matsushita, Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37307813600",
                    "id": 37307813600,
                    "full_name": "H. Yamauchi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089111270",
                    "id": 37089111270,
                    "full_name": "T. Sano",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269166100",
                    "id": 37269166100,
                    "full_name": "T. Gyohten",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330802000",
                    "id": 37330802000,
                    "full_name": "M. Maruta",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288096000",
                    "id": 37288096000,
                    "full_name": "A. Yamazaki",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269135900",
                    "id": 37269135900,
                    "full_name": "F. Morishita",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269136200",
                    "id": 37269136200,
                    "full_name": "K. Dosaka",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287424000",
                    "id": 37287424000,
                    "full_name": "M. Takeuchi",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269139000",
                    "id": 37269139000,
                    "full_name": "K. Arimoto",
                    "author_order": 17
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An embedded DRAM macro in a logic compatible 90nm CMOS process is designed with low-noise core architecture and high-accuracy post-fabrication tuning. With a 5fF/cell capacitance, a 61% improvement of sensing accuracy enables 322MHz random-cycle operation and reduces data retention power to 60 /spl mu/W.",
        "article_number": 1494068,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494068",
        "html_url": "https://ieeexplore.ieee.org/document/1494068/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 460,
        "end_page": "610 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Noise cancellation",
                    "Noise reduction",
                    "Circuit noise",
                    "Signal to noise ratio",
                    "Coupling circuits",
                    "Costs",
                    "Metal-insulator structures",
                    "Capacitors",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494068/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494069",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "A 400MHz random-cycle dual-port interleaved DRAM with striped-trench capacitor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 223,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424629500",
                    "id": 37424629500,
                    "full_name": "M. Shirahama",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37413624400",
                    "id": 37413624400,
                    "full_name": "Y. Agata",
                    "author_order": 2
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604024",
                    "id": 37088604024,
                    "full_name": "I. Kawasaki",
                    "author_order": 3
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426787000",
                    "id": 37426787000,
                    "full_name": "R. Nishihara",
                    "author_order": 4
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330798500",
                    "id": 37330798500,
                    "full_name": "W. Abe",
                    "author_order": 5
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428912200",
                    "id": 37428912200,
                    "full_name": "N. Kuroda",
                    "author_order": 6
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37416241400",
                    "id": 37416241400,
                    "full_name": "H. Sadakata",
                    "author_order": 7
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330799200",
                    "id": 37330799200,
                    "full_name": "T. Uchikoba",
                    "author_order": 8
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335101500",
                    "id": 37335101500,
                    "full_name": "K. Takahashi",
                    "author_order": 9
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447350400",
                    "id": 37447350400,
                    "full_name": "K. Egashira",
                    "author_order": 10
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37415874400",
                    "id": 37415874400,
                    "full_name": "S. Honda",
                    "author_order": 11
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603864",
                    "id": 37088603864,
                    "full_name": "M. Miura",
                    "author_order": 12
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37305511100",
                    "id": 37305511100,
                    "full_name": "S. Hashimoto",
                    "author_order": 13
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330793600",
                    "id": 37330793600,
                    "full_name": "H. Kikukawa",
                    "author_order": 14
                },
                {
                    "affiliation": "Matsushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37307813600",
                    "id": 37307813600,
                    "full_name": "H. Yamauchi",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "We present a 400MHz random-cycle dual-port interleaved 1.5V DRAM macro with fully sense-signal-loss compensating technologies based on noise-element breakdowns, a striped trench capacitor cell and write-before-sensing by a decoded write-bus circuit technique. The IC is implemented in a 0.15 /spl mu/m CMOS logic process.",
        "article_number": 1494069,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494069",
        "html_url": "https://ieeexplore.ieee.org/document/1494069/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 462,
        "end_page": "610 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Capacitors",
                    "CMOS process",
                    "Decoding",
                    "Capacitance",
                    "Equalizers",
                    "Low-noise amplifiers",
                    "Signal processing",
                    "Noise level",
                    "Noise reduction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494069/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494070",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "An AND-type match-line scheme for energy-efficient content addressable memories",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 224,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Chung Cheng Univ., Chai-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145496",
                    "id": 37087145496,
                    "full_name": "Jinn-Shyan Wang",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Chung Cheng Univ., Chai-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087574800",
                    "id": 37087574800,
                    "full_name": "Hung-Yu Li",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Chung Cheng Univ., Chai-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087571004",
                    "id": 37087571004,
                    "full_name": "Chia-Cheng Chen",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Chung Cheng Univ., Chai-Yi, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087181629",
                    "id": 37087181629,
                    "full_name": "Chingwei Yeh",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An AND-type match-line scheme is fabricated in a 0.18 /spl mu/m 1.8V CMOS process. The 256/spl times/128b CAM achieves a faster search time and a 20% energy reduction compared with NOR designs. This AND-type circuit has a search time of 1.75ns with an energy of 0.57fJ/bit/search.",
        "article_number": 1494070,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494070",
        "html_url": "https://ieeexplore.ieee.org/document/1494070/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 464,
        "end_page": "610 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Energy efficiency",
                    "Associative memory",
                    "Computer aided manufacturing",
                    "CADCAM",
                    "Clocks",
                    "Stacking",
                    "Switching circuits",
                    "Logic design",
                    "Cams",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494070/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494071",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "Concordant memory design using statistical integration for the billions-transistor era",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 225,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Kokubunji, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37415358700",
                    "id": 37415358700,
                    "full_name": "S. Akiyama",
                    "author_order": 1
                },
                {
                    "affiliation": "Hitachi Ltd., Kokubunji, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270132400",
                    "id": 37270132400,
                    "full_name": "T. Sekiguchi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283703000",
                    "id": 37283703000,
                    "full_name": "K. Kajigaya",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283703800",
                    "id": 37283703800,
                    "full_name": "S. Hanzawa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283701700",
                    "id": 37283701700,
                    "full_name": "R. Takemura",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276469100",
                    "id": 37276469100,
                    "full_name": "T. Kawahara",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An embedded DRAM macro in a logic compatible 90nm CMOS process is designed with low-noise core architecture and high-accuracy post-fabrication tuning. With a 5fF/cell capacitance, a 61% improvement of sensing accuracy enables 322MHz random-cycle operation and reduces data retention power to 60 /spl mu/W.",
        "article_number": 1494071,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494071",
        "html_url": "https://ieeexplore.ieee.org/document/1494071/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 466,
        "end_page": "610 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Fluctuations",
                    "Signal to noise ratio",
                    "Leakage current",
                    "Degradation",
                    "Phased arrays",
                    "Parasitic capacitance",
                    "Energy consumption",
                    "Memory management",
                    "Energy management"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494071/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494072",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "A 800Mb/s/pin 2GB DDR2 SDRAM using an 80nm triple metal technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 226,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087146447",
                    "id": 37087146447,
                    "full_name": "Kye Hyun Kyung",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087630937",
                    "id": 37087630937,
                    "full_name": "Chi Wook Kim",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087303595",
                    "id": 37087303595,
                    "full_name": "Jae Young Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605219",
                    "id": 37088605219,
                    "full_name": "Jeong Hoon Kook",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087753929",
                    "id": 37087753929,
                    "full_name": "Sung Min Seo",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605144",
                    "id": 37088605144,
                    "full_name": "Du Yeul Kim",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087146356",
                    "id": 37087146356,
                    "full_name": "Jun Hyung Kim",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087368863",
                    "id": 37087368863,
                    "full_name": "Jung Sunwoo",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087632162",
                    "id": 37087632162,
                    "full_name": "Hi Choon Lee",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087164105",
                    "id": 37087164105,
                    "full_name": "Chul Soo Kim",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087631021",
                    "id": 37087631021,
                    "full_name": "Byung Hoon Jeong",
                    "author_order": 11
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423433",
                    "id": 37087423433,
                    "full_name": "Young Soo Sohn",
                    "author_order": 12
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087631657",
                    "id": 37087631657,
                    "full_name": "Sang Pyo Hong",
                    "author_order": 13
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087417178",
                    "id": 37087417178,
                    "full_name": "Jae Hyung Lee",
                    "author_order": 14
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087170593",
                    "id": 37087170593,
                    "full_name": "Jei Hwan Yoo",
                    "author_order": 15
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo In Cho",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8V, 800Mbit/s/pin, 2GB DDR2 SDRAM is developed using an 80nm triple metal technology. With the triple metal technology, NMOS precharge I/O scheme and statistical analysis, DDR800 4-4-4 performance is achieved at 1.8V. For mass production, a high-speed clock using an on chip PLL and an address-pin-reduction mode are employed.",
        "article_number": 1494072,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494072",
        "html_url": "https://ieeexplore.ieee.org/document/1494072/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 468,
        "end_page": "610 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SDRAM",
                    "Decoding",
                    "Repeaters",
                    "Random access memory",
                    "Packaging",
                    "Circuits",
                    "Switches",
                    "Fuses",
                    "Voltage",
                    "Standards development"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494072/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494073",
        "cat_title": "DYNAMIC MEMORY",
        "cat_num": 25,
        "title": "A 20GB/s 256MB DRAM with an inductorless quadrature PLL and a cascaded pre-emphasis transmitter",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 227,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37367181100",
                    "id": 37367181100,
                    "full_name": "Kyu-Hyoun Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423433",
                    "id": 37087423433,
                    "full_name": "Young-Soo Sohn",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423507",
                    "id": 37087423507,
                    "full_name": "Chan-Kyoung Kim",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087424177",
                    "id": 37087424177,
                    "full_name": "Dong-Jin Lee",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087801537",
                    "id": 37087801537,
                    "full_name": "Gyung-Su Byun",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087254113",
                    "id": 37087254113,
                    "full_name": "Hoon Lee",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605004",
                    "id": 37088605004,
                    "full_name": "Jae-Hyoung Lee",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087368863",
                    "id": 37087368863,
                    "full_name": "Jung Sunwoo",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087465090",
                    "id": 37087465090,
                    "full_name": "Jung-Hwan Choi",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605263",
                    "id": 37088605263,
                    "full_name": "Jun-Wan Chai",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087172530",
                    "id": 37087172530,
                    "full_name": "Changhyun Kim",
                    "author_order": 11
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 20GB/s 1.8V 256MB DRAM is designed and fabricated using an 80nm CMOS process. An inductorless tetrahedral oscillator generates inherent quadrant phases combined with a cascaded pre-emphasis transmitter to achieve a 10Gbit/s/pin data rate.",
        "article_number": 1494073,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494073",
        "html_url": "https://ieeexplore.ieee.org/document/1494073/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 470,
        "end_page": "471 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Phase locked loops",
                    "Transmitters",
                    "Clocks",
                    "Ring oscillators",
                    "Inverters",
                    "Frequency conversion",
                    "Noise reduction",
                    "Voltage-controlled oscillators",
                    "Jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494073/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494074",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "Session 26 overview - SRAM memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 228,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328305000",
                    "id": 37328305000,
                    "full_name": "A. Shubat",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087819819",
                    "id": 37087819819,
                    "full_name": "Jinyong Chung",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Static Random Access Memories (SRAMs) have become increasingly important to a broad spectrum of VLSI designs and applications, ranging from high-performance CPUs to low-power mobile handheld devices. While technology scaling drives the density and performance of SRAMs, it also poses design challenges in many technical areas. In this session, there is an array of papers that address some of the fundamental issues in SRAM design and considers optimization schemes to meet various product needs. It covers power and performance management, ultra-high-density SRAM design, low-voltage operation, reductions in leakage current, and improvements in cell stability.",
        "article_number": 1494074,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494074",
        "html_url": "https://ieeexplore.ieee.org/document/1494074/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 472,
        "end_page": "473",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "CMOS technology",
                    "Paper technology",
                    "SRAM chips",
                    "Voltage",
                    "Silicon",
                    "Degradation",
                    "Cache memory",
                    "Power supplies",
                    "Logic devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494074/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494075",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "A 3-GHz 70MB SRAM in 65nm CMOS technology with integrated column-based dynamic power supply",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 229,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277192800",
                    "id": 37277192800,
                    "full_name": "K. Zhang",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287057300",
                    "id": 37287057300,
                    "full_name": "U. Bhattacharya",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278565500",
                    "id": 37278565500,
                    "full_name": "Z. Chen",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265275600",
                    "id": 37265275600,
                    "full_name": "F. Hamzaoglu",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282804300",
                    "id": 37282804300,
                    "full_name": "D. Murray",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282801200",
                    "id": 37282801200,
                    "full_name": "N. Vallepalli",
                    "author_order": 6
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281426500",
                    "id": 37281426500,
                    "full_name": "Y. Wang",
                    "author_order": 7
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272833400",
                    "id": 37272833400,
                    "full_name": "B. Zheng",
                    "author_order": 8
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272968100",
                    "id": 37272968100,
                    "full_name": "M. Bohr",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 70MB SRAM chip is designed and fabricated in 65nm CMOS technology. A column-based dynamic multi-V, scheme is integrated into the design to improve cell read and write margins while reducing power consumption. The design operates at 3GHz with a 1.1V power supply.",
        "article_number": 1494075,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494075",
        "html_url": "https://ieeexplore.ieee.org/document/1494075/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 474,
        "end_page": "611 Vol. 1",
        "citing_paper_count": 50,
        "citing_patent_count": 46,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Random access memory",
                    "Power supplies",
                    "Voltage",
                    "Stability",
                    "Circuits",
                    "Design optimization",
                    "Timing",
                    "Logic",
                    "Interleaved codes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494075/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494076",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "A 256MB synchronous-burst DDR SRAM with hierarchical bit-line architecture for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 230,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089120128",
                    "id": 37089120128,
                    "full_name": "Y.H. Suh",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603728",
                    "id": 37088603728,
                    "full_name": "H.Y. Nam",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38581210200",
                    "id": 38581210200,
                    "full_name": "S.B. Kang",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279181400",
                    "id": 37279181400,
                    "full_name": "B.G. Choi",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603683",
                    "id": 37088603683,
                    "full_name": "H.S. Mo",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603693",
                    "id": 37088603693,
                    "full_name": "G.H. Han",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088603751",
                    "id": 37088603751,
                    "full_name": "H.K. Shin",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38182090100",
                    "id": 38182090100,
                    "full_name": "W.R. Jung",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288106700",
                    "id": 37288106700,
                    "full_name": "H. Lim",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270357100",
                    "id": 37270357100,
                    "full_name": "C.K. Kwak",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung, Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269946700",
                    "id": 37269946700,
                    "full_name": "H.G. Byun",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "RZ current switches are added to a current steering DAC for high-frequency wideband applications to achieve 800MHz bandwidth at 1/sup st/ and 2/sup nd/ Nyquist band without the need for a reverse sinc equalization filter. Implemented in a GaAs HBT process with 4.5 /spl mu/m/sup 2/ minimum emitter area, the DAC dissipates 1.2W at -5V with a 1.6GHz clock and 0dBm typical output power.",
        "article_number": 1494076,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494076",
        "html_url": "https://ieeexplore.ieee.org/document/1494076/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 476,
        "end_page": "611 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Thin film transistors",
                    "Decoding",
                    "Silicon",
                    "Stacking",
                    "Switching circuits",
                    "Joining processes",
                    "Driver circuits",
                    "Parasitic capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494076/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494077",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 231,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269965800",
                    "id": 37269965800,
                    "full_name": "K. Takeda",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284448800",
                    "id": 37284448800,
                    "full_name": "Y. Hagihara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354732700",
                    "id": 37354732700,
                    "full_name": "Y. Aimoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274420400",
                    "id": 37274420400,
                    "full_name": "M. Nomura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37430175700",
                    "id": 37430175700,
                    "full_name": "Y. Nakazawa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553619900",
                    "id": 37553619900,
                    "full_name": "T. Ishii",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37538417000",
                    "id": 37538417000,
                    "full_name": "H. Kobatake",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A read-static-noise-margin-free SRAM cell consists of seven transistors, several of which are low-V, NMOS transistors used to achieve both low-V/sub dd/ and high-speed operation. A 64 kb SRAM macro is fabricated in 90 nm CMOS technology. Both a minimum V/sub dd/ of 440 mV and a 20 ns access time with a 0.5 V supply are obtained.",
        "article_number": 1494077,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494077",
        "html_url": "https://ieeexplore.ieee.org/document/1494077/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 478,
        "end_page": "611 Vol. 1",
        "citing_paper_count": 9,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "MOSFETs",
                    "CMOS logic circuits",
                    "Threshold voltage",
                    "Delay",
                    "Dynamic voltage scaling",
                    "National electric code",
                    "Inverters",
                    "Leakage current",
                    "Energy consumption"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494077/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494078",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "Low-power embedded SRAM modules with expanded margins for writing",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 232,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275972800",
                    "id": 37275972800,
                    "full_name": "M. Yamaoka",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270400100",
                    "id": 37270400100,
                    "full_name": "N. Maeda",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270400800",
                    "id": 37270400800,
                    "full_name": "Y. Shinozaki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270401900",
                    "id": 37270401900,
                    "full_name": "Y. Shimazaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300187800",
                    "id": 37300187800,
                    "full_name": "K. Nii",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269146500",
                    "id": 37269146500,
                    "full_name": "S. Shimada",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269147900",
                    "id": 37269147900,
                    "full_name": "K. Yanagisawa",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276469100",
                    "id": 37276469100,
                    "full_name": "T. Kawahara",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A low-power embedded SRAM module implements a writing margin expansion for low-voltage operation, a write replica circuit for low-power operation and a low-leakage structure. The replica circuit reduces active power by 18%, and a 512kB module operates at 450MHz, has 7.8 /spl mu/A leakage in standby, and a minimum V/sub DD/ of 0.8V.",
        "article_number": 1494078,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494078",
        "html_url": "https://ieeexplore.ieee.org/document/1494078/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 480,
        "end_page": "611 Vol. 1",
        "citing_paper_count": 100,
        "citing_patent_count": 31,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Writing",
                    "MOS devices",
                    "Circuits",
                    "Voltage",
                    "Timing",
                    "Ultra large scale integration",
                    "Batteries",
                    "Leakage current",
                    "Manufacturing processes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494078/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494079",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "PVT-aware leakage reduction for on-die caches with improved read stability",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 233,
        "authors": {
            "authors": [
                {
                    "affiliation": "Minnesota Univ., Minneapolis, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279788100",
                    "id": 37279788100,
                    "full_name": "C.H. Kim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087150430",
                    "id": 37087150430,
                    "full_name": "Jae-Joon Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087298812",
                    "id": 37087298812,
                    "full_name": "Ik-Joon Chang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274519700",
                    "id": 37274519700,
                    "full_name": "K. Roy",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A run-time leakage reduction technique for SRAM caches considers architecture and behavior to achieve an optimal tradeoff between overhead energy and leakage savings. A 16kB SRAM shows a 94.2% cell leakage reduction with a 2% performance penalty. Fabricated in a 0.18 /spl mu/m 6M CMOS process, the 3.2mm/spl times/2.9mm die also shows 25% improvement in read stability.",
        "article_number": 1494079,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494079",
        "html_url": "https://ieeexplore.ieee.org/document/1494079/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 482,
        "end_page": "611 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 14,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Runtime",
                    "CMOS technology",
                    "Voltage",
                    "Circuit stability",
                    "Gate leakage",
                    "Stress",
                    "Switching circuits",
                    "Signal design",
                    "Signal generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494079/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494080",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "0.3 to 1.5V embedded SRAM with device-fluctuation-tolerant access-control and cosmic-ray-immune hidden-ECC scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 234,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matusushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347841200",
                    "id": 37347841200,
                    "full_name": "T. Suzuki",
                    "author_order": 1
                },
                {
                    "affiliation": "Matusushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37551360400",
                    "id": 37551360400,
                    "full_name": "Y. Yamagami",
                    "author_order": 2
                },
                {
                    "affiliation": "Matusushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563284200",
                    "id": 37563284200,
                    "full_name": "I. Hatanaka",
                    "author_order": 3
                },
                {
                    "affiliation": "Matusushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330803100",
                    "id": 37330803100,
                    "full_name": "A. Shibayama",
                    "author_order": 4
                },
                {
                    "affiliation": "Matusushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323784300",
                    "id": 37323784300,
                    "full_name": "H. Akamatsu",
                    "author_order": 5
                },
                {
                    "affiliation": "Matusushita, Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37307813600",
                    "id": 37307813600,
                    "full_name": "H. Yamauchi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A device-fluctuation-tolerant access-control scheme and a unique cosmic-ray-immune hidden-ECC scheme are implemented in a 32kB SRAM in a 0.13 /spl mu/m CMOS process. The SRAM operates at 0.3V at 6.8MHz under severe device fluctuations. Operation ranges from 30MHz at 0.4V to 960MHz at 1.5V. The hidden-ECC reduces access-timing and the calculated soft-error-rate is reduced by 3.6/spl times/10/sup 10/ per MB.",
        "article_number": 1494080,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494080",
        "html_url": "https://ieeexplore.ieee.org/document/1494080/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 484,
        "end_page": "612 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Delay",
                    "Fluctuations",
                    "Circuits",
                    "Error correction codes",
                    "CMOS technology",
                    "Cosmic rays",
                    "Tail",
                    "Timing",
                    "Frequency synchronization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494080/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494081",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 235,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294186400",
                    "id": 37294186400,
                    "full_name": "S.H. Dhong",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282645300",
                    "id": 37282645300,
                    "full_name": "O. Takahashi",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37552575700",
                    "id": 37552575700,
                    "full_name": "M. White",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37557283100",
                    "id": 37557283100,
                    "full_name": "T. Asano",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561346500",
                    "id": 37561346500,
                    "full_name": "T. Nakazato",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37361572400",
                    "id": 37361572400,
                    "full_name": "J. Silberman",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330651200",
                    "id": 37330651200,
                    "full_name": "A. Kawasumi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37550283600",
                    "id": 37550283600,
                    "full_name": "H. Yoshihara",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6-stage fully pipelined embedded SRAM is implemented in a 90nm SOI technology. The array uses a conventional 6-transistor memory cell and sense amplifier to achieve the cycle time while minimizing the impact of device variation. A sum-addressed pre-decoder allows partial activation for power savings.",
        "article_number": 1494081,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494081",
        "html_url": "https://ieeexplore.ieee.org/document/1494081/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 486,
        "end_page": "612 Vol. 1",
        "citing_paper_count": 23,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Decoding",
                    "Streaming media",
                    "Wire",
                    "Process design",
                    "Acceleration",
                    "Buffer storage",
                    "Read-write memory",
                    "Pipelines",
                    "Registers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494081/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494082",
        "cat_title": "STATIC MEMORY",
        "cat_num": 26,
        "title": "The asynchronous 24MB on-chip level-3 cache for a dual-core Itanium/sup /spl reg//-family processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 236,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330614600",
                    "id": 37330614600,
                    "full_name": "J. Wuu",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337674300",
                    "id": 37337674300,
                    "full_name": "D. Weiss",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37659807000",
                    "id": 37659807000,
                    "full_name": "C. Morganti",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel, Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972753300",
                    "id": 37972753300,
                    "full_name": "M. Dreesen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 24MB level-3 cache on a dual-core Itanium/spl reg/ processor has more than 1.47G transistors. The cache uses an asynchronous design to reduce latency and power, and it includes other power saving and reliability improvement features. The 5-cycle array operates above 2GHz at 0.8V and 85/spl deg/C while consuming less than 4.2W.",
        "article_number": 1494082,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494082",
        "html_url": "https://ieeexplore.ieee.org/document/1494082/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 488,
        "end_page": "612 Vol. 1",
        "citing_paper_count": 20,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Decoding",
                    "Delay",
                    "Repeaters",
                    "Clocks",
                    "Voltage",
                    "Latches",
                    "Circuits",
                    "Random access memory",
                    "Microprocessors",
                    "Process planning"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494082/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494083",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "Session 27 overview - filters and continuous-time /spl Delta//spl Sigma/ converters",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 237,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275496800",
                    "id": 37275496800,
                    "full_name": "R. Roovers",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38277344100",
                    "id": 38277344100,
                    "full_name": "B. Redman-White",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Achieving the optimum trade-off between the complexity of filtering to restrict analog bandwidth and the dynamic range in the data-conversion function with the lowest power, remains a central issue in many mobile and communication applications. Traditionally, filtering has been used in conjunction with gain control to limit the resolution bandwidth of the ADC, and hence the power consumption, but the partitioning is constantly changing as ADC technology advances. ",
        "article_number": 1494083,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494083",
        "html_url": "https://ieeexplore.ieee.org/document/1494083/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 490,
        "end_page": "491",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Bandwidth",
                    "Energy consumption",
                    "Computed tomography",
                    "Dynamic range",
                    "Digital modulation",
                    "Filtering",
                    "Gain control",
                    "Feedback",
                    "Mobile communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494083/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494084",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A 3mW 74dB SNR 2MHz CT /spl Delta//spl Sigma/ ADC with a tracking-ADC-quantizer in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 238,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562495900",
                    "id": 37562495900,
                    "full_name": "L. Dorrer",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268759100",
                    "id": 37268759100,
                    "full_name": "F. Kuttner",
                    "author_order": 2
                },
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333539700",
                    "id": 37333539700,
                    "full_name": "P. Greco",
                    "author_order": 3
                },
                {
                    "affiliation": "Infineon, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339160200",
                    "id": 37339160200,
                    "full_name": "S. Derksen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A third-order CT multibit /spl Delta//spl Sigma/ ADC for wireless applications is implemented in 0.13 /spl mu/m CMOS. Instead of using a 4b flash quantizer, a tracking ADC composed of 3 comparators with interpolation is used to reduce the power consumption. Over a bandwidth of 2MHz the SNR is 74dB. The ADC consumes 3mW from a 1.5V supply when clocked at 104MHz.",
        "article_number": 1494084,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494084",
        "html_url": "https://ieeexplore.ieee.org/document/1494084/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 492,
        "end_page": "612 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Jitter",
                    "Energy consumption",
                    "Capacitance",
                    "Feedforward systems",
                    "Counting circuits",
                    "Bandwidth",
                    "Added delay",
                    "Linearity",
                    "Wireless communication",
                    "GSM"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494084/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494085",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A 1.2V 3.5mW /spl Delta//spl Sigma/ modulator with a passive current summing network and a variable gain function",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 239,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38200913900",
                    "id": 38200913900,
                    "full_name": "T. Nagai",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283780900",
                    "id": 37283780900,
                    "full_name": "H. Satou",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274385400",
                    "id": 37274385400,
                    "full_name": "H. Yamazaki",
                    "author_order": 3
                },
                {
                    "affiliation": "Fujitsu, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277581200",
                    "id": 37277581200,
                    "full_name": "Y. Watanabe",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.2V 3.5mW CT /spl Delta//spl Sigma/ modulator with a mixer for a mobile digital TV receiver is implemented in 0.11 /spl mu/m CMOS. A current summing network composed of passive elements is used in the loop filter feedforward path, contributing to the low power consumption. A 78dB total DR is achieved by varying the DAC output power with the input signal power.",
        "article_number": 1494085,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494085",
        "html_url": "https://ieeexplore.ieee.org/document/1494085/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 494,
        "end_page": "612 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Gain",
                    "Filters",
                    "Dynamic range",
                    "Power generation",
                    "Energy consumption",
                    "Digital modulation",
                    "Bandwidth",
                    "Receivers",
                    "Radio broadcasting"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494085/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494086",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A 4/sup th/-order 86dB CT /spl Delta//spl Sigma/ ADC with two amplifiers in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 240,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086189403",
                    "id": 37086189403,
                    "full_name": "A. Das",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269952000",
                    "id": 37269952000,
                    "full_name": "R. Hezar",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37529329000",
                    "id": 37529329000,
                    "full_name": "R. Byrd",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268701100",
                    "id": 37268701100,
                    "full_name": "G. Gomez",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283981900",
                    "id": 37283981900,
                    "full_name": "B. Haroun",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fourth-order 1b CT /spl Delta//spl Sigma/ converter using a two-amplifier loop and a 267MHz sampling frequency is implemented in 90nm CMOS. A double-loop architecture couples passive poles with a reduced number of active blocks to improve area and power while achieving 86dB peak SNR over a 600kHz band.",
        "article_number": 1494086,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494086",
        "html_url": "https://ieeexplore.ieee.org/document/1494086/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 496,
        "end_page": "612 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Bandwidth",
                    "Poles and zeros",
                    "1f noise",
                    "Jitter",
                    "Energy consumption",
                    "Passive filters",
                    "Sampling methods",
                    "Low voltage",
                    "Noise reduction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494086/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494087",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A low-noise low-voltage CT /spl Delta//spl Sigma/ modulator with digital compensation of excess loop delay",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 241,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275552500",
                    "id": 37275552500,
                    "full_name": "P. Fontaine",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268590500",
                    "id": 37268590500,
                    "full_name": "A.N. Mohieldin",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38289505100",
                    "id": 38289505100,
                    "full_name": "A. Bellaouar",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The implementation of a 3/sup rd/-order 50MS/s CT /spl Delta//spl Sigma/ modulator with 5 levels of quantization, for a CDMA2k receiver, is presented. Its 9nVrms//spl radic/Hz input referred noise produces 80dB of DR in a 600kHz BW for signals as low as 70mVrms. It draws 4mA from a single 1.5V supply, uses a 90nm CMOS process and occupies 0.25mm/sup 2/.",
        "article_number": 1494087,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494087",
        "html_url": "https://ieeexplore.ieee.org/document/1494087/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 498,
        "end_page": "613 Vol. 1",
        "citing_paper_count": 17,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Digital modulation",
                    "Delay",
                    "Transconductance",
                    "Clocks",
                    "CMOS technology",
                    "Digital signal processing",
                    "Energy consumption",
                    "Bandwidth",
                    "Feedback"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494087/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494088",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A 4.7mW 89.5dB DR CT complex /spl Delta//spl Sigma/ ADC with built-in LPF",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 242,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267203300",
                    "id": 37267203300,
                    "full_name": "F. Munoz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275489300",
                    "id": 37275489300,
                    "full_name": "K. Philips",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275503200",
                    "id": 37275503200,
                    "full_name": "A. Torralba",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CT complex /spl Delta//spl Sigma/ ADC with built-in LPF is presented. A modified feedback topology is used to improve robustness to interferers near f/sub g//2 or f/sub s/. Adding programmable gain control, the 0.18 /spl mu/m CMOS ADC achieves 89.5dB DR in a 1MHz BW, consuming 4.7mW from a 1.8V supply.",
        "article_number": 1494088,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494088",
        "html_url": "https://ieeexplore.ieee.org/document/1494088/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 500,
        "end_page": "613 Vol. 1",
        "citing_paper_count": 13,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency",
                    "Filters",
                    "Filtering",
                    "Stability",
                    "Energy consumption",
                    "Feedback loop",
                    "Output feedback",
                    "Diodes",
                    "Electronics packaging",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494088/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494089",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A 43mW CT complex /spl Delta//spl Sigma/ ADC with 23MHz of signal bandwidth and 68.8dB SNDR",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 243,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37860097500",
                    "id": 37860097500,
                    "full_name": "N. Yaghini",
                    "author_order": 1
                },
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269341700",
                    "id": 37269341700,
                    "full_name": "D. Johns",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A low-power wide-BW CT complex /spl Delta//spl Sigma/ ADC suitable for a low-IF receiver is fabricated in a 0.18 /spl mu/m CMOS process and consumes 42.6mW from a 1.8V supply. The IC achieves 68.8dB SNDR and a DR of 72.5dB over a 23.0MHz band centered around 11.5MHz.",
        "article_number": 1494089,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494089",
        "html_url": "https://ieeexplore.ieee.org/document/1494089/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 502,
        "end_page": "613 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bandwidth",
                    "Voltage",
                    "Feedback",
                    "Clocks",
                    "Resonator filters",
                    "Integrated circuit noise",
                    "Frequency",
                    "Transfer functions",
                    "Delay",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494089/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494090",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "Dynamically power-optimized channel-select filter for zero-IF GSM",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 244,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37706217400",
                    "id": 37706217400,
                    "full_name": "M. Ozgun",
                    "author_order": 1
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270896700",
                    "id": 37270896700,
                    "full_name": "Y. Tsividis",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282300300",
                    "id": 37282300300,
                    "full_name": "G. Burra",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.2 V channel-select filter is implemented in a 0.18 /spl mu/m digital CMOS process for a zero-IF GSM system. The filter includes a coarse AGC system with dynamic impedance scaling and dynamic biasing to optimize power consumption, which is scaled down in 5 steps from 2.6 mW to 0.45 mW per channel without introducing transients due to the changes. The area per channel is 1.2 mm/sup 2/.",
        "article_number": 1494090,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494090",
        "html_url": "https://ieeexplore.ieee.org/document/1494090/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 504,
        "end_page": "613 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Active filters",
                    "Energy consumption",
                    "Dynamic range",
                    "Capacitors",
                    "Circuit noise",
                    "Band pass filters",
                    "Signal to noise ratio",
                    "Impedance",
                    "Noise reduction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494090/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494091",
        "cat_title": "FILTERS AND CONTINUOUS-TIMECONVERTERS",
        "cat_num": 27,
        "title": "A 0.5V filter with PLL-based tuning in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 245,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268112000",
                    "id": 37268112000,
                    "full_name": "S. Chatterjee",
                    "author_order": 1
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270896700",
                    "id": 37270896700,
                    "full_name": "Y. Tsividis",
                    "author_order": 2
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268120200",
                    "id": 37268120200,
                    "full_name": "P. Kinget",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Design techniques that allow analog circuit operation with supply voltages as low as 0.5V are presented. A fully integrated 135kHz fifth-order elliptic LPF, including automatic bias circuits and an on-chip PLL for tuning, is implemented with standard devices in a 0.18 /spl mu/m CMOS process. The 1mm/sup 2/ chip has a measured DR of 57dB and draws 2.2mA from the 0.5V supply.",
        "article_number": 1494091,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494091",
        "html_url": "https://ieeexplore.ieee.org/document/1494091/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 506,
        "end_page": "613 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Threshold voltage",
                    "CMOS technology",
                    "MOS devices",
                    "Temperature",
                    "Transconductance",
                    "Resistors",
                    "Feedback circuits",
                    "Maintenance",
                    "Charge pumps"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494091/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494092",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "Session 28 overview - clocking and I/O",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 246,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37546270700",
                    "id": 37546270700,
                    "full_name": "D. Fischette",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273474300",
                    "id": 37273474300,
                    "full_name": "H. Tenhunen",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Low jitter and low power are competing demands on the clock networks of systems running at GHz speeds. In addition, testability concerns require that low jitter be verified accurately, quickly, and at low cost. The papers in the first half of this session address high-speed clock generation, distribution, and testing. The second half of the session looks at three multi-Gb/s/pin I/O interfaces, and an innovative approach to interfacing today's deep-submicron chips with high-voltage legacy systems.",
        "article_number": 1494092,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494092",
        "html_url": "https://ieeexplore.ieee.org/document/1494092/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 508,
        "end_page": "509",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Jitter",
                    "Sampling methods",
                    "CMOS technology",
                    "Interpolation",
                    "Redundancy",
                    "Interleaved codes",
                    "Packaging",
                    "Integrated circuit interconnections",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494092/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494093",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "A sub-10ps multi-phase sampling system using redundancy",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 247,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087393704",
                    "id": 37087393704,
                    "full_name": "Li-min Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984074",
                    "id": 37086984074,
                    "full_name": "Chih-Kong Ken Yang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The feasibility of sampling with clock phases spaced by a bin size of <10ps for a multi-channel system in a 0.18 /spl mu/m CMOS technology is demonstrated. The phase spacing is limited only by uncorrelated thermal noise in the system. Redundancy is introduced in addition to interpolators and offset compensation to reduce static errors to 1.5ps.",
        "article_number": 1494093,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494093",
        "html_url": "https://ieeexplore.ieee.org/document/1494093/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 510,
        "end_page": "613 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Sampling methods",
                    "Redundancy",
                    "Phase noise",
                    "Clocks",
                    "Voltage",
                    "Circuits",
                    "System testing",
                    "Jitter",
                    "Phase measurement",
                    "Noise reduction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494093/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494094",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "A programmable on-chip picosecond jitter-measurement circuit without a reference-clock input",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 248,
        "authors": {
            "authors": [
                {
                    "affiliation": "Advantest, Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277543500",
                    "id": 37277543500,
                    "full_name": "M. Ishida",
                    "author_order": 1
                },
                {
                    "affiliation": "Advantest, Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37541246000",
                    "id": 37541246000,
                    "full_name": "K. Ichiyama",
                    "author_order": 2
                },
                {
                    "affiliation": "Advantest, Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275854200",
                    "id": 37275854200,
                    "full_name": "T.J. Yamaguchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275850100",
                    "id": 37275850100,
                    "full_name": "M. Soma",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337849000",
                    "id": 37337849000,
                    "full_name": "M. Suda",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265922800",
                    "id": 37265922800,
                    "full_name": "T. Okayasu",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265923100",
                    "id": 37265923100,
                    "full_name": "D. Watanabe",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335522700",
                    "id": 37335522700,
                    "full_name": "K. Yamamoto",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An on-chip jitter measurement circuit in 0.18 /spl mu/m CMOS is demonstrated, using a combination of a programmable delay line, interleaving PFD, and programmable charge pumps. The method does not require a reference clock. Interleaving PFD minimizes bias errors. Measurement linearity is 3.5 /spl mu/V/ps with an error of 1.03ps/sub rms/ for a 2GHz clock.",
        "article_number": 1494094,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494094",
        "html_url": "https://ieeexplore.ieee.org/document/1494094/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 512,
        "end_page": "614 Vol. 1",
        "citing_paper_count": 36,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Interleaved codes",
                    "Phase frequency detector",
                    "Clocks",
                    "Jitter",
                    "Current measurement",
                    "Charge measurement",
                    "Delay lines",
                    "Charge pumps",
                    "Linearity"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494094/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494095",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "A chip-package hybrid DLL loop and clock distribution network for low-jitter clock delivery",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 249,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087393966",
                    "id": 37087393966,
                    "full_name": "Daehyun Chung",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087393969",
                    "id": 37087393969,
                    "full_name": "Chunghyun Ryu",
                    "author_order": 2
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087151733",
                    "id": 37087151733,
                    "full_name": "Hyungsoo Kim",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087153956",
                    "id": 37087153956,
                    "full_name": "Choonheung Lee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087155174",
                    "id": 37087155174,
                    "full_name": "Jaedong Kim",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087393487",
                    "id": 37087393487,
                    "full_name": "Jinyoung Kim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087394054",
                    "id": 37087394054,
                    "full_name": "Kicheol Bae",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087393577",
                    "id": 37087393577,
                    "full_name": "Jiheon Yu",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307461",
                    "id": 37087307461,
                    "full_name": "Seungjae Lee",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087393739",
                    "id": 37087393739,
                    "full_name": "Hoijun Yoo",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086974068",
                    "id": 37086974068,
                    "full_name": "Joungho Kim",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A chip-package hybrid DLL and clock distribution network provides low-jitter clock signals by utilizing separate supply connections and lossless package layer interconnections instead of on-chip global wires. The hybrid scheme has 78ps/sub co/ jitter and under 240mV digital noise at 500MHz, while a conventional scheme has a 172ps/sub p-p/ jitter under the same conditions.",
        "article_number": 1494095,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494095",
        "html_url": "https://ieeexplore.ieee.org/document/1494095/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 514,
        "end_page": "614 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Packaging",
                    "Jitter",
                    "Delay",
                    "Repeaters",
                    "Circuit noise",
                    "CMOS technology",
                    "Noise generators",
                    "Integrated circuit interconnections",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494095/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494096",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "A CMOS DLL-based 120MHz to 1.8GHz clock generator for dynamic frequency scaling",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 250,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087392677",
                    "id": 37087392677,
                    "full_name": "Jin-Han Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087392534",
                    "id": 37087392534,
                    "full_name": "Young-Ho Kwak",
                    "author_order": 2
                },
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087392560",
                    "id": 37087392560,
                    "full_name": "Seok-Ryung Yoon",
                    "author_order": 3
                },
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087301332",
                    "id": 37087301332,
                    "full_name": "Moo-Young Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173843",
                    "id": 37087173843,
                    "full_name": "Soo-Won Kim",
                    "author_order": 5
                },
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087183325",
                    "id": 37087183325,
                    "full_name": "Chulwoo Kim",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A DLL-based clock generator for dynamic frequency scaling is fabricated in a 0.35 /spl mu/m CMOS technology. It generates clock signals ranging from 120MHz to 1.8GHz. The frequency can be dynamically changed. If the clock generator scales its output frequency dynamically by programming with the same last bit, it takes only one clock cycle to lock. The proposed clock generator has a jitter of /spl plusmn/6.6ps/sub pp/ at 1.3GHz.",
        "article_number": 1494096,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494096",
        "html_url": "https://ieeexplore.ieee.org/document/1494096/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 516,
        "end_page": "614 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Frequency",
                    "Detectors",
                    "Signal generators",
                    "Pulse generation",
                    "Pulse inverters",
                    "Jitter",
                    "Pulse width modulation inverters",
                    "Pulse circuits",
                    "Local oscillators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494096/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494097",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "1.1 to 1.6GHz distributed differential oscillator global clock network",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 251,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281293100",
                    "id": 37281293100,
                    "full_name": "S.C. Chan",
                    "author_order": 1
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513800",
                    "id": 37273513800,
                    "full_name": "K.L. Shepard",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513200",
                    "id": 37273513200,
                    "full_name": "P.J. Restle",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A distributed differential oscillator global clock network using on-chip spiral inductors is designed in a 0.18 /spl mu/m 1.8V CMOS technology. The 2mm/spl times/2mm resonant clock network has a tank Q of 4.3, achieves more than an order of magnitude less jitter than a conventional non-resonant tree-driven-grid global clock network, and uses almost three times less power.",
        "article_number": 1494097,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494097",
        "html_url": "https://ieeexplore.ieee.org/document/1494097/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 518,
        "end_page": "519 Vol. 1",
        "citing_paper_count": 14,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Oscillators",
                    "Clocks",
                    "Inductors",
                    "Jitter",
                    "Capacitance",
                    "Resonance",
                    "Spirals",
                    "Drives",
                    "Noise reduction",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494097/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494098",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "A 3Gb/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 252,
        "authors": {
            "authors": [
                {
                    "affiliation": "Pohang Univ. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423607",
                    "id": 37087423607,
                    "full_name": "Seung-Jun Bae",
                    "author_order": 1
                },
                {
                    "affiliation": "Pohang Univ. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087614068",
                    "id": 37087614068,
                    "full_name": "Hyung-Joon Chi",
                    "author_order": 2
                },
                {
                    "affiliation": "Pohang Univ. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087539522",
                    "id": 37087539522,
                    "full_name": "Hyung-Rae Kim",
                    "author_order": 3
                },
                {
                    "affiliation": "Pohang Univ. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087147912",
                    "id": 37087147912,
                    "full_name": "Hong-June Park",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3Gbit/s/pin 8b parallel 4-drop single-ended DRAM transceiver is implemented in a 0.25 /spl mu/m CMOS process. Digital calibrations are performed for equalization and compensation of data skew and offset voltage. A continuously active on-die termination is used to reduce reflections. A phase detector is proposed for the digital DLL to achieve the S/H time of 10ps.",
        "article_number": 1494098,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494098",
        "html_url": "https://ieeexplore.ieee.org/document/1494098/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 520,
        "end_page": "614 Vol. 1",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Random access memory",
                    "Calibration",
                    "Clocks",
                    "Circuits",
                    "Resistors",
                    "Reflection",
                    "Transmitters",
                    "Multiplexing",
                    "Equalizers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494098/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494099",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "3Gb/s AC-coupled chip-to-chip communication using a low-swing pulse receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 253,
        "authors": {
            "authors": [
                {
                    "affiliation": "North Carolina State Univ., Raleigh, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184861",
                    "id": 37087184861,
                    "full_name": "Lei Luo",
                    "author_order": 1
                },
                {
                    "affiliation": "North Carolina State Univ., Raleigh, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275491700",
                    "id": 37275491700,
                    "full_name": "J.M. Wilson",
                    "author_order": 2
                },
                {
                    "affiliation": "North Carolina State Univ., Raleigh, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268827300",
                    "id": 37268827300,
                    "full_name": "S.E. Mick",
                    "author_order": 3
                },
                {
                    "affiliation": "North Carolina State Univ., Raleigh, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087185354",
                    "id": 37087185354,
                    "full_name": "Jian Xu",
                    "author_order": 4
                },
                {
                    "affiliation": "North Carolina State Univ., Raleigh, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142934",
                    "id": 37087142934,
                    "full_name": "Liang Zhang",
                    "author_order": 5
                },
                {
                    "affiliation": "North Carolina State Univ., Raleigh, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268823900",
                    "id": 37268823900,
                    "full_name": "P.D. Franzon",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3Gbit/s 60mV low-swing pulse receiver is presented for AC-coupled interconnect (ACCI). Using this receiver, we demonstrate without errors, chip-to-chip communication through an ACCI channel with 150fF coupling capacitors, across 15cm FR4 microstrip line. A test chip is fabricated in 0.18 /spl mu/m CMOS technology and the TX and RX dissipate 15mW per I/O at 3Gbit/s.",
        "article_number": 1494099,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494099",
        "html_url": "https://ieeexplore.ieee.org/document/1494099/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 522,
        "end_page": "614 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Pulse amplifiers",
                    "Optical signal processing",
                    "Circuit testing",
                    "Integrated circuit interconnections",
                    "Coupling circuits",
                    "Inverters",
                    "Feedback",
                    "Clocks",
                    "Packaging"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494099/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494100",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "Mixed-voltage I/O buffer with dynamic gate-bias circuit to achieve 3/spl times/V/sub DD/ input tolerance by using 1/spl times/V/sub DD/ devices and single V/sub DD/ supply",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 254,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086975295",
                    "id": 37086975295,
                    "full_name": "Ming-Dou Ker",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087204379",
                    "id": 37087204379,
                    "full_name": "Shih-Lun Chen",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This work presents a mixed-voltage I/O buffer realized with 1/spl times/V/sub DD/ devices and single V/sub DD/ power supply to receive 3/spl times/V/sub DD/ input signals without suffering gate-oxide reliability problems. The proposed I/O buffer is verified in a 0.13 /spl mu/m 1V CMOS process. This technique can be extended to receive 4/spl times/V/sub DD/, 5/spl times/V/sub CD/, and even 6/spl times/V/sub DD/ input signals.",
        "article_number": 1494100,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494100",
        "html_url": "https://ieeexplore.ieee.org/document/1494100/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 524,
        "end_page": "614 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Voltage control",
                    "Power supplies",
                    "CMOS technology",
                    "Protection",
                    "Signal generators",
                    "Logic devices",
                    "Threshold voltage",
                    "Inverters",
                    "Dynamic voltage scaling"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494100/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494101",
        "cat_title": "CLOCKING AND I/O",
        "cat_num": 28,
        "title": "Clocking and circuit design for a parallel I/O on a first-generation CELL processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 255,
        "authors": {
            "authors": [
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087301057",
                    "id": 37087301057,
                    "full_name": "Ken Chang",
                    "author_order": 1
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297591300",
                    "id": 37297591300,
                    "full_name": "S. Pamarti",
                    "author_order": 2
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37649331200",
                    "id": 37649331200,
                    "full_name": "K. Kaviani",
                    "author_order": 3
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270360800",
                    "id": 37270360800,
                    "full_name": "E. Alon",
                    "author_order": 4
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087368081",
                    "id": 37087368081,
                    "full_name": "Xudong Shi",
                    "author_order": 5
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37664911900",
                    "id": 37664911900,
                    "full_name": "T.J. Chin",
                    "author_order": 6
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087303129",
                    "id": 37087303129,
                    "full_name": "Jie Shen",
                    "author_order": 7
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288262600",
                    "id": 37288262600,
                    "full_name": "G. Yip",
                    "author_order": 8
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350843000",
                    "id": 37350843000,
                    "full_name": "C. Madden",
                    "author_order": 9
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283124400",
                    "id": 37283124400,
                    "full_name": "R. Schmitt",
                    "author_order": 10
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275080500",
                    "id": 37275080500,
                    "full_name": "C. Yuan",
                    "author_order": 11
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349426000",
                    "id": 37349426000,
                    "full_name": "F. Assaderaghi",
                    "author_order": 12
                },
                {
                    "affiliation": "Rambus, Los Altos, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M. Horowitz",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A parallel I/O is integrated on a first-generation CELL processor in 90nm SOI CMOS. A clock-tracking architecture suppresses reference jitter to achieve 6.4Gbit/s/link operation at 21.6mW/Gbit/s. SOI effects on analog circuits, in particular high-speed receivers, are addressed to achieve a receiver sensitivity of /spl plusmn/12mV at 6.4Gbit/s with BER <10/sup -14/ measured using 7b PRBS data.",
        "article_number": 1494101,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494101",
        "html_url": "https://ieeexplore.ieee.org/document/1494101/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 526,
        "end_page": "615 Vol. 1",
        "citing_paper_count": 32,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Circuit synthesis",
                    "Timing jitter",
                    "Phase locked loops",
                    "Bandwidth",
                    "Semiconductor device measurement",
                    "Passband",
                    "CMOS process",
                    "Aggregates",
                    "Application specific integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494101/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494102",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "Session 29 overview - RF techniques",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 256,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285053600",
                    "id": 37285053600,
                    "full_name": "M. Paparo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990557",
                    "id": 37086990557,
                    "full_name": "Qiuting Huang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "New applications for silicon-based IC technologies are in the process of being defined in frequency bands well above 10GHz, including short-range automotive radar in the 24GHz ISM band, local-multipoint distribution systems (LMDS) at 28 to 30GHz (IEEE 802.16) for broadband WLAN, and multiple bands between 10 and 66GHz. In the first paper in this session (29.1), on-chip transformers are used extensively in the implementation of a 3-stage 21 to 26GHz power amplifier, implemented in 0.18\u00b5m SiGe BiCMOS. A maximum power-added efficiency (PAE) of 19% and output power of +23dBm are achieved \u2212 a very competitive result for circuits operating at these frequencies. Quadrature VCOs, used extensively in monolithic silicon transceivers, are described in Paper 29.5. The design presented extends the frequency range of such circuits beyond 30GHz, with very low quadrature phase error. ",
        "article_number": 1494102,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494102",
        "html_url": "https://ieeexplore.ieee.org/document/1494102/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 528,
        "end_page": "529",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Circuits",
                    "Transceivers",
                    "Voltage-controlled oscillators",
                    "Wireless LAN",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Transformers",
                    "Power amplifiers",
                    "Power generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494102/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494103",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A 21 to 26GHz SiGe bipolar PA MMIC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 257,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38231607600",
                    "id": 38231607600,
                    "full_name": "T.S.D. Cheung",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087541444",
                    "id": 37087541444,
                    "full_name": "R.L. John",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284268300",
                    "id": 37284268300,
                    "full_name": "D.L. Harame",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3-stage 21 to 26GHz SiGe PA with 21dBm output power is presented. Small-signal gain is approximately 20dB and reverse isolation is <-30dB. PAE at 24GHz is >12.5%. On-chip transformers are extensively used to efficiently couple common-base stages and I/O to source and load, respectively. The 2.45/spl times/2.45mm/sup 2/ chip is fabricated in a 0.18/spl mu/m SiGe BiCMOS process (f/sub T/=100GHz) and draws 450mA from a 1.8V supply.",
        "article_number": 1494103,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494103",
        "html_url": "https://ieeexplore.ieee.org/document/1494103/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 530,
        "end_page": "615 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "MMICs",
                    "Power amplifiers",
                    "Impedance matching",
                    "Power generation",
                    "Transformers",
                    "Radio frequency",
                    "Integrated circuit technology",
                    "Electric breakdown"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494103/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494104",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "Direct-digital RF modulator IC in 0.13 /spl mu/m CMOS for wide-band multi-radio applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 258,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nokia, Helsinki, Finland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697780100",
                    "id": 37697780100,
                    "full_name": "P. Eloranta",
                    "author_order": 1
                },
                {
                    "affiliation": "Nokia, Helsinki, Finland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697779700",
                    "id": 37697779700,
                    "full_name": "P. Seppinen",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An IQ-modulator constructed using direct digital-to-RF converters for wide-band multi-radio applications achieves better than -43dBc of LO-leakage and -47dBc of image rejection. The signal-level dependent maximum power consumption is 60.5mW with a -10dBm WCDMA signal. The modulator occupies 0.7mm/sup 2/ of silicon area in a standard 1.2V 0.13 /spl mu/m CMOS process.",
        "article_number": 1494104,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494104",
        "html_url": "https://ieeexplore.ieee.org/document/1494104/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 532,
        "end_page": "615 Vol. 1",
        "citing_paper_count": 15,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Application specific integrated circuits",
                    "CMOS integrated circuits",
                    "Radiofrequency integrated circuits",
                    "Wideband",
                    "Image converters",
                    "Energy consumption",
                    "Multiaccess communication",
                    "Silicon",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494104/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494105",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "Low-power g/sub m/-boosted LNA and VCO circuits in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 259,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087537889",
                    "id": 37087537889,
                    "full_name": "Xiaoyong Li",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272375800",
                    "id": 37272375800,
                    "full_name": "S. Shekhar",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275544000",
                    "id": 37275544000,
                    "full_name": "D.J. Allstot",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 5.8GHz fully integrated common-gate LNA uses a g/sub m/-boosting technique and draws 1.9mA from a 1.8V supply with 9.4dB gain 7.6dBm IIP3, and 2.5dB NF. A Colpitts differential VCO (QVCO) employs a similar method and draws 3.6mA (4.3mA) from a 2V supply. Phase noise at 50kHz and 1 MHz offset frequencies are -97dBc/Hz (-104Bc/Hz) and -128 dBc/Hz (-127dBc/Hz), respectively.",
        "article_number": 1494105,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494105",
        "html_url": "https://ieeexplore.ieee.org/document/1494105/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 534,
        "end_page": "615 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Circuits",
                    "Transconductance",
                    "Impedance matching",
                    "Energy consumption",
                    "Phase noise",
                    "Robust stability",
                    "Frequency",
                    "Active noise reduction",
                    "Topology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494105/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494106",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A 0.75 to 2.2GHz continuously-tunable quadrature VCO",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 260,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270650300",
                    "id": 37270650300,
                    "full_name": "D. Guermandi",
                    "author_order": 1
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270655100",
                    "id": 37270655100,
                    "full_name": "P. Tortori",
                    "author_order": 2
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270650900",
                    "id": 37270650900,
                    "full_name": "E. Franchi",
                    "author_order": 3
                },
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270651400",
                    "id": 37270651400,
                    "full_name": "A. Gnudi",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The /spl plusmn/20% tuning range of a fully integrated quadrature LC-VCO is extended to /spl plusmn/50%. The quadrature VCO is inserted in a loop with an SSB mixer and two frequency dividers that add 100/spl times/100 /spl mu/m/sup 2/ area in a 0.13 /spl mu/m CMOS process and draw 10mA from a 1.2V supply. Quadrature error is <2/spl deg/ and phase noise <-120dBc/Hz at 1 MHz offset.",
        "article_number": 1494106,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494106",
        "html_url": "https://ieeexplore.ieee.org/document/1494106/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 536,
        "end_page": "615 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Contracts",
                    "Bluetooth",
                    "Local oscillators",
                    "GSM",
                    "Transceivers",
                    "Radiofrequency integrated circuits",
                    "Phase noise",
                    "Current measurement",
                    "Current supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494106/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494107",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A 32 GHz quadrature LC-VCO in 0.25 /spl mu/m SiGe BiCMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 261,
        "authors": {
            "authors": [
                {
                    "affiliation": "Delft Univ. of Technol., Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37398718200",
                    "id": 37398718200,
                    "full_name": "W.L. Chan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275067800",
                    "id": 37275067800,
                    "full_name": "H. Veenstra",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275477100",
                    "id": 37275477100,
                    "full_name": "J.R. Long",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 32 GHz quadrature VCO achieves over 45 dB of image rejection in a 70 GHz-f/sub T/ SiGe process. Each VCO stage uses a new negative resistance topology to realize >330 /spl Omega/ of negative resistance with <4 fF parasitic capacitance. The coupled VCO has a measured tuning range of 30.6 to 32.6 GHz, phase noise of -97 dBc/Hz at 1 MHz offset and occupies 0.7/spl times/0.5 mm/sup 2/.",
        "article_number": 1494107,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494107",
        "html_url": "https://ieeexplore.ieee.org/document/1494107/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 538,
        "end_page": "616 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Voltage-controlled oscillators",
                    "Topology",
                    "Parasitic capacitance",
                    "Electrical resistance measurement",
                    "Noise measurement",
                    "Phase measurement",
                    "Phase noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494107/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494108",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A 1mW current-reuse CMOS differential LC-VCO with low phase noise",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 262,
        "authors": {
            "authors": [
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087212844",
                    "id": 37087212844,
                    "full_name": "Seok-Ju Yun",
                    "author_order": 1
                },
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087645191",
                    "id": 37087645191,
                    "full_name": "So-Bong Shin",
                    "author_order": 2
                },
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087146370",
                    "id": 37087146370,
                    "full_name": "Hyung-Chul Choi",
                    "author_order": 3
                },
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142744",
                    "id": 37087142744,
                    "full_name": "Sang-Gug Lee",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An LC-VCO with halt of the power dissipation of a that of the conventional topology is presented. The LC-VCO replaces one of the NMOSFET of the conventional differential LC-VCO with a PMOSFET. The operational principles and design guidelines of the proposed topology are reported. The proposed LC-VCO is implemented in a 0.18 /spl mu/m CMOS technology for 2GHz applications and measurements show phase noise is -103dBc/Hz at 100kHz offset while dissipating 1mW from a 1.25V supply.",
        "article_number": 1494108,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494108",
        "html_url": "https://ieeexplore.ieee.org/document/1494108/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 540,
        "end_page": "616 Vol. 1",
        "citing_paper_count": 32,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase noise",
                    "Voltage",
                    "Voltage-controlled oscillators",
                    "Switches",
                    "MOSFET circuits",
                    "Resistors",
                    "Topology",
                    "CMOS technology",
                    "Inductors",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494108/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494109",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "I/Q mismatch compensation in a 90nm low-IF CMOS receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 263,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564208300",
                    "id": 37564208300,
                    "full_name": "I. Elahi",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275679000",
                    "id": 37275679000,
                    "full_name": "K. Muhammad",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275564800",
                    "id": 37275564800,
                    "full_name": "P.T. Balsara",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An I/Q mismatch compensation circuit for a low-IF GSM receiver implemented in a 90nm CMOS process is presented. A single-tap adaptive decorrelation technique is used with L/sub 1/-norm inverse power measurement and gear-shifting circuits. An image rejection ratio in excess of 50dB is achieved allowing the receiver to use IF frequencies higher than half of the channel bandwidth.",
        "article_number": 1494109,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494109",
        "html_url": "https://ieeexplore.ieee.org/document/1494109/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 542,
        "end_page": "616 Vol. 1",
        "citing_paper_count": 9,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Adaptive filters",
                    "GSM",
                    "Frequency",
                    "Temperature",
                    "Degradation",
                    "Circuit testing",
                    "Narrowband",
                    "Filtering",
                    "Instruments",
                    "1f noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494109/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494110",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A noise cancellation technique in active RF-CMOS mixers",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 264,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275521400",
                    "id": 37275521400,
                    "full_name": "H. Darabi",
                    "author_order": 1
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37528183700",
                    "id": 37528183700,
                    "full_name": "J. Chiu",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Based on the physical understanding of noise mechanisms in active mixers, a noise cancellation technique to reduce the flicker-noise contribution of the switches in a Gilbert-type mixer is presented. A prototype double-balanced mixer in 0.13 /spl mu/m CMOS is fabricated as a proof of concept. The circuit achieves a flicker-noise corner almost an order-of-magnitude lower than that of a standard implementation without compromising the linearity, gain, or power consumption.",
        "article_number": 1494110,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494110",
        "html_url": "https://ieeexplore.ieee.org/document/1494110/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 544,
        "end_page": "616 Vol. 1",
        "citing_paper_count": 8,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise cancellation",
                    "Switches",
                    "1f noise",
                    "Voltage",
                    "Equations",
                    "Switching circuits",
                    "Linearity",
                    "White noise",
                    "Space vector pulse width modulation",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494110/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494111",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A WLAN direct up-conversion mixer with automatic image rejection calibration",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 265,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268745200",
                    "id": 37268745200,
                    "full_name": "J. Craninckx",
                    "author_order": 1
                },
                {
                    "affiliation": "IMEC, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37391935300",
                    "id": 37391935300,
                    "full_name": "B. Debaillie",
                    "author_order": 2
                },
                {
                    "affiliation": "IMEC, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284967600",
                    "id": 37284967600,
                    "full_name": "B. Come",
                    "author_order": 3
                },
                {
                    "affiliation": "IMEC, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274326100",
                    "id": 37274326100,
                    "full_name": "S. Donnay",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A direct upconverter for 5 to 6 GHz WLAN is presented that includes circuitry for automatic output spectrum calibration. For calibration, the RF signal is down-converted by reusing the up-conversion mixers, making the up- and down-conversion errors correlated. The transmit errors are determined based on only low-frequency measurements. The realized mixer achieves >40 dB image rejection.",
        "article_number": 1494111,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494111",
        "html_url": "https://ieeexplore.ieee.org/document/1494111/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 546,
        "end_page": "616 Vol. 1",
        "citing_paper_count": 11,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wireless LAN",
                    "Calibration",
                    "Baseband",
                    "Circuits",
                    "Radio frequency",
                    "Transceivers",
                    "Signal generators",
                    "Signal analysis",
                    "Filters",
                    "RF signals"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494111/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494112",
        "cat_title": "RF TECHNIQUES",
        "cat_num": 29,
        "title": "A 17mW 0.66mm/sup 2/ direct-conversion receiver for 1 Mb/s cable replacement",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 266,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37551128600",
                    "id": 37551128600,
                    "full_name": "S. Verma",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087209626",
                    "id": 37087209626,
                    "full_name": "Junfeng Xu",
                    "author_order": 2
                },
                {
                    "affiliation": "Stanford Univ., USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286985900",
                    "id": 37286985900,
                    "full_name": "M. Hamada",
                    "author_order": 3
                },
                {
                    "affiliation": "Stanford Univ., USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277269000",
                    "id": 37277269000,
                    "full_name": "T.H. Lee",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A very low-cost WPAN receiver implemented in 0.25 /spl mu/m CMOS technology consumes 17 mW from a 1.8 V supply and occupies an area of 0.66 mm/sup 2/. A new coding scheme permits the integration of an HPF to mitigate DC-offset and 1/f noise. A linear front-end eliminates the external band-preselect filter.",
        "article_number": 1494112,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494112",
        "html_url": "https://ieeexplore.ieee.org/document/1494112/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 548,
        "end_page": "617 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bluetooth",
                    "Costs",
                    "Filters",
                    "Voltage-controlled oscillators",
                    "MOS devices",
                    "Hardware",
                    "Shape",
                    "Frequency synthesizers",
                    "Capacitors",
                    "Linearity"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494112/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494113",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "Session 30 overview - displays and biosensors",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 267,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087487525",
                    "id": 37087487525,
                    "full_name": "Tiemin Zhao",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275567900",
                    "id": 37275567900,
                    "full_name": "R. Thewes",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This session is the combination of two parts. The first part focuses on display technology and highlights a microdisplay for portable electronics, and driver technologies for LCD TVs. The second part focuses on biosensing, and highlights advanced approaches for neural-signal monitoring, and biomolecule detection.",
        "article_number": 1494113,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494113",
        "html_url": "https://ieeexplore.ieee.org/document/1494113/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 550,
        "end_page": "551",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Biosensors",
                    "CMOS technology",
                    "Microdisplays",
                    "Driver circuits",
                    "Sensor arrays",
                    "CMOS process",
                    "Liquid crystal displays",
                    "Light emitting diodes",
                    "TV",
                    "Consumer electronics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494113/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494114",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "A CMOS-based microdisplay with calibrated backplane",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 268,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37557247300",
                    "id": 37557247300,
                    "full_name": "A.R. Chen",
                    "author_order": 1
                },
                {
                    "affiliation": "MIT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283723300",
                    "id": 37283723300,
                    "full_name": "A.I. Akinwande",
                    "author_order": 2
                },
                {
                    "affiliation": "MIT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173296",
                    "id": 37087173296,
                    "full_name": "Hae-Seung Lee",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 360/spl times/200 microdisplay backplane is implemented in a standard CMOS process. It includes silicon light emitters for use in conjunction with image intensifiers, and is also compatible with organic LED technology. The integrated display driver includes column-parallel DACs with self-calibration techniques to improve precision while minimizing area. The IC is fabricated in 0.18 /spl mu/m 5M1P CMOS process and is 80 mm/sup 2/.",
        "article_number": 1494114,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494114",
        "html_url": "https://ieeexplore.ieee.org/document/1494114/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 552,
        "end_page": "617 Vol. 1",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microdisplays",
                    "Backplanes",
                    "Switches",
                    "Driver circuits",
                    "Displays",
                    "Organic light emitting diodes",
                    "CMOS technology",
                    "Calibration",
                    "Light emitting diodes",
                    "Image intensifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494114/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494115",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "A panel-sized TFT-LCD scan driver",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 269,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37981510100",
                    "id": 37981510100,
                    "full_name": "D. Sasaki",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972733900",
                    "id": 37972733900,
                    "full_name": "O. Ishibashi",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604726",
                    "id": 37088604726,
                    "full_name": "T. Toba",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604655",
                    "id": 37088604655,
                    "full_name": "S. Noda",
                    "author_order": 4
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604691",
                    "id": 37088604691,
                    "full_name": "J. Yanase",
                    "author_order": 5
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604925",
                    "id": 37088604925,
                    "full_name": "H. Takaoka",
                    "author_order": 6
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334335500",
                    "id": 37334335500,
                    "full_name": "Y. Sato",
                    "author_order": 7
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604728",
                    "id": 37088604728,
                    "full_name": "Y. Kamon",
                    "author_order": 8
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972719900",
                    "id": 37972719900,
                    "full_name": "H. Tsuchi",
                    "author_order": 9
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604841",
                    "id": 37088604841,
                    "full_name": "H. Okumura",
                    "author_order": 10
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37967976200",
                    "id": 37967976200,
                    "full_name": "H. Kanoh",
                    "author_order": 11
                },
                {
                    "affiliation": "NEC Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37314027600",
                    "id": 37314027600,
                    "full_name": "H. Hayama",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Panel-sized drivers are LSIs with lengths nearly equal to the width/height of LCDs. They have equal outputs to scan column/lines and do not need tapes or PCBs for assembly. These SOI devices employ CMOS TFTs on a glass substrate. Including the floating body effect, a 189 mm-long scan driver with 768 outputs for TFT-LCDs is fabricated successfully.",
        "article_number": 1494115,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494115",
        "html_url": "https://ieeexplore.ieee.org/document/1494115/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 554,
        "end_page": "555 Vol. 1",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Driver circuits",
                    "Assembly",
                    "Thin film transistors",
                    "Propagation delay",
                    "Large scale integration",
                    "Costs",
                    "Portable computers",
                    "Pulse measurements",
                    "Mirrors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494115/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494116",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "An LCD column driver using a switch capacitor DAC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 270,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Semicond., USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562552900",
                    "id": 37562552900,
                    "full_name": "M. Bell",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "LCD column drivers have traditionally used non-linear R-string style DACs. This paper describes an architecture that uses 768 linear charge redistribution 10/12 b DACs to implement a 384-output column driver. Each DAC performs its conversion in less than 15 /spl mu/s and draws less than 2.5 /spl mu/A. This architecture allows 10 b independent color control in a 17 mm/sup 2/ die for the LCD television market.",
        "article_number": 1494116,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494116",
        "html_url": "https://ieeexplore.ieee.org/document/1494116/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 556,
        "end_page": "557 Vol. 1",
        "citing_paper_count": 17,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Variable structure systems",
                    "Capacitors",
                    "Bonding",
                    "Gold",
                    "Voltage",
                    "Indium phosphide"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494116/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494117",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "A three-dimensional neural recording microsystem with implantable data compression circuitry",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 271,
        "authors": {
            "authors": [
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337746300",
                    "id": 37337746300,
                    "full_name": "R. Olsson",
                    "author_order": 1
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185332400",
                    "id": 38185332400,
                    "full_name": "K. Wise",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 256-site microsystem comprises 4 neural recording arrays with integrated amplification and multiplexing circuitry and an implantable spike detection ASIC. The spike detector compresses the amount of neural data by 92%, increasing the total number of channels recorded wirelessly from 25 to 312. The implantable circuitry consumes 5.4 mW at 3 V.",
        "article_number": 1494117,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494117",
        "html_url": "https://ieeexplore.ieee.org/document/1494117/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 558,
        "end_page": "559 Vol. 1",
        "citing_paper_count": 20,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Data compression",
                    "Probes",
                    "Neurons",
                    "Epilepsy",
                    "Space technology",
                    "CMOS technology",
                    "Application specific integrated circuits",
                    "Energy consumption",
                    "Laboratories",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494117/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494118",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "A battery-powered 8-channel wireless FM IC for biopotential recording applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 272,
        "authors": {
            "authors": [
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330402900",
                    "id": 37330402900,
                    "full_name": "P. Mohseni",
                    "author_order": 1
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275359500",
                    "id": 37275359500,
                    "full_name": "K. Najafi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8-channel microsystem for transmission of 7 input biopotentials using wireless FM in the band of 94 to 98 MHz requires only 3 off-chip components. The 4.84 mm/sup 2/ IC is fabricated using a 1.5 /spl mu/m 2P2M CMOS process, dissipates /spl sim/2.05 mW at 3 V, and wirelessly reconstructs an 800 /spl mu/V neural spike over a distance of /spl sim/13 cm with an I/O correlation coefficient of /spl sim/96%.",
        "article_number": 1494118,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494118",
        "html_url": "https://ieeexplore.ieee.org/document/1494118/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 560,
        "end_page": "617 Vol. 1",
        "citing_paper_count": 25,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Application specific integrated circuits",
                    "Frequency",
                    "Power measurement",
                    "Microelectrodes",
                    "Voltage",
                    "Signal generators",
                    "Crosstalk",
                    "Cables",
                    "Biomedical measurements",
                    "Electric variables measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494118/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494119",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "A wireless biosensing chip for DNA detection",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 273,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087540465",
                    "id": 37087540465,
                    "full_name": "Y. Yazawa",
                    "author_order": 1
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087539405",
                    "id": 37087539405,
                    "full_name": "T. Oonishi",
                    "author_order": 2
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38500439900",
                    "id": 38500439900,
                    "full_name": "K. Watanabe",
                    "author_order": 3
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37594590400",
                    "id": 37594590400,
                    "full_name": "R. Nemoto",
                    "author_order": 4
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972708200",
                    "id": 37972708200,
                    "full_name": "M. Kamahori",
                    "author_order": 5
                },
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087537642",
                    "id": 37087537642,
                    "full_name": "T. Hasebe",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087536631",
                    "id": 37087536631,
                    "full_name": "Y. Akamatsu",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A wireless sensing chip for biological assay is fully operational in a sample solution. The IC monolithically integrates a biological sensor, an RF communication circuit, and a coupling coil on a 2.5/spl times/2.5 mm/sup 2/ chip in 0.35 /spl mu/m CMOS technology. Detection of single nucleotide polymorphism (SNP) in DNA is successfully carried out by the chip.",
        "article_number": 1494119,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494119",
        "html_url": "https://ieeexplore.ieee.org/document/1494119/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 562,
        "end_page": "617 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Biosensors",
                    "DNA",
                    "Wireless sensor networks",
                    "CMOS technology",
                    "CMOS integrated circuits",
                    "Monolithic integrated circuits",
                    "Radiofrequency integrated circuits",
                    "Radio frequency",
                    "Coupling circuits",
                    "Coils"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494119/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494120",
        "cat_title": "DISPLAYS AND BIOSENSORS",
        "cat_num": 30,
        "title": "A programmable electrochemical biosensor array in 0.18 /spl mu/m standard CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 274,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295059600",
                    "id": 37295059600,
                    "full_name": "A. Hassibi",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277269000",
                    "id": 37277269000,
                    "full_name": "T.H. Lee",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10/spl times/5 electrochemical biosensor array is designed and fabricated in standard 0.18 /spl mu/m CMOS. Each pixel occupies 160/spl times/120 /spl mu/m/sup 2/ and contains a programmable sensor capable of performing differential impedance spectroscopy, amperometric analysis, and field-effect sensing for molecular biology applications.",
        "article_number": 1494120,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494120",
        "html_url": "https://ieeexplore.ieee.org/document/1494120/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 564,
        "end_page": "617 Vol. 1",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Biosensors",
                    "Electrodes",
                    "Sensor arrays",
                    "Probes",
                    "Transducers",
                    "CMOS process",
                    "DNA",
                    "Proteins",
                    "Costs",
                    "Fabrication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494120/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494121",
        "cat_title": "MASS STORAGE",
        "cat_num": 31,
        "title": "Session 31 overview - mass storage",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 275,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326061800",
                    "id": 37326061800,
                    "full_name": "D. Parlour",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272602000",
                    "id": 37272602000,
                    "full_name": "R. Krishnamurthy",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Advances in materials and solid-state electronics have led to evolving standards for removable optical storage media which provide the consumer with cheap reliable read/write mass storage. The existing CD and DVD formats provide 650MB and 4.7GB capacity, respectively, while the emerging Blu-ray format offers 25GB single-layer capacity with a minimum 36Mb/s transfer rate. This session presents a variety of solutions to the challenges of supporting many formats spanning a wide range of data-transfer rates, and disk capacities, in a low-cost consumer setting",
        "article_number": 1494121,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494121",
        "html_url": "https://ieeexplore.ieee.org/document/1494121/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 566,
        "end_page": "567",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DVD",
                    "Material storage",
                    "Clocks",
                    "Voltage-controlled oscillators",
                    "CMOS integrated circuits",
                    "Photonic integrated circuits",
                    "Optical pulse generation",
                    "Phase locked loops",
                    "Jitter",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494121/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494122",
        "cat_title": "MASS STORAGE",
        "cat_num": 31,
        "title": "A CMOS 1X- to 16X-Speed DVD write channel IC",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 276,
        "authors": {
            "authors": [
                {
                    "affiliation": "Asahi Kasei Microsystems, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37945189800",
                    "id": 37945189800,
                    "full_name": "Y. Konno",
                    "author_order": 1
                },
                {
                    "affiliation": "Asahi Kasei Microsystems, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089132202",
                    "id": 37089132202,
                    "full_name": "K. Tomioka",
                    "author_order": 2
                },
                {
                    "affiliation": "Asahi Kasei Microsystems, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37900192800",
                    "id": 37900192800,
                    "full_name": "Y. Aiba",
                    "author_order": 3
                },
                {
                    "affiliation": "Asahi Kasei Microsystems, Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37948335000",
                    "id": 37948335000,
                    "full_name": "K. Yamazoe",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171477",
                    "id": 37087171477,
                    "full_name": "Bang-Sup Song",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The optical recording write pulse sequence is generated by using 20-phase VCO clock edges, phase-locked to the 26 to 420 MHz input-channel clock frequencies. Pulse width and delay are programmable with 120/spl plusmn/40 ps timing resolution at 16/spl times/ speed. Fabricated in 0.35 /spl mu/m CMOS, the chip occupies 3.5/spl times/3.3 mm/sup 2/ and consumes 294 mW at 3.3 V.",
        "article_number": 1494122,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494122",
        "html_url": "https://ieeexplore.ieee.org/document/1494122/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 568,
        "end_page": "618 Vol. 1",
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DVD",
                    "CMOS integrated circuits",
                    "Optical pulse generation",
                    "Clocks",
                    "Photonic integrated circuits",
                    "Optical recording",
                    "Voltage-controlled oscillators",
                    "Frequency",
                    "Optical pulses",
                    "Space vector pulse width modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494122/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494123",
        "cat_title": "MASS STORAGE",
        "cat_num": 31,
        "title": "DLL-based clock recovery in a PRML channel",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 277,
        "authors": {
            "authors": [
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087277186",
                    "id": 37087277186,
                    "full_name": "Ping Ying Wang",
                    "author_order": 1
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087849292",
                    "id": 37087849292,
                    "full_name": "Hsueh-Wu Kao",
                    "author_order": 2
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087697956",
                    "id": 37087697956,
                    "full_name": "Yung-Yu Lin",
                    "author_order": 3
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087848729",
                    "id": 37087848729,
                    "full_name": "Meng-Ta Yang",
                    "author_order": 4
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459486",
                    "id": 37087459486,
                    "full_name": "Jin-Bin Yang",
                    "author_order": 5
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087850900",
                    "id": 37087850900,
                    "full_name": "Hsiang Ji Hsieh",
                    "author_order": 6
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087849285",
                    "id": 37087849285,
                    "full_name": "Yuh Cheng",
                    "author_order": 7
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087905606",
                    "id": 37087905606,
                    "full_name": "Chih-Yuan Chen",
                    "author_order": 8
                },
                {
                    "affiliation": "MediaTek, Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087206599",
                    "id": 37087206599,
                    "full_name": "Jyh-Shin Pan",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A DLL-based clock recovery circuit is designed to eliminate drawbacks of the VCO while maintaining the advantages of a PLL for frequency multiplication and jitter filtering. This design demonstrates that the tracking jitter is 1/20 of that of a PLL for a 1024 times frequency multiplication. The circuits are verified with PRML detectors for BD/DVD at channel bit rates of 264/478 Mb/s.",
        "article_number": 1494123,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494123",
        "html_url": "https://ieeexplore.ieee.org/document/1494123/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 570,
        "end_page": "618 Vol. 1",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Circuits",
                    "Phase locked loops",
                    "Jitter",
                    "Voltage-controlled oscillators",
                    "Frequency conversion",
                    "Filtering",
                    "Time frequency analysis",
                    "Detectors",
                    "DVD"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494123/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494124",
        "cat_title": "MASS STORAGE",
        "cat_num": 31,
        "title": "A CMOS multi-format read/write SoC for 7/spl times/Blu-ray/16/spl times/DVD/56/spl times/CD",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 278,
        "authors": {
            "authors": [
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087206599",
                    "id": 37087206599,
                    "full_name": "Jyh-Shin Pan",
                    "author_order": 1
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087195982",
                    "id": 37087195982,
                    "full_name": "Pi-Hai Liu",
                    "author_order": 2
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087849285",
                    "id": 37087849285,
                    "full_name": "Yuh Cheng",
                    "author_order": 3
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605878",
                    "id": 37088605878,
                    "full_name": "Wen-Yi Wu",
                    "author_order": 4
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087905606",
                    "id": 37087905606,
                    "full_name": "Chih-Yuan Chen",
                    "author_order": 5
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459486",
                    "id": 37087459486,
                    "full_name": "Jin-Bin Yang",
                    "author_order": 6
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087848729",
                    "id": 37087848729,
                    "full_name": "Meng-Ta Yang",
                    "author_order": 7
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087850900",
                    "id": 37087850900,
                    "full_name": "Hsiang-Ji Hsieh",
                    "author_order": 8
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087277186",
                    "id": 37087277186,
                    "full_name": "Ping-Ying Wang",
                    "author_order": 9
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606082",
                    "id": 37088606082,
                    "full_name": "Ming-Yang Chao",
                    "author_order": 10
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605855",
                    "id": 37088605855,
                    "full_name": "Li-Lien Lin",
                    "author_order": 11
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605965",
                    "id": 37088605965,
                    "full_name": "Jia-Horng Shieh",
                    "author_order": 12
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087672285",
                    "id": 37087672285,
                    "full_name": "Chun-Nan Chen",
                    "author_order": 13
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087849292",
                    "id": 37087849292,
                    "full_name": "Hsueh-Wu Kao",
                    "author_order": 14
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087697956",
                    "id": 37087697956,
                    "full_name": "Yung-Yu Lin",
                    "author_order": 15
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605773",
                    "id": 37088605773,
                    "full_name": "Ching-Ning Chiu",
                    "author_order": 16
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087650293",
                    "id": 37087650293,
                    "full_name": "Hsin-Cheng Chen",
                    "author_order": 17
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087951635",
                    "id": 37087951635,
                    "full_name": "Shao-Chueh Hu",
                    "author_order": 18
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087763219",
                    "id": 37087763219,
                    "full_name": "Shu-Fang Tsai",
                    "author_order": 19
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087599219",
                    "id": 37087599219,
                    "full_name": "Chi-Chun Hsu",
                    "author_order": 20
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605831",
                    "id": 37088605831,
                    "full_name": "Cheng-Chih Mao",
                    "author_order": 21
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087653030",
                    "id": 37087653030,
                    "full_name": "Chih-Chin Chen",
                    "author_order": 22
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An SoC for high-speed read and write functions is designed for multi-formats of 7/spl times/BD/16/spl times/DVD/56/spl times/CD at channel bit rates of 462/418/242Mbit/s. The data is detected by a PRML detector. The ECC CODEC for all formats is integrated as a single RS-CODEC. The SoC is implemented as a 30mm/sup 2/ die in a 0.18 /spl mu/m 1P6M CMOS process and consumes 1.0/0.9/0.7W in 7/spl times/BD/16/spl times/DVD/56/spl times/CD playback modes.",
        "article_number": 1494124,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494124",
        "html_url": "https://ieeexplore.ieee.org/document/1494124/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 572,
        "end_page": "618 Vol. 1",
        "citing_paper_count": 0,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DVD",
                    "Decoding",
                    "Circuits",
                    "Error correction",
                    "Voltage",
                    "Frequency",
                    "CMOS process",
                    "High speed optical techniques",
                    "Data storage systems",
                    "Computer architecture"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494124/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494125",
        "cat_title": "TD: ADVANCED ARRAY STRUCTURES",
        "cat_num": 32,
        "title": "Session 32 overview - advanced array structures",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 279,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323486600",
                    "id": 37323486600,
                    "full_name": "E. Cantatore",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269333600",
                    "id": 37269333600,
                    "full_name": "K. Kotani",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Large circuits that are built as an array of more-basic elements, such as stand-alone or embedded memories, and addressing matrices for LED displays, are of paramount importance in the electronics market. Accordingly, new developments in this field have a special relevance to the electronics industry. In this session, innovative memory solutions will be discussed, first; then, new applications enabled by the use of organic-transistor technology will be presented. ",
        "article_number": 1494125,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494125",
        "html_url": "https://ieeexplore.ieee.org/document/1494125/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 574,
        "end_page": "575",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Displays",
                    "Random access memory",
                    "Active matrix technology",
                    "Organic electronics",
                    "Shift registers",
                    "Consumer electronics",
                    "CMOS technology",
                    "Driver circuits",
                    "Integrated circuit interconnections",
                    "Thin film transistors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494125/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494126",
        "cat_title": "TD: ADVANCED ARRAY STRUCTURES",
        "cat_num": 32,
        "title": "Memory technologies in the nano-era: challenges and opportunities",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 280,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085932160",
                    "id": 37085932160,
                    "full_name": "Kinam Kim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087181203",
                    "id": 37087181203,
                    "full_name": "Gitae Jeong",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "As we move into the nano-era, there are growing concerns about the future of conventional memories due to their increasing technical complexity, fabrication cost, and scalability issues. In this paper, technical challenges and recent breakthroughs in conventional memories, and the future directions of memory development including new types of memories are introduced and discussed.",
        "article_number": 1494126,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494126",
        "html_url": "https://ieeexplore.ieee.org/document/1494126/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 576,
        "end_page": "618 Vol. 1",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "FinFETs",
                    "Nonvolatile memory",
                    "Random access memory",
                    "Voltage",
                    "Hafnium oxide",
                    "CMOS technology",
                    "Silicon",
                    "Space technology",
                    "Interference",
                    "Flash memory"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494126/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494127",
        "cat_title": "TD: ADVANCED ARRAY STRUCTURES",
        "cat_num": 32,
        "title": "A flexible 240/spl times/320-pixel display with integrated row drivers manufactured in organic electronics",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 281,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37610980700",
                    "id": 37610980700,
                    "full_name": "P. van Lieshout",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37319364500",
                    "id": 37319364500,
                    "full_name": "E. van Veenendaal",
                    "author_order": 2
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37831336000",
                    "id": 37831336000,
                    "full_name": "L. Schrijnemakers",
                    "author_order": 3
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323479800",
                    "id": 37323479800,
                    "full_name": "G. Gelinck",
                    "author_order": 4
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088002221",
                    "id": 37088002221,
                    "full_name": "F. Touwslager",
                    "author_order": 5
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37694496600",
                    "id": 37694496600,
                    "full_name": "E. Huitema",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Rollable electrophoretic displays with an active-matrix backplane are an emerging application of organic electronics. Integrating row shift registers on the display backplane reduces the number of interconnects and the footprint. Stand-alone shift registers using organic electronics on a flexible substrate are designed, realized, and characterized. The circuit contains 240 stages and has over 4000 transistors. Furthermore, a 240-stage shift register is integrated with a QVGA active-matrix display.",
        "article_number": 1494127,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494127",
        "html_url": "https://ieeexplore.ieee.org/document/1494127/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 578,
        "end_page": "618 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Displays",
                    "Driver circuits",
                    "Flexible manufacturing systems",
                    "Organic electronics",
                    "Shift registers",
                    "Thin film transistors",
                    "Organic thin film transistors",
                    "Switches",
                    "Voltage",
                    "Substrates"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494127/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494128",
        "cat_title": "TD: ADVANCED ARRAY STRUCTURES",
        "cat_num": 32,
        "title": "A sheet-type scanner based on a 3D stacked organic-transistor circuit with double word-line and double bit-line structure",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 282,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270375100",
                    "id": 37270375100,
                    "full_name": "H. Kawaguchi",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37415585300",
                    "id": 37415585300,
                    "full_name": "S. Iba",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37289517300",
                    "id": 37289517300,
                    "full_name": "Y. Kato",
                    "author_order": 3
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270372000",
                    "id": 37270372000,
                    "full_name": "T. Sekitani",
                    "author_order": 4
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270373300",
                    "id": 37270373300,
                    "full_name": "T. Someya",
                    "author_order": 5
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275966400",
                    "id": 37275966400,
                    "full_name": "T. Sakurai",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Double word-line and bit-line structure in an organic FET-based sheet-type scanner is described. This structure reduces the line delay by a factor of 5, and the power by a factor of 7. To realize the structure in a pixel array, 3D stacked organic FETs are manufactured. The active leakage is reduced by a dynamic serially connected decoder.",
        "article_number": 1494128,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494128",
        "html_url": "https://ieeexplore.ieee.org/document/1494128/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 580,
        "end_page": "618 Vol. 1",
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "OFETs",
                    "Cathodes",
                    "Skin",
                    "Photodiodes",
                    "Optical films",
                    "Optical sensors",
                    "Mechanical sensors",
                    "Delay lines",
                    "Semiconductor materials"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494128/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494129",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC glossary",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 283,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": " ",
        "article_number": 1494129,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494129",
        "html_url": "https://ieeexplore.ieee.org/document/1494129/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 620,
        "end_page": "622",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Terminology",
                    "Pulse modulation",
                    "MOSFETs",
                    "Pulse amplifiers",
                    "Frequency shift keying",
                    "Low-noise amplifiers",
                    "Chirp modulation",
                    "Finite impulse response filter",
                    "Phased arrays",
                    "Optical arrays"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494129/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494130",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2005 tutorials",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 284,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Provides an abstract for each of the tutorial presentations and a brief professional biography of each presenter. The complete presentations were not made available for publication as part of the conference proceedings.",
        "article_number": 1494130,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494130",
        "html_url": "https://ieeexplore.ieee.org/document/1494130/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 624,
        "end_page": "625",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494130/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494131",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "RF circuit design from technology to systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 285,
        "authors": {
            "authors": [
                {
                    "full_name": "S.S. Wong",
                    "author_order": 1
                },
                {
                    "full_name": "J. Long",
                    "author_order": 2
                },
                {
                    "full_name": "K. O",
                    "author_order": 3
                },
                {
                    "full_name": "R. Gharpurey",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This Short Course is intended to provide both entry level and experienced engineers with practical approaches to the design of RF circuitry in CMOS and BiCMOS technologies. Completing the course provides the attendee with an overall perspective of the technology considerations, circuit design issues and detailed design strategies for circuit building blocks for wired and wireless communication applications. Topics covered address the challenges faced by RF designers in current and future technologies with an emphasis on the detailed circuit design approaches and methodologies for RF integration. ",
        "article_number": 1494131,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494131",
        "html_url": "https://ieeexplore.ieee.org/document/1494131/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 626,
        "end_page": "627",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Circuit synthesis",
                    "CMOS technology",
                    "BiCMOS integrated circuits",
                    "Integrated circuit technology",
                    "Radiofrequency integrated circuits",
                    "Isolation technology",
                    "CMOS integrated circuits",
                    "Transceivers",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494131/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494132",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Girafe forum",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 286,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The quality of the spectrum of clock generators has a crucial impact on the performance of communications systems. Different system concepts may yield widely disparate specifications for VCOs and PLLs even for the same application. Trade-offs between contradictory requirements, such as low phase noise and wide bandwidth, are needed to fulfill and optimize system specifications. ",
        "article_number": 1494132,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494132",
        "html_url": "https://ieeexplore.ieee.org/document/1494132/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 628,
        "end_page": "632",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Computer architecture",
                    "Phase locked loops",
                    "Testing",
                    "Integrated circuit reliability",
                    "Automotive engineering",
                    "Microprocessors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494132/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494133",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Index to authors",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 287,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "The author index contains an entry for each author and coauthor included in the proceedings record.",
        "article_number": 1494133,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494133",
        "html_url": "https://ieeexplore.ieee.org/document/1494133/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 633,
        "end_page": "637",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Indexes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": ""
    },
    {
        "doi": "10.1109/ISSCC.2005.1494134",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Executive Committee",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 288,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Provides a listing of current committee members.",
        "article_number": 1494134,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494134",
        "html_url": "https://ieeexplore.ieee.org/document/1494134/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 638,
        "end_page": "638",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494134/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494135",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Program Committee",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 289,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Provides a listing of current committee members.",
        "article_number": 1494135,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494135",
        "html_url": "https://ieeexplore.ieee.org/document/1494135/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 639,
        "end_page": "640",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494135/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494136",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "San francisco marriott hotel location map",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 290,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": " ",
        "article_number": 1494136,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494136",
        "html_url": "https://ieeexplore.ieee.org/document/1494136/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 641,
        "end_page": "642",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Storage area networks",
                    "Solid state circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494136/"
    },
    {
        "doi": "10.1109/ISSCC.2005.1494137",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2006 call for papers",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 291,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.",
        "article_number": 1494137,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494137",
        "html_url": "https://ieeexplore.ieee.org/document/1494137/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 643,
        "end_page": "643",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": ""
    },
    {
        "doi": "10.1109/ISSCC.2005.1494138",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Timetable of ISSCC 2005 sessions",
        "publisher": "IEEE",
        "isbn": "0-7803-8904-2",
        "issn": "2376-8606",
        "partnum": "05CH37636",
        "rank": 292,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the conference schedule of events and sessions.",
        "article_number": 1494138,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494138",
        "html_url": "https://ieeexplore.ieee.org/document/1494138/",
        "publication_title": "ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "10-10 Feb. 2005",
        "publication_number": 9995,
        "is_number": 32118,
        "publication_year": 2005,
        "publication_date": "10-10 Feb. 2005",
        "start_page": 644,
        "end_page": "644",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8904-2",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/1494138/"
    }
]