<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clock3xxx_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock3xxx_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP3 clock data</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2010, 2012 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2011 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Paul Walmsley</span>
<span class="cm"> * With many device clock fixes by Kevin Hilman and Jouni Högander</span>
<span class="cm"> * DPLL bypass clock support added by Roman Tereshonkov</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Virtual clocks are introduced as convenient tools.</span>
<span class="cm"> * They are sources for other clocks and not supposed</span>
<span class="cm"> * to be requested from drivers directly.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;plat/hardware.h&gt;</span>
<span class="cp">#include &lt;plat/clkdev_omap.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;clock3xxx.h&quot;</span>
<span class="cp">#include &quot;clock34xx.h&quot;</span>
<span class="cp">#include &quot;clock36xx.h&quot;</span>
<span class="cp">#include &quot;clock3517.h&quot;</span>
<span class="cp">#include &quot;cm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-34xx.h&quot;</span>
<span class="cp">#include &quot;prm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-34xx.h&quot;</span>
<span class="cp">#include &quot;control.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * clocks</span>
<span class="cm"> */</span>

<span class="cp">#define OMAP_CM_REGADDR		OMAP34XX_CM_REGADDR</span>

<span class="cm">/* Maximum DPLL multiplier, divider values for OMAP3 */</span>
<span class="cp">#define OMAP3_MAX_DPLL_MULT		2047</span>
<span class="cp">#define OMAP3630_MAX_JTYPE_DPLL_MULT	4095</span>
<span class="cp">#define OMAP3_MAX_DPLL_DIV		128</span>

<span class="cm">/*</span>
<span class="cm"> * DPLL1 supplies clock to the MPU.</span>
<span class="cm"> * DPLL2 supplies clock to the IVA2.</span>
<span class="cm"> * DPLL3 supplies CORE domain clocks.</span>
<span class="cm"> * DPLL4 supplies peripheral clocks.</span>
<span class="cm"> * DPLL5 supplies other peripheral clocks (USBHOST, USIM).</span>
<span class="cm"> */</span>

<span class="cm">/* Forward declarations for DPLL bypass clocks */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll1_fck</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll2_fck</span><span class="p">;</span>

<span class="cm">/* PRM CLOCKS */</span>

<span class="cm">/* According to timer32k.c, this is a 32768Hz clock, not a 32000Hz clock. */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_32k_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_32k_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">secure_32k_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;secure_32k_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Virtual source clocks for osc_sys_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_12m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_12m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_13m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_13m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_16_8m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_16_8m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">16800000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_19_2m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_19_2m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">19200000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_26m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_26m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_38_4m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_38_4m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">38400000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">osc_sys_12m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">osc_sys_13m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">osc_sys_16_8m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">osc_sys_19_2m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">osc_sys_26m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">osc_sys_38_4m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">osc_sys_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_12m_ck</span><span class="p">,</span>   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">osc_sys_12m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_13m_ck</span><span class="p">,</span>   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">osc_sys_13m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_16_8m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">osc_sys_16_8m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_19_2m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">osc_sys_19_2m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_26m_ck</span><span class="p">,</span>   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">osc_sys_26m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_38_4m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">osc_sys_38_4m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Oscillator clock */</span>
<span class="cm">/* 12, 13, 16.8, 19.2, 26, or 38.4 MHz */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">osc_sys_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;osc_sys_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP3430_PRM_CLKSEL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_SYS_CLKIN_SEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">osc_sys_clksel</span><span class="p">,</span>
	<span class="cm">/* REVISIT: deal with autoextclkmode? */</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sys_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">osc_sys_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* Latency: this clock is only enabled after PRM_CLKSETUP.SETUP_TIME */</span>
<span class="cm">/* Feeds DPLLs - divided first by PRM_CLKSRC_CTRL.SYSCLKDIV? */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">osc_sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP3430_PRM_CLKSRC_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP_SYSCLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sys_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_altclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_altclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Optional external clock input for some McBSPs */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp_clks</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp_clks&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PRM EXTERNAL CLOCK OUTPUT */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkout1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkout1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">osc_sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP3430_PRM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKOUT_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLLS */</span>

<span class="cm">/* CM CLOCKS */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div16_dpll_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">dpll4_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* DPLL1 */</span>
<span class="cm">/* MPU clock source */</span>
<span class="cm">/* Type: DPLL */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll1_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKSEL1_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll1_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freqsel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_DPLL_FREQSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKEN_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MPU_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">auto_recal_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MPU_DPLL_DRIFTGUARD_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_en_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_DPLL_RECAL_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_st_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_DPLL_ST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_AUTOIDLE_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_AUTO_MPU_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_IDLEST_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_ST_MPU_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span> <span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_MULT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_DIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll1_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This virtual clock provides the CLKOUTX2 output from the DPLL if the</span>
<span class="cm"> * DPLL isn&#39;t bypassed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll1_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll1_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll1_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* On DPLL1, unlike other DPLLs, the divider is downstream from CLKOUTX2 */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div16_dpll1_x2m2_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll1_x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_dpll_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Does not exist in the TRM - needed to separate the M2 divider from</span>
<span class="cm"> * bypass selection in mpu_ck</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll1_x2m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll1_x2m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll1_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKSEL2_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div16_dpll1_x2m2_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL2 */</span>
<span class="cm">/* IVA2 clock source */</span>
<span class="cm">/* Type: DPLL */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll2_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKSEL1_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_IVA2_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_IVA2_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll2_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freqsel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_IVA2_DPLL_FREQSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKEN_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_IVA2_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_STOP</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">),</span>
	<span class="p">.</span><span class="n">auto_recal_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_en_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_st_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_AUTOIDLE_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_AUTO_IVA2_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_IDLEST_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_ST_IVA2_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span> <span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_MULT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_DIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll2_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll2_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div16_dpll2_m2x2_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_dpll_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The TRM is conflicted on whether IVA2 clock comes from DPLL2 CLKOUT</span>
<span class="cm"> * or CLKOUTX2. CLKOUT seems most plausible.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll2_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll2_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span>
					  <span class="n">OMAP3430_CM_CLKSEL2_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_IVA2_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div16_dpll2_m2x2_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll2_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DPLL3</span>
<span class="cm"> * Source clock for all interfaces and for some device fclks</span>
<span class="cm"> * REVISIT: Also supports fast relock bypass - not included below</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll3_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CORE_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CORE_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freqsel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CORE_DPLL_FREQSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_CORE_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">auto_recal_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_CORE_DPLL_DRIFTGUARD_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_en_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CORE_DPLL_RECAL_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_st_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CORE_DPLL_ST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_AUTOIDLE</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_AUTO_CORE_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_IDLEST</span><span class="p">),</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_ST_CORE_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span> <span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_MULT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_DIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_core_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This virtual clock provides the CLKOUTX2 output from the DPLL if the</span>
<span class="cm"> * DPLL isn&#39;t bypassed</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll3_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div31_dpll3_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div31_dpll3m2_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_dpll3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* DPLL3 output M2 - primary control point for CORE speed */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll3_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CORE_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div31_dpll3m2_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_core_dpll_m2_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll3_m2x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_m2x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div16_dpll3_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_dpll_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* This virtual clock is the source for dpll3_m3x2_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll3_m3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_m3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_DIV_DPLL3_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div16_dpll3_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll3_m3x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_m3x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_m3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PWRDN_EMU_CORE_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">INVERT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emu_core_alwon_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emu_core_alwon_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_m3x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL4 */</span>
<span class="cm">/* Supplies 96MHz, 54Mhz TV DAC, DSS fclk, CAM sensor clock, emul trace clk */</span>
<span class="cm">/* Type: DPLL */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll4_dd</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll4_dd_34xx</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freqsel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_FREQSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_PERIPH_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_STOP</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">auto_recal_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_en_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_st_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_ST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_AUTOIDLE</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_AUTO_PERIPH_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_IDLEST</span><span class="p">),</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_ST_PERIPH_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span> <span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_MULT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_DIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll4_dd_3630</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_PERIPH_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_PERIPH_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_STOP</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">auto_recal_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_en_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_st_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PERIPH_DPLL_ST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_AUTOIDLE</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_AUTO_PERIPH_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_IDLEST</span><span class="p">),</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_ST_PERIPH_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dco_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_PERIPH_DPLL_DCO_SEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sddiv_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_PERIPH_DPLL_SD_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span> <span class="o">=</span> <span class="n">OMAP3630_MAX_JTYPE_DPLL_MULT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_DIV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">DPLL_J_TYPE</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll4_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This virtual clock provides the CLKOUTX2 output from the DPLL if the</span>
<span class="cm"> * DPLL isn&#39;t bypassed --</span>
<span class="cm"> * XXX does this serve any downstream clocks?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll4_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dpll4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* This virtual clock is the source for dpll4_m2x2_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKSEL3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_DIV_96M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m2x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m2x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PWRDN_96M_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">INVERT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DPLL4 generates DPLL4_M2X2_CLK which is then routed into the PRM as</span>
<span class="cm"> * PRM_96M_ALWON_(F)CLK.  Two clocks then emerge from the PRM:</span>
<span class="cm"> * 96M_ALWON_FCLK (called &quot;omap_96m_alwon_fck&quot; below) and</span>
<span class="cm"> * CM_96K_(F)CLK.</span>
<span class="cm"> */</span>

<span class="cm">/* Adding 192MHz Clock node needed by SGX */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_192m_alwon_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_192m_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_96m_alwon_fck_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">omap_96m_alwon_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_192m_alwon_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_96m_alwon_fck_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_96m_dpll_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_96m_sys_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_96m_alwon_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_96m_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_96m_alwon_fck_3630</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_96m_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_192m_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_CLKSEL_96M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap_96m_alwon_fck_clksel</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cm_96m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cm_96m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_96m_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">omap_96m_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cm_96m_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_96m_dpll_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	 <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_96m_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_96m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_96m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_SOURCE_96M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap_96m_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This virtual clock is the source for dpll4_m3x2_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_CLKSEL_TV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m3x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m3x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PWRDN_TV_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">INVERT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_54m_d4m3x2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_54m_alt_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">omap_54m_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m3x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_54m_d4m3x2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_altclk</span><span class="p">,</span>    <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_54m_alt_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_54m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_54m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_SOURCE_54M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap_54m_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_48m_cm96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">omap_48m_alt_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">omap_48m_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cm_96m_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_48m_cm96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_altclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">omap_48m_alt_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_48m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_48m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_SOURCE_48M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap_48m_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_12m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_12m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This virtual clock is the source for dpll4_m4x2_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m4_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m4_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_CLKSEL_DSS1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m4x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m4x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PWRDN_DSS1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">INVERT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This virtual clock is the source for dpll4_m5x2_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m5_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m5_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_CAM_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_CLKSEL_CAM_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m5x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m5x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m5_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PWRDN_CAM_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">INVERT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This virtual clock is the source for dpll4_m6x2_ck */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m6_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m6_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3630_DIV_DPLL4_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The PWRDN bit is apparently only available on 3430ES2 and above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll4_m6x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_m6x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m6_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_PWRDN_EMU_PERIPH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">INVERT_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emu_per_alwon_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emu_per_alwon_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m6x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL5 */</span>
<span class="cm">/* Supplies 120MHz clock, USIM source clock */</span>
<span class="cm">/* Type: DPLL */</span>
<span class="cm">/* 3430ES2 only */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll5_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_CLKSEL4</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_PERIPH2_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_PERIPH2_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freqsel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_PERIPH2_DPLL_FREQSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_CLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_PERIPH2_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_STOP</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">auto_recal_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_PERIPH2_DPLL_DRIFTGUARD_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_en_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recal_st_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_SND_PERIPH_DPLL_ST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_AUTOIDLE2_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_AUTO_PERIPH2_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_IDLEST2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_ST_PERIPH2_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span> <span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_MULT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="n">OMAP3_MAX_DPLL_DIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll5_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll5_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll5_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll5_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div16_dpll5_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll5_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_dpll_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll5_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll5_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll5_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_CLKSEL5</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_DIV_120M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div16_dpll5_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dpll5_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CM EXTERNAL CLOCK OUTPUTS */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">clkout2_src_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">clkout2_src_sys_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">clkout2_src_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">clkout2_src_54m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">clkout2_src_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">clkout2_src_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">clkout2_src_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cm_96m_fck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">clkout2_src_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_54m_fck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">clkout2_src_54m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkout2_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clkout2_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP3430_CM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKOUT2_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP3430_CM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKOUT2SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">clkout2_src_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">sys_clkout2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sys_clkout2_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkout2_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">sys_clkout2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkout2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkout2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP3430_CM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKOUT2_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sys_clkout2_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="cm">/* CM OUTPUT CLOCKS */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">corex2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;corex2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll3_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL power domain clock controls */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div4_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div4_core_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * REVISIT: Are these in DPLL power domain or CM power domain? docs</span>
<span class="cm"> * may be inconsistent here?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKSEL1_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_MPU_CLK_SRC_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div4_core_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mpu_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpu_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll1_x2m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;mpu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* arm_fck is divided by two when DPLL1 locked; otherwise, passthrough mpu_ck */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">arm_fck_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">arm_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpu_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">arm_fck_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arm_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;arm_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mpu_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_IDLEST_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_ST_MPU_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">arm_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;mpu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* XXX What about neon_clkdm ? */</span>

<span class="cm">/*</span>
<span class="cm"> * REVISIT: This clock is never specifically defined in the 3430 TRM,</span>
<span class="cm"> * although it is referenced - so this is a guess</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emu_mpu_alwon_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emu_mpu_alwon_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mpu_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span> <span class="n">OMAP3430_CM_CLKSEL1_PLL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_IVA2_CLK_SRC_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div4_core_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iva2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iva2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll2_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;iva2_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Common interface clocks */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div2_core_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_L3_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div2_core_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div2_l3_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_L4_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div2_l3_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div2_l4_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rm_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rm_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_RM_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div2_l4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* GFX power domain */</span>

<span class="cm">/* GFX clocks are in 3430ES1 only. 3430ES2 and later uses the SGX instead */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">gfx_l3_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gfx_l3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Virtual parent clock for gfx_l3_ick and gfx_l3_fck</span>
<span class="cm"> * This interface clock does not have a CM_AUTOIDLE bit</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_l3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_l3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP_EN_GFX_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_l3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_l3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">gfx_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP_CLKSEL_GFX_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">gfx_l3_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_3430es1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_l3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_l3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">gfx_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_3430es1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_cg1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_cg1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">gfx_l3_fck</span><span class="p">,</span> <span class="cm">/* REVISIT: correct? */</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_EN_2D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_3430es1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_cg2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_cg2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">gfx_l3_fck</span><span class="p">,</span> <span class="cm">/* REVISIT: correct? */</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_EN_3D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_3430es1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SGX power domain - 3430ES2 only */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">sgx_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">sgx_192m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">sgx_corex2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_36XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">sgx_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sgx_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>	 <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">sgx_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cm_96m_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">sgx_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_192m_alwon_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">sgx_192m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">corex2_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">sgx_corex2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sgx_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sgx_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430ES2_SGX_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_CM_FCLKEN_SGX_EN_SGX_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430ES2_SGX_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_CLKSEL_SGX_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sgx_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;sgx_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span>
<span class="p">};</span>

<span class="cm">/* This interface clock does not have a CM_AUTOIDLE bit */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sgx_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sgx_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430ES2_SGX_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_CM_ICLKEN_SGX_EN_SGX_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;sgx_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CORE power domain */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">d2d_26m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;d2d_26m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_EN_D2D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;d2d_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">modem_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;modem_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_mdmclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MODEM_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;d2d_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sad2d_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sad2d_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SAD2D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;d2d_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mad2d_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mad2d_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MAD2D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;d2d_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">omap343x_gpt_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gpt_32k_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gpt_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt10_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt10_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT10_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT10_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt11_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt11_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT11_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT11_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cpefuse_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cpefuse_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_FCLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_CPEFUSE_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ts_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ts_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_FCLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_TS_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usbtll_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbtll_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll5_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP3430ES2_CM_FCLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USBTLL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CORE 96M FCLK-derived clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_96m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_96m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmchs3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmchs3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_MMC3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmchs2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmchs2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MMC2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mspro_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mspro_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MSPRO_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmchs1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmchs1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MMC1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_I2C3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_I2C2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_I2C1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * MCBSP 1 &amp; 5 get their 96MHz clock from core_96m_fck;</span>
<span class="cm"> * MCBSP 2, 3, 4 get their 96MHz clock from per_96m_fck.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_mcbsp_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_mcbsp_mcbsp_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">mcbsp_15_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_mcbsp_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_mcbsp_mcbsp_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp5_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp5_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP343X_CONTROL_DEVCONF1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP5_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_15_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP2_CONTROL_DEVCONF0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP1_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_15_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CORE_48M_FCK-derived clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_48m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_48m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_UART2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_UART1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fshostusb_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fshostusb_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_EN_FSHOSTUSB_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CORE_12M_FCK based clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_12m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_12m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_12m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hdq_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdq_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_12m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_HDQ_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL3-derived clock */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">ssi_ssr_corex2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">ssi_ssr_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">corex2_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">ssi_ssr_corex2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_ssr_fck_3430es1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_ssr_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SSI_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_SSI_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">ssi_ssr_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_ssr_fck_3430es2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_ssr_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_ssi_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SSI_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_SSI_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">ssi_ssr_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_sst_fck_3430es1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_sst_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_ssr_fck_3430es1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_sst_fck_3430es2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_sst_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_ssr_fck_3430es2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>



<span class="cm">/* CORE_L3_ICK based clocks */</span>

<span class="cm">/*</span>
<span class="cm"> * XXX must add clk_enable/clk_disable for these if standard code won&#39;t</span>
<span class="cm"> * handle it</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_l3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_l3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsotgusb_ick_3430es1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsotgusb_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_HSOTGUSB_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsotgusb_ick_3430es2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsotgusb_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_iclk_hsotgusb_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_HSOTGUSB_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This interface clock does not have a CM_AUTOIDLE bit */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sdrc_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdrc_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SDRC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpmc_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpmc_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span> <span class="cm">/* huh? */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SECURITY_L3_ICK based clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">security_l3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;security_l3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pka_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pka_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">security_l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_PKA_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CORE_L4_ICK based clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usbtll_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbtll_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USBTLL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmchs3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmchs3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_MMC3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Intersystem Communication Registers - chassis mode only */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">icr_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;icr_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_ICR_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aes2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aes2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_AES2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sha12_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sha12_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SHA12_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">des2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;des2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_DES2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmchs2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmchs2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MMC2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmchs1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmchs1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MMC1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mspro_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mspro_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MSPRO_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hdq_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdq_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_HDQ_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCSPI1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_I2C3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_I2C2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_I2C1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_UART2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_UART1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt11_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt11_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT11_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt10_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt10_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT10_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp5_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp5_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fac_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fac_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_EN_FAC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mailboxes_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mailboxes_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MAILBOXES_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omapctrl_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omapctrl_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_OMAPCTRL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SSI_L4_ICK based clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_ick_3430es1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SSI_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_ick_3430es2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_iclk_ssi_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssi_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SSI_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* REVISIT: Technically the TRM claims that this is CORE_CLK based,</span>
<span class="cm"> * but l4_ick makes more sense to me */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">usb_l4_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_EN_FSHOSTUSB_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES1_CLKSEL_FSHOSTUSB_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">usb_l4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SECURITY_L4_ICK2 based clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">security_l4_ick2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;security_l4_ick2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aes1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aes1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">security_l4_ick2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_AES1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rng_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rng_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">security_l4_ick2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_RNG_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sha11_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sha11_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">security_l4_ick2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SHA11_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">des1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;des1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">security_l4_ick2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_DES1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DSS */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss1_alwon_fck_3430es1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss1_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_DSS1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss1_alwon_fck_3430es2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss1_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_dss_usbhost_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_DSS1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_tv_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_tv_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_54m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_TV_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_96m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_96m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_TV_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss2_alwon_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss2_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_DSS2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_ick_3430es1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Handles both L3 and L4 clocks */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CM_ICLKEN_DSS_EN_DSS_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_ick_3430es2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Handles both L3 and L4 clocks */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_iclk_dss_usbhost_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_CM_ICLKEN_DSS_EN_DSS_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CAM */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cam_mclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cam_mclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll4_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_CAM_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_CAM_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;cam_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cam_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Handles both L3 and L4 clocks */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cam_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_CAM_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_CAM_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;cam_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">csi2_96m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;csi2_96m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_CAM_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_CSI2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;cam_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* USBHOST - 3430ES2 only */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usbhost_120m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbhost_120m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll5_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430ES2_USBHOST_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USBHOST2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;usbhost_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usbhost_48m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbhost_48m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_dss_usbhost_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430ES2_USBHOST_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USBHOST1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;usbhost_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usbhost_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Handles both L3 and L4 clocks */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbhost_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3430es2_iclk_dss_usbhost_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430ES2_USBHOST_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USBHOST_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;usbhost_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* WKUP */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">usim_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">usim_120m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>  <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">usim_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_96m_fck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">usim_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll5_m2_ck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">usim_120m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* 3430ES2 only */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usim_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usim_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USIMOCP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_CLKSEL_USIMOCP_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">usim_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* XXX should gpt1&#39;s clksel have wkup_32k_fck as the 32k opt? */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wkup_32k_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wkup_32k_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio1_dbck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio1_dbck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_WDT2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wkup_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wkup_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* 3430ES2 only */</span>
<span class="cm">/* Never specifically named in the TRM, so we have to infer a likely name */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usim_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usim_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430ES2_EN_USIMOCP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_WDT2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_WDT1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omap_32ksync_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap_32ksync_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_32KSYNC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* XXX This clock no longer exists in 3430 TRM rev F */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt12_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt12_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT12_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>



<span class="cm">/* PER clock domain */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_96m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_96m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_96m_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_48m_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_48m_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_UART3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3630_EN_UART4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart4_fck_am35xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;uart4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>            <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>         <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_48m_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>     <span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>     <span class="o">=</span> <span class="n">OMAP3430_EN_UART4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>     <span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>         <span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT2_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT3_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT4_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt5_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt5_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT5_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt6_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt6_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT6_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT6_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt7_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt7_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT7_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT7_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt8_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt8_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT8_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT8_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt9_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt9_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT9_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_GPT9_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap343x_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_32k_alwon_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_32k_alwon_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio6_dbck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio6_dbck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO6_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio5_dbck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio5_dbck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio4_dbck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio4_dbck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio3_dbck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio3_dbck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio2_dbck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio2_dbck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_WDT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio6_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio6_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO6_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio5_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio5_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPIO2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_WDT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_UART3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3630_EN_UART4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt9_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt9_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT9_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt8_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt8_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT8_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt7_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt7_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT7_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt6_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt6_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT6_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt5_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt5_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_GPT2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">mcbsp_234_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_96m_fck</span><span class="p">,</span>  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_mcbsp_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_mcbsp_mcbsp_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP2_CONTROL_DEVCONF0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP2_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_234_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP343X_CONTROL_DEVCONF1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP3_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_234_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_PER_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_MCBSP4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP343X_CONTROL_DEVCONF1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP4_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_234_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* EMU clocks */</span>

<span class="cm">/* More information: ARM Cortex-A8 Technical Reference Manual, sect 10.1 */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">emu_src_sys_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">emu_src_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">emu_src_per_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">emu_src_mpu_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">emu_src_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">emu_src_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emu_core_alwon_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">emu_src_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emu_per_alwon_ck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">emu_src_per_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emu_mpu_alwon_ck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">emu_src_mpu_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Like the clkout_src clocks, emu_src_clk is a virtual clock, existing only</span>
<span class="cm"> * to switch the source of some of the EMU clocks.</span>
<span class="cm"> * XXX Are there CLKEN bits for these EMU clks?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emu_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emu_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_MUX_CTRL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">emu_src_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">pclk_emu_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">pclk_emu_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emu_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">pclk_emu_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pclk_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_PCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">pclk_emu_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">pclkx2_emu_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">pclkx2_emu_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emu_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">pclkx2_emu_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pclkx2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclkx2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_PCLKX2_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">pclkx2_emu_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">atclk_emu_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emu_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">atclk_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;atclk_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_ATCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">atclk_emu_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">traceclk_src_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;traceclk_src_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_TRACE_MUX_CTRL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">emu_src_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">traceclk_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_3XXX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">traceclk_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">traceclk_src_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">traceclk_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">traceclk_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;traceclk_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP3430_CLKSEL_TRACECLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">traceclk_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SR clocks */</span>

<span class="cm">/* SmartReflex fclk (VDD1) */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sr1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sr1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SR1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SmartReflex fclk (VDD2) */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sr2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sr2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP3430_EN_SR2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sr_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sr_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span> <span class="cm">/* RMK: missing? */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SECURE_32K_FCK clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt12_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt12_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">secure_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">secure_32k_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Clocks for AM35XX */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ipss_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ipss_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_am35xx_ipss_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_EN_IPSS_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emac_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emac_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_am35xx_ipss_module_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ipss_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_CPGMAC_VBUSP_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rmii_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rmii_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">50000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emac_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emac_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">rmii_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_CPGMAC_FCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsotgusb_ick_am35xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsotgusb_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_am35xx_ipss_module_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ipss_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_USBOTG_VBUSP_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsotgusb_fck_am35xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsotgusb_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_USBOTG_FCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hecc_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hecc_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_am35xx_ipss_module_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_HECC_VBUSP_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpfe_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpfe_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_am35xx_ipss_module_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ipss_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_VPFE_VBUSP_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pclk_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpfe_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpfe_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pclk_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP343X_CTRL_REGADDR</span><span class="p">(</span><span class="n">AM35XX_CONTROL_IPSS_CLK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_VPFE_FCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The UART1/2 functional clock acts as the functional</span>
<span class="cm"> * clock for UART4. No separate fclk control available.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart4_ick_am35xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">AM35XX_EN_UART4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dummy_apb_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * clkdev</span>
<span class="cm"> */</span>

<span class="cm">/* XXX At some point we should rename this file to clock3xxx_data.c */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_clk</span> <span class="n">omap3xxx_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_apb_pclk</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_32k_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_12m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">virt_12m_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_13m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">virt_13m_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_16_8m_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">virt_16_8m_ck</span><span class="p">,</span> <span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span>  <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_19_2m_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">virt_19_2m_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_26m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">virt_26m_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_38_4m_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">virt_38_4m_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;osc_sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">osc_sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_altclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_altclk</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.4&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.5&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp_clks&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkout1&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkout1</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll1_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll1_x2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll1_x2_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll1_x2m2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll1_x2m2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll2_ck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll2_m2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll2_m2_ck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll3_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll3_x2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll3_x2_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll3_m2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll3_m2_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll3_m2x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll3_m2x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll3_m3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll3_m3_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll3_m3x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll3_m3x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;etb&quot;</span><span class="p">,</span>	<span class="s">&quot;emu_core_alwon_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">emu_core_alwon_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_x2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_x2_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_192m_alwon_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">omap_192m_alwon_fck</span><span class="p">,</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_96m_alwon_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">omap_96m_alwon_fck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_96m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;cm_96m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">cm_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_54m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_54m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_48m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_48m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_12m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_12m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_m2_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m2x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll4_m2x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_m3_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m3x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll4_m3x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m4_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_m4_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m4x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll4_m4x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m5_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_m5_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m5x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll4_m5x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m6_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll4_m6_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll4_m6x2_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpll4_m6x2_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;etb&quot;</span><span class="p">,</span>	<span class="s">&quot;emu_per_alwon_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">emu_per_alwon_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll5_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll5_ck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll5_m2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll5_m2_ck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;clkout2_src_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkout2_src_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkout2&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkout2</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;corex2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">corex2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mpu_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mpu_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;arm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">arm_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;etb&quot;</span><span class="p">,</span>	<span class="s">&quot;emu_mpu_alwon_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">emu_mpu_alwon_ck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll2_fck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iva2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">iva2_ck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">l3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">l4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;rm_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">rm_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_l3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_l3_ck</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_l3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_l3_fck</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_l3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_l3_ick</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_cg1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_cg1_ck</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_cg2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_cg2_ck</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sgx_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sgx_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sgx_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sgx_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;d2d_26m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">d2d_26m_fck</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;modem_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">modem_fck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sad2d_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sad2d_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mad2d_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mad2d_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt10_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt10_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt11_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt11_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;cpefuse_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">cpefuse_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ts_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ts_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usbtll_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usbtll_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usbtll_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usbtll_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.5&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_96m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmchs3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmchs3_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmchs2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmchs2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mspro_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mspro_fck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmchs1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmchs1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c3_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp5_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp5_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_48m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_48m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi4_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi3_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;fshostusb_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fshostusb_fck</span><span class="p">,</span> <span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_12m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_12m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hdq.0&quot;</span><span class="p">,</span>	<span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hdq_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_ssr_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_ssr_fck_3430es1</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_ssr_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_ssr_fck_3430es2</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_sst_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_sst_fck_3430es1</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_sst_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_sst_fck_3430es2</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_l3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_l3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;musb-omap2430&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hsotgusb_ick_3430es1</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;musb-omap2430&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hsotgusb_ick_3430es2</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sdrc_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sdrc_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpmc_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpmc_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;security_l3_ick&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">security_l3_ick</span><span class="p">,</span> <span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pka_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">pka_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_l4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usbtll_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usbtll_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usbtll_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usbtll_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.2&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmchs3_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;icr_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">icr_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-aes&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">aes2_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-sham&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sha12_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;des2_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">des2_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.1&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmchs2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.0&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmchs1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mspro_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mspro_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hdq.0&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hdq_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.4&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.3&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.3&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt11_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt11_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt10_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt10_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.5&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp5_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;fac_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">fac_ick</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mailboxes_ick&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mailboxes_ick</span><span class="p">,</span> <span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omapctrl_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omapctrl_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_l4_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_ick_3430es1</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_ick_3430es2</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_l4_ick</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;security_l4_ick2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">security_l4_ick2</span><span class="p">,</span> <span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;aes1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">aes1_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_rng&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">rng_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sha11_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sha11_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;des1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">des1_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss1_alwon_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss1_alwon_fck_3430es1</span><span class="p">,</span> <span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss1_alwon_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss1_alwon_fck_3430es2</span><span class="p">,</span> <span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_tv_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dss_tv_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_96m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dss_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss2_alwon_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dss2_alwon_fck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omapdss_dss&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss_ick_3430es1</span><span class="p">,</span>	<span class="n">CK_3430ES1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omapdss_dss&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss_ick_3430es2</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;cam_mclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">cam_mclk</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;cam_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">cam_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;csi2_96m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">csi2_96m_fck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usbhost_120m_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usbhost_120m_fck</span><span class="p">,</span> <span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usbhost_48m_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usbhost_48m_fck</span><span class="p">,</span> <span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usbhost_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usbhost_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usbhost_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usbhost_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_AM35XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;utmi_p1_gfclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;utmi_p2_gfclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;xclk60mhsp1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;xclk60mhsp2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_utmi_p1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_utmi_p2_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usb_tll_hs_usb_ch0_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usb_tll_hs_usb_ch1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;init_60m_fclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usim_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usim_fck</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wkup_32k_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wkup_32k_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio1_dbck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio1_dbck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt2_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">wdt2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wkup_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wkup_l4_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usim_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usim_ick</span><span class="p">,</span>	<span class="n">CK_3430ES2PLUS</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_wdt&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">wdt2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omap_32ksync_ick&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">omap_32ksync_ick</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt12_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt12_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt1_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.4&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_96m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_96m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_48m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_48m_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart3_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart4_fck</span><span class="p">,</span>	<span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart4_fck_am35xx</span><span class="p">,</span> <span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt3_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt4_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt5_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt5_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt6_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt6_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt7_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt7_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt8_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt8_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt9_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt9_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_32k_alwon_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_32k_alwon_fck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio6_dbck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio6_dbck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio5_dbck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio5_dbck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio4_dbck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio4_dbck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio3_dbck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio3_dbck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio2_dbck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio2_dbck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt3_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_l4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio6_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio6_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio5_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio5_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio2_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpio2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart4_ick</span><span class="p">,</span>	<span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt9_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt9_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt8_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt8_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt7_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt7_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt6_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt6_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt5_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt5_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt2_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp2_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp3_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.4&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp4_ick</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp3_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp4_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;etb&quot;</span><span class="p">,</span>	<span class="s">&quot;emu_src_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">emu_src_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pclk_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">pclk_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pclkx2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">pclkx2_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;atclk_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">atclk_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;traceclk_src_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">traceclk_src_fck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;traceclk_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">traceclk_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sr1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sr1_fck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sr2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sr2_fck</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sr_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sr_l4_ick</span><span class="p">,</span>	<span class="n">CK_34XX</span> <span class="o">|</span> <span class="n">CK_36XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;secure_32k_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">secure_32k_fck</span><span class="p">,</span> <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt12_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt12_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt1_fck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ipss_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ipss_ick</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;rmii_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">rmii_ck</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pclk_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">pclk_ck</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_emac&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">emac_ick</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mdio.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">emac_fck</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;vpfe-capture&quot;</span><span class="p">,</span>	<span class="s">&quot;master&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">vpfe_ick</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;vpfe-capture&quot;</span><span class="p">,</span>	<span class="s">&quot;slave&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">vpfe_fck</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;musb-am35x&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">hsotgusb_ick_am35xx</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;musb-am35x&quot;</span><span class="p">,</span>	<span class="s">&quot;fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">hsotgusb_fck_am35xx</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;hecc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hecc_ck</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart4_ick_am35xx</span><span class="p">,</span>	<span class="n">CK_AM35XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.12&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omap_32k_fck</span><span class="p">,</span>  <span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.12&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_3XXX</span><span class="p">),</span>
<span class="p">};</span>


<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap3xxx_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">omap_clk</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_am35xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_34XX</span><span class="p">;</span>
		<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_AM35XX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">RATE_IN_34XX</span> <span class="o">|</span> <span class="n">RATE_IN_36XX</span><span class="p">);</span>
		<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_36XX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_ti816x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_TI816X</span><span class="p">;</span>
		<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_TI816X</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_am33xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_AM33XX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_ti814x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_TI814X</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">omap_rev</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES1_0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES1</span><span class="p">;</span>
			<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_3430ES1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Assume that anything that we haven&#39;t matched yet</span>
<span class="cm">			 * has 3430ES2-type clocks.</span>
<span class="cm">			 */</span>
			<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_3430ES2PLUS</span><span class="p">;</span>
			<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_3430ES2PLUS</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;clock: could not identify OMAP3 variant</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">omap3_has_192mhz_clk</span><span class="p">())</span>
		<span class="n">omap_96m_alwon_fck</span> <span class="o">=</span> <span class="n">omap_96m_alwon_fck_3630</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * XXX This type of dynamic rewriting of the clock tree is</span>
<span class="cm">		 * deprecated and should be revised soon.</span>
<span class="cm">		 *</span>
<span class="cm">		 * For 3630: override clkops_omap2_dflt_wait for the</span>
<span class="cm">		 * clocks affected from PWRDN reset Limitation</span>
<span class="cm">		 */</span>
		<span class="n">dpll3_m3x2_ck</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">clkops_omap36xx_pwrdn_with_hsdiv_wait_restore</span><span class="p">;</span>
		<span class="n">dpll4_m2x2_ck</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">clkops_omap36xx_pwrdn_with_hsdiv_wait_restore</span><span class="p">;</span>
		<span class="n">dpll4_m3x2_ck</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">clkops_omap36xx_pwrdn_with_hsdiv_wait_restore</span><span class="p">;</span>
		<span class="n">dpll4_m4x2_ck</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">clkops_omap36xx_pwrdn_with_hsdiv_wait_restore</span><span class="p">;</span>
		<span class="n">dpll4_m5x2_ck</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">clkops_omap36xx_pwrdn_with_hsdiv_wait_restore</span><span class="p">;</span>
		<span class="n">dpll4_m6x2_ck</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span>
				<span class="o">&amp;</span><span class="n">clkops_omap36xx_pwrdn_with_hsdiv_wait_restore</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * XXX This type of dynamic rewriting of the clock tree is</span>
<span class="cm">	 * deprecated and should be revised soon.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3630</span><span class="p">())</span>
		<span class="n">dpll4_dd</span> <span class="o">=</span> <span class="n">dpll4_dd_3630</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dpll4_dd</span> <span class="o">=</span> <span class="n">dpll4_dd_34xx</span><span class="p">;</span>

	<span class="n">clk_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap2_clk_functions</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap3xxx_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap3xxx_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap3xxx_clks</span><span class="p">);</span>
	     <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_preinit</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap3xxx_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap3xxx_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap3xxx_clks</span><span class="p">);</span>
	     <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">&amp;</span> <span class="n">cpu_clkflg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clkdev_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">);</span>
			<span class="n">clk_register</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
			<span class="n">omap2_init_clk_clkdm</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="cm">/* Disable autoidle on all clocks; let the PM code enable it later */</span>
	<span class="n">omap_clk_disable_autoidle_all</span><span class="p">();</span>

	<span class="n">recalculate_root_clocks</span><span class="p">();</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Clocking rate (Crystal/Core/MPU): %ld.%01ld/%ld/%ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">osc_sys_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">),</span> <span class="p">(</span><span class="n">osc_sys_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">100000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">(</span><span class="n">core_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">),</span> <span class="p">(</span><span class="n">arm_fck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only enable those clocks we will need, let the drivers</span>
<span class="cm">	 * enable other clocks as necessary</span>
<span class="cm">	 */</span>
	<span class="n">clk_enable_init_clocks</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Lock DPLL5 -- here only until other device init code can</span>
<span class="cm">	 * handle this</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_ti81xx</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">omap_rev</span><span class="p">()</span> <span class="o">&gt;=</span> <span class="n">OMAP3430_REV_ES2_0</span><span class="p">))</span>
		<span class="n">omap3_clk_lock_dpll5</span><span class="p">();</span>

	<span class="cm">/* Avoid sleeping during omap3_core_dpll_m2_set_rate() */</span>
	<span class="n">sdrc_ick_p</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;sdrc_ick&quot;</span><span class="p">);</span>
	<span class="n">arm_fck_p</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;arm_fck&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
