// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer2_quant_reload,
        layer2_quant_1_reload,
        layer2_quant_2_reload,
        layer2_quant_3_reload,
        layer2_quant_4_reload,
        layer2_quant_5_reload,
        layer2_quant_6_reload,
        layer2_quant_7_reload,
        layer2_quant_8_reload,
        layer2_quant_9_reload,
        layer2_quant_10_reload,
        layer2_quant_11_reload,
        layer2_quant_12_reload,
        layer2_quant_13_reload,
        layer2_quant_14_reload,
        layer2_quant_15_reload,
        layer2_quant_16_reload,
        layer2_quant_17_reload,
        layer2_quant_18_reload,
        layer2_quant_19_reload,
        layer2_quant_20_reload,
        layer2_quant_21_reload,
        layer2_quant_22_reload,
        layer2_quant_23_reload,
        layer2_quant_24_reload,
        layer2_quant_25_reload,
        layer2_quant_26_reload,
        layer2_quant_27_reload,
        layer2_quant_28_reload,
        layer2_quant_29_reload,
        layer2_quant_30_reload,
        layer2_quant_31_reload,
        layer2_quant_32_reload,
        layer2_quant_33_reload,
        layer2_quant_34_reload,
        layer2_quant_35_reload,
        layer2_quant_36_reload,
        layer2_quant_37_reload,
        layer2_quant_38_reload,
        layer2_quant_39_reload,
        layer2_quant_40_reload,
        layer2_quant_41_reload,
        layer2_quant_42_reload,
        layer2_quant_43_reload,
        layer2_quant_44_reload,
        layer2_quant_45_reload,
        layer2_quant_46_reload,
        layer2_quant_47_reload,
        layer2_quant_48_reload,
        layer2_quant_49_reload,
        layer2_quant_50_reload,
        layer2_quant_51_reload,
        layer2_quant_52_reload,
        layer2_quant_53_reload,
        layer2_quant_54_reload,
        layer2_quant_55_reload,
        layer2_quant_56_reload,
        layer2_quant_57_reload,
        layer2_quant_58_reload,
        layer2_quant_59_reload,
        layer2_quant_60_reload,
        layer2_quant_61_reload,
        layer2_quant_62_reload,
        layer2_quant_63_reload,
        layer3_activations_address0,
        layer3_activations_ce0,
        layer3_activations_we0,
        layer3_activations_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] layer2_quant_reload;
input  [31:0] layer2_quant_1_reload;
input  [31:0] layer2_quant_2_reload;
input  [31:0] layer2_quant_3_reload;
input  [31:0] layer2_quant_4_reload;
input  [31:0] layer2_quant_5_reload;
input  [31:0] layer2_quant_6_reload;
input  [31:0] layer2_quant_7_reload;
input  [31:0] layer2_quant_8_reload;
input  [31:0] layer2_quant_9_reload;
input  [31:0] layer2_quant_10_reload;
input  [31:0] layer2_quant_11_reload;
input  [31:0] layer2_quant_12_reload;
input  [31:0] layer2_quant_13_reload;
input  [31:0] layer2_quant_14_reload;
input  [31:0] layer2_quant_15_reload;
input  [31:0] layer2_quant_16_reload;
input  [31:0] layer2_quant_17_reload;
input  [31:0] layer2_quant_18_reload;
input  [31:0] layer2_quant_19_reload;
input  [31:0] layer2_quant_20_reload;
input  [31:0] layer2_quant_21_reload;
input  [31:0] layer2_quant_22_reload;
input  [31:0] layer2_quant_23_reload;
input  [31:0] layer2_quant_24_reload;
input  [31:0] layer2_quant_25_reload;
input  [31:0] layer2_quant_26_reload;
input  [31:0] layer2_quant_27_reload;
input  [31:0] layer2_quant_28_reload;
input  [31:0] layer2_quant_29_reload;
input  [31:0] layer2_quant_30_reload;
input  [31:0] layer2_quant_31_reload;
input  [31:0] layer2_quant_32_reload;
input  [31:0] layer2_quant_33_reload;
input  [31:0] layer2_quant_34_reload;
input  [31:0] layer2_quant_35_reload;
input  [31:0] layer2_quant_36_reload;
input  [31:0] layer2_quant_37_reload;
input  [31:0] layer2_quant_38_reload;
input  [31:0] layer2_quant_39_reload;
input  [31:0] layer2_quant_40_reload;
input  [31:0] layer2_quant_41_reload;
input  [31:0] layer2_quant_42_reload;
input  [31:0] layer2_quant_43_reload;
input  [31:0] layer2_quant_44_reload;
input  [31:0] layer2_quant_45_reload;
input  [31:0] layer2_quant_46_reload;
input  [31:0] layer2_quant_47_reload;
input  [31:0] layer2_quant_48_reload;
input  [31:0] layer2_quant_49_reload;
input  [31:0] layer2_quant_50_reload;
input  [31:0] layer2_quant_51_reload;
input  [31:0] layer2_quant_52_reload;
input  [31:0] layer2_quant_53_reload;
input  [31:0] layer2_quant_54_reload;
input  [31:0] layer2_quant_55_reload;
input  [31:0] layer2_quant_56_reload;
input  [31:0] layer2_quant_57_reload;
input  [31:0] layer2_quant_58_reload;
input  [31:0] layer2_quant_59_reload;
input  [31:0] layer2_quant_60_reload;
input  [31:0] layer2_quant_61_reload;
input  [31:0] layer2_quant_62_reload;
input  [31:0] layer2_quant_63_reload;
output  [3:0] layer3_activations_address0;
output   layer3_activations_ce0;
output   layer3_activations_we0;
output  [31:0] layer3_activations_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_567_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [3:0] x_1_reg_1849;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] x_1_reg_1849_pp0_iter1_reg;
wire   [2:0] add_ln51_2_fu_1239_p2;
reg   [2:0] add_ln51_2_reg_1858;
wire   [2:0] add_ln51_5_fu_1265_p2;
reg   [2:0] add_ln51_5_reg_1863;
wire   [2:0] add_ln51_9_fu_1291_p2;
reg   [2:0] add_ln51_9_reg_1868;
wire   [2:0] add_ln51_12_fu_1317_p2;
reg   [2:0] add_ln51_12_reg_1873;
wire   [2:0] add_ln51_17_fu_1343_p2;
reg   [2:0] add_ln51_17_reg_1878;
wire   [2:0] add_ln51_20_fu_1369_p2;
reg   [2:0] add_ln51_20_reg_1883;
wire   [2:0] add_ln51_24_fu_1395_p2;
reg   [2:0] add_ln51_24_reg_1888;
wire   [2:0] add_ln51_27_fu_1421_p2;
reg   [2:0] add_ln51_27_reg_1893;
wire   [2:0] add_ln51_33_fu_1447_p2;
reg   [2:0] add_ln51_33_reg_1898;
wire   [2:0] add_ln51_36_fu_1473_p2;
reg   [2:0] add_ln51_36_reg_1903;
wire   [2:0] add_ln51_40_fu_1499_p2;
reg   [2:0] add_ln51_40_reg_1908;
wire   [2:0] add_ln51_43_fu_1525_p2;
reg   [2:0] add_ln51_43_reg_1913;
wire   [2:0] add_ln51_48_fu_1551_p2;
reg   [2:0] add_ln51_48_reg_1918;
wire   [2:0] add_ln51_51_fu_1577_p2;
reg   [2:0] add_ln51_51_reg_1923;
wire   [2:0] add_ln51_55_fu_1603_p2;
reg   [2:0] add_ln51_55_reg_1928;
wire   [2:0] add_ln51_58_fu_1629_p2;
reg   [2:0] add_ln51_58_reg_1933;
wire   [6:0] cnt_1_fu_1828_p2;
reg   [6:0] cnt_1_reg_1938;
wire   [63:0] zext_ln46_fu_1834_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] x_fu_158;
wire   [3:0] add_ln46_fu_573_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_x_1;
reg    layer3_activations_we0_local;
wire   [31:0] zext_ln48_1_fu_1838_p1;
reg    layer3_activations_ce0_local;
wire   [0:0] cnt_fu_579_p2;
wire   [0:0] icmp_ln20_fu_589_p2;
wire   [0:0] icmp_ln20_1_fu_599_p2;
wire   [0:0] icmp_ln20_2_fu_609_p2;
wire   [0:0] icmp_ln20_3_fu_619_p2;
wire   [0:0] icmp_ln20_4_fu_629_p2;
wire   [0:0] icmp_ln20_5_fu_639_p2;
wire   [0:0] icmp_ln20_6_fu_649_p2;
wire   [0:0] icmp_ln20_7_fu_659_p2;
wire   [0:0] icmp_ln20_8_fu_669_p2;
wire   [0:0] icmp_ln20_9_fu_679_p2;
wire   [0:0] icmp_ln20_10_fu_689_p2;
wire   [0:0] icmp_ln20_11_fu_699_p2;
wire   [0:0] icmp_ln20_12_fu_709_p2;
wire   [0:0] icmp_ln20_13_fu_719_p2;
wire   [0:0] icmp_ln20_14_fu_729_p2;
wire   [0:0] icmp_ln20_15_fu_739_p2;
wire   [0:0] icmp_ln20_16_fu_749_p2;
wire   [0:0] icmp_ln20_17_fu_759_p2;
wire   [0:0] icmp_ln20_18_fu_769_p2;
wire   [0:0] icmp_ln20_19_fu_779_p2;
wire   [0:0] icmp_ln20_20_fu_789_p2;
wire   [0:0] icmp_ln20_21_fu_799_p2;
wire   [0:0] icmp_ln20_22_fu_809_p2;
wire   [0:0] icmp_ln20_23_fu_819_p2;
wire   [0:0] icmp_ln20_24_fu_829_p2;
wire   [0:0] icmp_ln20_25_fu_839_p2;
wire   [0:0] icmp_ln20_26_fu_849_p2;
wire   [0:0] icmp_ln20_27_fu_859_p2;
wire   [0:0] icmp_ln20_28_fu_869_p2;
wire   [0:0] icmp_ln20_29_fu_879_p2;
wire   [0:0] icmp_ln20_30_fu_889_p2;
wire   [0:0] icmp_ln20_31_fu_899_p2;
wire   [0:0] icmp_ln20_32_fu_909_p2;
wire   [0:0] icmp_ln20_33_fu_919_p2;
wire   [0:0] icmp_ln20_34_fu_929_p2;
wire   [0:0] icmp_ln20_35_fu_939_p2;
wire   [0:0] icmp_ln20_36_fu_949_p2;
wire   [0:0] icmp_ln20_37_fu_959_p2;
wire   [0:0] icmp_ln20_38_fu_969_p2;
wire   [0:0] icmp_ln20_39_fu_979_p2;
wire   [0:0] icmp_ln20_40_fu_989_p2;
wire   [0:0] icmp_ln20_41_fu_999_p2;
wire   [0:0] icmp_ln20_42_fu_1009_p2;
wire   [0:0] icmp_ln20_43_fu_1019_p2;
wire   [0:0] icmp_ln20_44_fu_1029_p2;
wire   [0:0] icmp_ln20_45_fu_1039_p2;
wire   [0:0] icmp_ln20_46_fu_1049_p2;
wire   [0:0] icmp_ln20_47_fu_1059_p2;
wire   [0:0] icmp_ln20_48_fu_1069_p2;
wire   [0:0] icmp_ln20_49_fu_1079_p2;
wire   [0:0] icmp_ln20_50_fu_1089_p2;
wire   [0:0] icmp_ln20_51_fu_1099_p2;
wire   [0:0] icmp_ln20_52_fu_1109_p2;
wire   [0:0] icmp_ln20_53_fu_1119_p2;
wire   [0:0] icmp_ln20_54_fu_1129_p2;
wire   [0:0] icmp_ln20_55_fu_1139_p2;
wire   [0:0] icmp_ln20_56_fu_1149_p2;
wire   [0:0] icmp_ln20_57_fu_1159_p2;
wire   [0:0] icmp_ln20_58_fu_1169_p2;
wire   [0:0] icmp_ln20_59_fu_1179_p2;
wire   [0:0] icmp_ln20_60_fu_1189_p2;
wire   [0:0] icmp_ln20_61_fu_1199_p2;
wire   [0:0] icmp_ln20_62_fu_1209_p2;
wire   [1:0] zext_ln48_fu_585_p1;
wire   [1:0] zext_ln19_fu_595_p1;
wire   [1:0] add_ln51_fu_1219_p2;
wire   [1:0] zext_ln19_8_fu_675_p1;
wire   [1:0] zext_ln19_43_fu_1025_p1;
wire   [1:0] add_ln51_1_fu_1229_p2;
wire   [2:0] zext_ln51_2_fu_1235_p1;
wire   [2:0] zext_ln51_1_fu_1225_p1;
wire   [1:0] zext_ln19_41_fu_1005_p1;
wire   [1:0] zext_ln19_52_fu_1115_p1;
wire   [1:0] add_ln51_3_fu_1245_p2;
wire   [1:0] zext_ln19_23_fu_825_p1;
wire   [1:0] zext_ln19_48_fu_1075_p1;
wire   [1:0] add_ln51_4_fu_1255_p2;
wire   [2:0] zext_ln51_5_fu_1261_p1;
wire   [2:0] zext_ln51_4_fu_1251_p1;
wire   [1:0] zext_ln19_45_fu_1045_p1;
wire   [1:0] zext_ln19_58_fu_1175_p1;
wire   [1:0] add_ln51_7_fu_1271_p2;
wire   [1:0] zext_ln19_9_fu_685_p1;
wire   [1:0] zext_ln19_39_fu_985_p1;
wire   [1:0] add_ln51_8_fu_1281_p2;
wire   [2:0] zext_ln51_9_fu_1287_p1;
wire   [2:0] zext_ln51_8_fu_1277_p1;
wire   [1:0] zext_ln19_51_fu_1105_p1;
wire   [1:0] zext_ln19_36_fu_955_p1;
wire   [1:0] add_ln51_10_fu_1297_p2;
wire   [1:0] zext_ln19_26_fu_855_p1;
wire   [1:0] zext_ln19_3_fu_625_p1;
wire   [1:0] add_ln51_11_fu_1307_p2;
wire   [2:0] zext_ln51_12_fu_1313_p1;
wire   [2:0] zext_ln51_11_fu_1303_p1;
wire   [1:0] zext_ln19_16_fu_755_p1;
wire   [1:0] zext_ln19_22_fu_815_p1;
wire   [1:0] add_ln51_15_fu_1323_p2;
wire   [1:0] zext_ln19_20_fu_795_p1;
wire   [1:0] zext_ln19_47_fu_1065_p1;
wire   [1:0] add_ln51_16_fu_1333_p2;
wire   [2:0] zext_ln51_17_fu_1339_p1;
wire   [2:0] zext_ln51_16_fu_1329_p1;
wire   [1:0] zext_ln19_17_fu_765_p1;
wire   [1:0] zext_ln19_15_fu_745_p1;
wire   [1:0] add_ln51_18_fu_1349_p2;
wire   [1:0] zext_ln19_42_fu_1015_p1;
wire   [1:0] zext_ln19_50_fu_1095_p1;
wire   [1:0] add_ln51_19_fu_1359_p2;
wire   [2:0] zext_ln51_20_fu_1365_p1;
wire   [2:0] zext_ln51_19_fu_1355_p1;
wire   [1:0] zext_ln19_13_fu_725_p1;
wire   [1:0] zext_ln19_40_fu_995_p1;
wire   [1:0] add_ln51_22_fu_1375_p2;
wire   [1:0] zext_ln19_24_fu_835_p1;
wire   [1:0] zext_ln19_54_fu_1135_p1;
wire   [1:0] add_ln51_23_fu_1385_p2;
wire   [2:0] zext_ln51_24_fu_1391_p1;
wire   [2:0] zext_ln51_23_fu_1381_p1;
wire   [1:0] zext_ln19_1_fu_605_p1;
wire   [1:0] zext_ln19_31_fu_905_p1;
wire   [1:0] add_ln51_25_fu_1401_p2;
wire   [1:0] zext_ln19_32_fu_915_p1;
wire   [1:0] zext_ln19_49_fu_1085_p1;
wire   [1:0] add_ln51_26_fu_1411_p2;
wire   [2:0] zext_ln51_27_fu_1417_p1;
wire   [2:0] zext_ln51_26_fu_1407_p1;
wire   [1:0] zext_ln19_33_fu_925_p1;
wire   [1:0] zext_ln19_53_fu_1125_p1;
wire   [1:0] add_ln51_31_fu_1427_p2;
wire   [1:0] zext_ln19_28_fu_875_p1;
wire   [1:0] zext_ln51_fu_1215_p1;
wire   [1:0] add_ln51_32_fu_1437_p2;
wire   [2:0] zext_ln51_33_fu_1443_p1;
wire   [2:0] zext_ln51_32_fu_1433_p1;
wire   [1:0] zext_ln19_19_fu_785_p1;
wire   [1:0] zext_ln19_61_fu_1205_p1;
wire   [1:0] add_ln51_34_fu_1453_p2;
wire   [1:0] zext_ln19_60_fu_1195_p1;
wire   [1:0] zext_ln19_59_fu_1185_p1;
wire   [1:0] add_ln51_35_fu_1463_p2;
wire   [2:0] zext_ln51_36_fu_1469_p1;
wire   [2:0] zext_ln51_35_fu_1459_p1;
wire   [1:0] zext_ln19_35_fu_945_p1;
wire   [1:0] zext_ln19_7_fu_665_p1;
wire   [1:0] add_ln51_38_fu_1479_p2;
wire   [1:0] zext_ln19_27_fu_865_p1;
wire   [1:0] zext_ln19_11_fu_705_p1;
wire   [1:0] add_ln51_39_fu_1489_p2;
wire   [2:0] zext_ln51_40_fu_1495_p1;
wire   [2:0] zext_ln51_39_fu_1485_p1;
wire   [1:0] zext_ln19_6_fu_655_p1;
wire   [1:0] zext_ln19_57_fu_1165_p1;
wire   [1:0] add_ln51_41_fu_1505_p2;
wire   [1:0] zext_ln19_5_fu_645_p1;
wire   [1:0] zext_ln19_56_fu_1155_p1;
wire   [1:0] add_ln51_42_fu_1515_p2;
wire   [2:0] zext_ln51_43_fu_1521_p1;
wire   [2:0] zext_ln51_42_fu_1511_p1;
wire   [1:0] zext_ln19_25_fu_845_p1;
wire   [1:0] zext_ln19_55_fu_1145_p1;
wire   [1:0] add_ln51_46_fu_1531_p2;
wire   [1:0] zext_ln19_14_fu_735_p1;
wire   [1:0] zext_ln19_10_fu_695_p1;
wire   [1:0] add_ln51_47_fu_1541_p2;
wire   [2:0] zext_ln51_48_fu_1547_p1;
wire   [2:0] zext_ln51_47_fu_1537_p1;
wire   [1:0] zext_ln19_37_fu_965_p1;
wire   [1:0] zext_ln19_44_fu_1035_p1;
wire   [1:0] add_ln51_49_fu_1557_p2;
wire   [1:0] zext_ln19_18_fu_775_p1;
wire   [1:0] zext_ln19_2_fu_615_p1;
wire   [1:0] add_ln51_50_fu_1567_p2;
wire   [2:0] zext_ln51_51_fu_1573_p1;
wire   [2:0] zext_ln51_50_fu_1563_p1;
wire   [1:0] zext_ln19_46_fu_1055_p1;
wire   [1:0] zext_ln19_30_fu_895_p1;
wire   [1:0] add_ln51_53_fu_1583_p2;
wire   [1:0] zext_ln19_12_fu_715_p1;
wire   [1:0] zext_ln19_29_fu_885_p1;
wire   [1:0] add_ln51_54_fu_1593_p2;
wire   [2:0] zext_ln51_55_fu_1599_p1;
wire   [2:0] zext_ln51_54_fu_1589_p1;
wire   [1:0] zext_ln19_38_fu_975_p1;
wire   [1:0] zext_ln19_21_fu_805_p1;
wire   [1:0] add_ln51_56_fu_1609_p2;
wire   [1:0] zext_ln19_34_fu_935_p1;
wire   [1:0] zext_ln19_4_fu_635_p1;
wire   [1:0] add_ln51_57_fu_1619_p2;
wire   [2:0] zext_ln51_58_fu_1625_p1;
wire   [2:0] zext_ln51_57_fu_1615_p1;
wire   [3:0] zext_ln51_6_fu_1643_p1;
wire   [3:0] zext_ln51_3_fu_1640_p1;
wire   [3:0] add_ln51_6_fu_1646_p2;
wire   [3:0] zext_ln51_13_fu_1659_p1;
wire   [3:0] zext_ln51_10_fu_1656_p1;
wire   [3:0] add_ln51_13_fu_1662_p2;
wire   [4:0] zext_ln51_14_fu_1668_p1;
wire   [4:0] zext_ln51_7_fu_1652_p1;
wire   [4:0] add_ln51_14_fu_1672_p2;
wire   [3:0] zext_ln51_21_fu_1685_p1;
wire   [3:0] zext_ln51_18_fu_1682_p1;
wire   [3:0] add_ln51_21_fu_1688_p2;
wire   [3:0] zext_ln51_28_fu_1701_p1;
wire   [3:0] zext_ln51_25_fu_1698_p1;
wire   [3:0] add_ln51_28_fu_1704_p2;
wire   [4:0] zext_ln51_29_fu_1710_p1;
wire   [4:0] zext_ln51_22_fu_1694_p1;
wire   [4:0] add_ln51_29_fu_1714_p2;
wire   [5:0] zext_ln51_30_fu_1720_p1;
wire   [5:0] zext_ln51_15_fu_1678_p1;
wire   [5:0] add_ln51_30_fu_1724_p2;
wire   [3:0] zext_ln51_37_fu_1737_p1;
wire   [3:0] zext_ln51_34_fu_1734_p1;
wire   [3:0] add_ln51_37_fu_1740_p2;
wire   [3:0] zext_ln51_44_fu_1753_p1;
wire   [3:0] zext_ln51_41_fu_1750_p1;
wire   [3:0] add_ln51_44_fu_1756_p2;
wire   [4:0] zext_ln51_45_fu_1762_p1;
wire   [4:0] zext_ln51_38_fu_1746_p1;
wire   [4:0] add_ln51_45_fu_1766_p2;
wire   [3:0] zext_ln51_52_fu_1779_p1;
wire   [3:0] zext_ln51_49_fu_1776_p1;
wire   [3:0] add_ln51_52_fu_1782_p2;
wire   [3:0] zext_ln51_59_fu_1795_p1;
wire   [3:0] zext_ln51_56_fu_1792_p1;
wire   [3:0] add_ln51_59_fu_1798_p2;
wire   [4:0] zext_ln51_60_fu_1804_p1;
wire   [4:0] zext_ln51_53_fu_1788_p1;
wire   [4:0] add_ln51_60_fu_1808_p2;
wire   [5:0] zext_ln51_61_fu_1814_p1;
wire   [5:0] zext_ln51_46_fu_1772_p1;
wire   [5:0] add_ln51_61_fu_1818_p2;
wire   [6:0] zext_ln51_62_fu_1824_p1;
wire   [6:0] zext_ln51_31_fu_1730_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 x_fu_158 = 4'd0;
#0 ap_done_reg = 1'b0;
end

feedforward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln46_fu_567_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_158 <= add_ln46_fu_573_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_158 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln51_12_reg_1873 <= add_ln51_12_fu_1317_p2;
        add_ln51_17_reg_1878 <= add_ln51_17_fu_1343_p2;
        add_ln51_20_reg_1883 <= add_ln51_20_fu_1369_p2;
        add_ln51_24_reg_1888 <= add_ln51_24_fu_1395_p2;
        add_ln51_27_reg_1893 <= add_ln51_27_fu_1421_p2;
        add_ln51_2_reg_1858 <= add_ln51_2_fu_1239_p2;
        add_ln51_33_reg_1898 <= add_ln51_33_fu_1447_p2;
        add_ln51_36_reg_1903 <= add_ln51_36_fu_1473_p2;
        add_ln51_40_reg_1908 <= add_ln51_40_fu_1499_p2;
        add_ln51_43_reg_1913 <= add_ln51_43_fu_1525_p2;
        add_ln51_48_reg_1918 <= add_ln51_48_fu_1551_p2;
        add_ln51_51_reg_1923 <= add_ln51_51_fu_1577_p2;
        add_ln51_55_reg_1928 <= add_ln51_55_fu_1603_p2;
        add_ln51_58_reg_1933 <= add_ln51_58_fu_1629_p2;
        add_ln51_5_reg_1863 <= add_ln51_5_fu_1265_p2;
        add_ln51_9_reg_1868 <= add_ln51_9_fu_1291_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        cnt_1_reg_1938 <= cnt_1_fu_1828_p2;
        x_1_reg_1849 <= ap_sig_allocacmp_x_1;
        x_1_reg_1849_pp0_iter1_reg <= x_1_reg_1849;
    end
end

always @ (*) begin
    if (((icmp_ln46_fu_567_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer3_activations_ce0_local = 1'b1;
    end else begin
        layer3_activations_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer3_activations_we0_local = 1'b1;
    end else begin
        layer3_activations_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_fu_573_p2 = (ap_sig_allocacmp_x_1 + 4'd1);

assign add_ln51_10_fu_1297_p2 = (zext_ln19_51_fu_1105_p1 + zext_ln19_36_fu_955_p1);

assign add_ln51_11_fu_1307_p2 = (zext_ln19_26_fu_855_p1 + zext_ln19_3_fu_625_p1);

assign add_ln51_12_fu_1317_p2 = (zext_ln51_12_fu_1313_p1 + zext_ln51_11_fu_1303_p1);

assign add_ln51_13_fu_1662_p2 = (zext_ln51_13_fu_1659_p1 + zext_ln51_10_fu_1656_p1);

assign add_ln51_14_fu_1672_p2 = (zext_ln51_14_fu_1668_p1 + zext_ln51_7_fu_1652_p1);

assign add_ln51_15_fu_1323_p2 = (zext_ln19_16_fu_755_p1 + zext_ln19_22_fu_815_p1);

assign add_ln51_16_fu_1333_p2 = (zext_ln19_20_fu_795_p1 + zext_ln19_47_fu_1065_p1);

assign add_ln51_17_fu_1343_p2 = (zext_ln51_17_fu_1339_p1 + zext_ln51_16_fu_1329_p1);

assign add_ln51_18_fu_1349_p2 = (zext_ln19_17_fu_765_p1 + zext_ln19_15_fu_745_p1);

assign add_ln51_19_fu_1359_p2 = (zext_ln19_42_fu_1015_p1 + zext_ln19_50_fu_1095_p1);

assign add_ln51_1_fu_1229_p2 = (zext_ln19_8_fu_675_p1 + zext_ln19_43_fu_1025_p1);

assign add_ln51_20_fu_1369_p2 = (zext_ln51_20_fu_1365_p1 + zext_ln51_19_fu_1355_p1);

assign add_ln51_21_fu_1688_p2 = (zext_ln51_21_fu_1685_p1 + zext_ln51_18_fu_1682_p1);

assign add_ln51_22_fu_1375_p2 = (zext_ln19_13_fu_725_p1 + zext_ln19_40_fu_995_p1);

assign add_ln51_23_fu_1385_p2 = (zext_ln19_24_fu_835_p1 + zext_ln19_54_fu_1135_p1);

assign add_ln51_24_fu_1395_p2 = (zext_ln51_24_fu_1391_p1 + zext_ln51_23_fu_1381_p1);

assign add_ln51_25_fu_1401_p2 = (zext_ln19_1_fu_605_p1 + zext_ln19_31_fu_905_p1);

assign add_ln51_26_fu_1411_p2 = (zext_ln19_32_fu_915_p1 + zext_ln19_49_fu_1085_p1);

assign add_ln51_27_fu_1421_p2 = (zext_ln51_27_fu_1417_p1 + zext_ln51_26_fu_1407_p1);

assign add_ln51_28_fu_1704_p2 = (zext_ln51_28_fu_1701_p1 + zext_ln51_25_fu_1698_p1);

assign add_ln51_29_fu_1714_p2 = (zext_ln51_29_fu_1710_p1 + zext_ln51_22_fu_1694_p1);

assign add_ln51_2_fu_1239_p2 = (zext_ln51_2_fu_1235_p1 + zext_ln51_1_fu_1225_p1);

assign add_ln51_30_fu_1724_p2 = (zext_ln51_30_fu_1720_p1 + zext_ln51_15_fu_1678_p1);

assign add_ln51_31_fu_1427_p2 = (zext_ln19_33_fu_925_p1 + zext_ln19_53_fu_1125_p1);

assign add_ln51_32_fu_1437_p2 = (zext_ln19_28_fu_875_p1 + zext_ln51_fu_1215_p1);

assign add_ln51_33_fu_1447_p2 = (zext_ln51_33_fu_1443_p1 + zext_ln51_32_fu_1433_p1);

assign add_ln51_34_fu_1453_p2 = (zext_ln19_19_fu_785_p1 + zext_ln19_61_fu_1205_p1);

assign add_ln51_35_fu_1463_p2 = (zext_ln19_60_fu_1195_p1 + zext_ln19_59_fu_1185_p1);

assign add_ln51_36_fu_1473_p2 = (zext_ln51_36_fu_1469_p1 + zext_ln51_35_fu_1459_p1);

assign add_ln51_37_fu_1740_p2 = (zext_ln51_37_fu_1737_p1 + zext_ln51_34_fu_1734_p1);

assign add_ln51_38_fu_1479_p2 = (zext_ln19_35_fu_945_p1 + zext_ln19_7_fu_665_p1);

assign add_ln51_39_fu_1489_p2 = (zext_ln19_27_fu_865_p1 + zext_ln19_11_fu_705_p1);

assign add_ln51_3_fu_1245_p2 = (zext_ln19_41_fu_1005_p1 + zext_ln19_52_fu_1115_p1);

assign add_ln51_40_fu_1499_p2 = (zext_ln51_40_fu_1495_p1 + zext_ln51_39_fu_1485_p1);

assign add_ln51_41_fu_1505_p2 = (zext_ln19_6_fu_655_p1 + zext_ln19_57_fu_1165_p1);

assign add_ln51_42_fu_1515_p2 = (zext_ln19_5_fu_645_p1 + zext_ln19_56_fu_1155_p1);

assign add_ln51_43_fu_1525_p2 = (zext_ln51_43_fu_1521_p1 + zext_ln51_42_fu_1511_p1);

assign add_ln51_44_fu_1756_p2 = (zext_ln51_44_fu_1753_p1 + zext_ln51_41_fu_1750_p1);

assign add_ln51_45_fu_1766_p2 = (zext_ln51_45_fu_1762_p1 + zext_ln51_38_fu_1746_p1);

assign add_ln51_46_fu_1531_p2 = (zext_ln19_25_fu_845_p1 + zext_ln19_55_fu_1145_p1);

assign add_ln51_47_fu_1541_p2 = (zext_ln19_14_fu_735_p1 + zext_ln19_10_fu_695_p1);

assign add_ln51_48_fu_1551_p2 = (zext_ln51_48_fu_1547_p1 + zext_ln51_47_fu_1537_p1);

assign add_ln51_49_fu_1557_p2 = (zext_ln19_37_fu_965_p1 + zext_ln19_44_fu_1035_p1);

assign add_ln51_4_fu_1255_p2 = (zext_ln19_23_fu_825_p1 + zext_ln19_48_fu_1075_p1);

assign add_ln51_50_fu_1567_p2 = (zext_ln19_18_fu_775_p1 + zext_ln19_2_fu_615_p1);

assign add_ln51_51_fu_1577_p2 = (zext_ln51_51_fu_1573_p1 + zext_ln51_50_fu_1563_p1);

assign add_ln51_52_fu_1782_p2 = (zext_ln51_52_fu_1779_p1 + zext_ln51_49_fu_1776_p1);

assign add_ln51_53_fu_1583_p2 = (zext_ln19_46_fu_1055_p1 + zext_ln19_30_fu_895_p1);

assign add_ln51_54_fu_1593_p2 = (zext_ln19_12_fu_715_p1 + zext_ln19_29_fu_885_p1);

assign add_ln51_55_fu_1603_p2 = (zext_ln51_55_fu_1599_p1 + zext_ln51_54_fu_1589_p1);

assign add_ln51_56_fu_1609_p2 = (zext_ln19_38_fu_975_p1 + zext_ln19_21_fu_805_p1);

assign add_ln51_57_fu_1619_p2 = (zext_ln19_34_fu_935_p1 + zext_ln19_4_fu_635_p1);

assign add_ln51_58_fu_1629_p2 = (zext_ln51_58_fu_1625_p1 + zext_ln51_57_fu_1615_p1);

assign add_ln51_59_fu_1798_p2 = (zext_ln51_59_fu_1795_p1 + zext_ln51_56_fu_1792_p1);

assign add_ln51_5_fu_1265_p2 = (zext_ln51_5_fu_1261_p1 + zext_ln51_4_fu_1251_p1);

assign add_ln51_60_fu_1808_p2 = (zext_ln51_60_fu_1804_p1 + zext_ln51_53_fu_1788_p1);

assign add_ln51_61_fu_1818_p2 = (zext_ln51_61_fu_1814_p1 + zext_ln51_46_fu_1772_p1);

assign add_ln51_6_fu_1646_p2 = (zext_ln51_6_fu_1643_p1 + zext_ln51_3_fu_1640_p1);

assign add_ln51_7_fu_1271_p2 = (zext_ln19_45_fu_1045_p1 + zext_ln19_58_fu_1175_p1);

assign add_ln51_8_fu_1281_p2 = (zext_ln19_9_fu_685_p1 + zext_ln19_39_fu_985_p1);

assign add_ln51_9_fu_1291_p2 = (zext_ln51_9_fu_1287_p1 + zext_ln51_8_fu_1277_p1);

assign add_ln51_fu_1219_p2 = (zext_ln48_fu_585_p1 + zext_ln19_fu_595_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign cnt_1_fu_1828_p2 = (zext_ln51_62_fu_1824_p1 + zext_ln51_31_fu_1730_p1);

assign cnt_fu_579_p2 = ((layer2_quant_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_10_fu_689_p2 = ((layer2_quant_11_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_11_fu_699_p2 = ((layer2_quant_12_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_12_fu_709_p2 = ((layer2_quant_13_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_13_fu_719_p2 = ((layer2_quant_14_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_14_fu_729_p2 = ((layer2_quant_15_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_15_fu_739_p2 = ((layer2_quant_16_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_16_fu_749_p2 = ((layer2_quant_17_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_17_fu_759_p2 = ((layer2_quant_18_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_18_fu_769_p2 = ((layer2_quant_19_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_19_fu_779_p2 = ((layer2_quant_20_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_1_fu_599_p2 = ((layer2_quant_2_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_20_fu_789_p2 = ((layer2_quant_21_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_21_fu_799_p2 = ((layer2_quant_22_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_22_fu_809_p2 = ((layer2_quant_23_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_23_fu_819_p2 = ((layer2_quant_24_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_24_fu_829_p2 = ((layer2_quant_25_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_25_fu_839_p2 = ((layer2_quant_26_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_26_fu_849_p2 = ((layer2_quant_27_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_27_fu_859_p2 = ((layer2_quant_28_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_28_fu_869_p2 = ((layer2_quant_29_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_29_fu_879_p2 = ((layer2_quant_30_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_2_fu_609_p2 = ((layer2_quant_3_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_30_fu_889_p2 = ((layer2_quant_31_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_31_fu_899_p2 = ((layer2_quant_32_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_32_fu_909_p2 = ((layer2_quant_33_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_33_fu_919_p2 = ((layer2_quant_34_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_34_fu_929_p2 = ((layer2_quant_35_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_35_fu_939_p2 = ((layer2_quant_36_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_36_fu_949_p2 = ((layer2_quant_37_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_37_fu_959_p2 = ((layer2_quant_38_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_38_fu_969_p2 = ((layer2_quant_39_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_39_fu_979_p2 = ((layer2_quant_40_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_3_fu_619_p2 = ((layer2_quant_4_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_40_fu_989_p2 = ((layer2_quant_41_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_41_fu_999_p2 = ((layer2_quant_42_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_42_fu_1009_p2 = ((layer2_quant_43_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_43_fu_1019_p2 = ((layer2_quant_44_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_44_fu_1029_p2 = ((layer2_quant_45_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_45_fu_1039_p2 = ((layer2_quant_46_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_46_fu_1049_p2 = ((layer2_quant_47_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_47_fu_1059_p2 = ((layer2_quant_48_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_48_fu_1069_p2 = ((layer2_quant_49_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_49_fu_1079_p2 = ((layer2_quant_50_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_4_fu_629_p2 = ((layer2_quant_5_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_50_fu_1089_p2 = ((layer2_quant_51_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_51_fu_1099_p2 = ((layer2_quant_52_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_52_fu_1109_p2 = ((layer2_quant_53_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_53_fu_1119_p2 = ((layer2_quant_54_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_54_fu_1129_p2 = ((layer2_quant_55_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_55_fu_1139_p2 = ((layer2_quant_56_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_56_fu_1149_p2 = ((layer2_quant_57_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_57_fu_1159_p2 = ((layer2_quant_58_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_58_fu_1169_p2 = ((layer2_quant_59_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_59_fu_1179_p2 = ((layer2_quant_60_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_5_fu_639_p2 = ((layer2_quant_6_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_60_fu_1189_p2 = ((layer2_quant_61_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_61_fu_1199_p2 = ((layer2_quant_62_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_62_fu_1209_p2 = ((layer2_quant_63_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_6_fu_649_p2 = ((layer2_quant_7_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_7_fu_659_p2 = ((layer2_quant_8_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln20_8_fu_669_p2 = ((layer2_quant_9_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_9_fu_679_p2 = ((layer2_quant_10_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_589_p2 = ((layer2_quant_1_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_567_p2 = ((ap_sig_allocacmp_x_1 == 4'd10) ? 1'b1 : 1'b0);

assign layer3_activations_address0 = zext_ln46_fu_1834_p1;

assign layer3_activations_ce0 = layer3_activations_ce0_local;

assign layer3_activations_d0 = zext_ln48_1_fu_1838_p1;

assign layer3_activations_we0 = layer3_activations_we0_local;

assign zext_ln19_10_fu_695_p1 = icmp_ln20_10_fu_689_p2;

assign zext_ln19_11_fu_705_p1 = icmp_ln20_11_fu_699_p2;

assign zext_ln19_12_fu_715_p1 = icmp_ln20_12_fu_709_p2;

assign zext_ln19_13_fu_725_p1 = icmp_ln20_13_fu_719_p2;

assign zext_ln19_14_fu_735_p1 = icmp_ln20_14_fu_729_p2;

assign zext_ln19_15_fu_745_p1 = icmp_ln20_15_fu_739_p2;

assign zext_ln19_16_fu_755_p1 = icmp_ln20_16_fu_749_p2;

assign zext_ln19_17_fu_765_p1 = icmp_ln20_17_fu_759_p2;

assign zext_ln19_18_fu_775_p1 = icmp_ln20_18_fu_769_p2;

assign zext_ln19_19_fu_785_p1 = icmp_ln20_19_fu_779_p2;

assign zext_ln19_1_fu_605_p1 = icmp_ln20_1_fu_599_p2;

assign zext_ln19_20_fu_795_p1 = icmp_ln20_20_fu_789_p2;

assign zext_ln19_21_fu_805_p1 = icmp_ln20_21_fu_799_p2;

assign zext_ln19_22_fu_815_p1 = icmp_ln20_22_fu_809_p2;

assign zext_ln19_23_fu_825_p1 = icmp_ln20_23_fu_819_p2;

assign zext_ln19_24_fu_835_p1 = icmp_ln20_24_fu_829_p2;

assign zext_ln19_25_fu_845_p1 = icmp_ln20_25_fu_839_p2;

assign zext_ln19_26_fu_855_p1 = icmp_ln20_26_fu_849_p2;

assign zext_ln19_27_fu_865_p1 = icmp_ln20_27_fu_859_p2;

assign zext_ln19_28_fu_875_p1 = icmp_ln20_28_fu_869_p2;

assign zext_ln19_29_fu_885_p1 = icmp_ln20_29_fu_879_p2;

assign zext_ln19_2_fu_615_p1 = icmp_ln20_2_fu_609_p2;

assign zext_ln19_30_fu_895_p1 = icmp_ln20_30_fu_889_p2;

assign zext_ln19_31_fu_905_p1 = icmp_ln20_31_fu_899_p2;

assign zext_ln19_32_fu_915_p1 = icmp_ln20_32_fu_909_p2;

assign zext_ln19_33_fu_925_p1 = icmp_ln20_33_fu_919_p2;

assign zext_ln19_34_fu_935_p1 = icmp_ln20_34_fu_929_p2;

assign zext_ln19_35_fu_945_p1 = icmp_ln20_35_fu_939_p2;

assign zext_ln19_36_fu_955_p1 = icmp_ln20_36_fu_949_p2;

assign zext_ln19_37_fu_965_p1 = icmp_ln20_37_fu_959_p2;

assign zext_ln19_38_fu_975_p1 = icmp_ln20_38_fu_969_p2;

assign zext_ln19_39_fu_985_p1 = icmp_ln20_39_fu_979_p2;

assign zext_ln19_3_fu_625_p1 = icmp_ln20_3_fu_619_p2;

assign zext_ln19_40_fu_995_p1 = icmp_ln20_40_fu_989_p2;

assign zext_ln19_41_fu_1005_p1 = icmp_ln20_41_fu_999_p2;

assign zext_ln19_42_fu_1015_p1 = icmp_ln20_42_fu_1009_p2;

assign zext_ln19_43_fu_1025_p1 = icmp_ln20_43_fu_1019_p2;

assign zext_ln19_44_fu_1035_p1 = icmp_ln20_44_fu_1029_p2;

assign zext_ln19_45_fu_1045_p1 = icmp_ln20_45_fu_1039_p2;

assign zext_ln19_46_fu_1055_p1 = icmp_ln20_46_fu_1049_p2;

assign zext_ln19_47_fu_1065_p1 = icmp_ln20_47_fu_1059_p2;

assign zext_ln19_48_fu_1075_p1 = icmp_ln20_48_fu_1069_p2;

assign zext_ln19_49_fu_1085_p1 = icmp_ln20_49_fu_1079_p2;

assign zext_ln19_4_fu_635_p1 = icmp_ln20_4_fu_629_p2;

assign zext_ln19_50_fu_1095_p1 = icmp_ln20_50_fu_1089_p2;

assign zext_ln19_51_fu_1105_p1 = icmp_ln20_51_fu_1099_p2;

assign zext_ln19_52_fu_1115_p1 = icmp_ln20_52_fu_1109_p2;

assign zext_ln19_53_fu_1125_p1 = icmp_ln20_53_fu_1119_p2;

assign zext_ln19_54_fu_1135_p1 = icmp_ln20_54_fu_1129_p2;

assign zext_ln19_55_fu_1145_p1 = icmp_ln20_55_fu_1139_p2;

assign zext_ln19_56_fu_1155_p1 = icmp_ln20_56_fu_1149_p2;

assign zext_ln19_57_fu_1165_p1 = icmp_ln20_57_fu_1159_p2;

assign zext_ln19_58_fu_1175_p1 = icmp_ln20_58_fu_1169_p2;

assign zext_ln19_59_fu_1185_p1 = icmp_ln20_59_fu_1179_p2;

assign zext_ln19_5_fu_645_p1 = icmp_ln20_5_fu_639_p2;

assign zext_ln19_60_fu_1195_p1 = icmp_ln20_60_fu_1189_p2;

assign zext_ln19_61_fu_1205_p1 = icmp_ln20_61_fu_1199_p2;

assign zext_ln19_6_fu_655_p1 = icmp_ln20_6_fu_649_p2;

assign zext_ln19_7_fu_665_p1 = icmp_ln20_7_fu_659_p2;

assign zext_ln19_8_fu_675_p1 = icmp_ln20_8_fu_669_p2;

assign zext_ln19_9_fu_685_p1 = icmp_ln20_9_fu_679_p2;

assign zext_ln19_fu_595_p1 = icmp_ln20_fu_589_p2;

assign zext_ln46_fu_1834_p1 = x_1_reg_1849_pp0_iter1_reg;

assign zext_ln48_1_fu_1838_p1 = cnt_1_reg_1938;

assign zext_ln48_fu_585_p1 = cnt_fu_579_p2;

assign zext_ln51_10_fu_1656_p1 = add_ln51_9_reg_1868;

assign zext_ln51_11_fu_1303_p1 = add_ln51_10_fu_1297_p2;

assign zext_ln51_12_fu_1313_p1 = add_ln51_11_fu_1307_p2;

assign zext_ln51_13_fu_1659_p1 = add_ln51_12_reg_1873;

assign zext_ln51_14_fu_1668_p1 = add_ln51_13_fu_1662_p2;

assign zext_ln51_15_fu_1678_p1 = add_ln51_14_fu_1672_p2;

assign zext_ln51_16_fu_1329_p1 = add_ln51_15_fu_1323_p2;

assign zext_ln51_17_fu_1339_p1 = add_ln51_16_fu_1333_p2;

assign zext_ln51_18_fu_1682_p1 = add_ln51_17_reg_1878;

assign zext_ln51_19_fu_1355_p1 = add_ln51_18_fu_1349_p2;

assign zext_ln51_1_fu_1225_p1 = add_ln51_fu_1219_p2;

assign zext_ln51_20_fu_1365_p1 = add_ln51_19_fu_1359_p2;

assign zext_ln51_21_fu_1685_p1 = add_ln51_20_reg_1883;

assign zext_ln51_22_fu_1694_p1 = add_ln51_21_fu_1688_p2;

assign zext_ln51_23_fu_1381_p1 = add_ln51_22_fu_1375_p2;

assign zext_ln51_24_fu_1391_p1 = add_ln51_23_fu_1385_p2;

assign zext_ln51_25_fu_1698_p1 = add_ln51_24_reg_1888;

assign zext_ln51_26_fu_1407_p1 = add_ln51_25_fu_1401_p2;

assign zext_ln51_27_fu_1417_p1 = add_ln51_26_fu_1411_p2;

assign zext_ln51_28_fu_1701_p1 = add_ln51_27_reg_1893;

assign zext_ln51_29_fu_1710_p1 = add_ln51_28_fu_1704_p2;

assign zext_ln51_2_fu_1235_p1 = add_ln51_1_fu_1229_p2;

assign zext_ln51_30_fu_1720_p1 = add_ln51_29_fu_1714_p2;

assign zext_ln51_31_fu_1730_p1 = add_ln51_30_fu_1724_p2;

assign zext_ln51_32_fu_1433_p1 = add_ln51_31_fu_1427_p2;

assign zext_ln51_33_fu_1443_p1 = add_ln51_32_fu_1437_p2;

assign zext_ln51_34_fu_1734_p1 = add_ln51_33_reg_1898;

assign zext_ln51_35_fu_1459_p1 = add_ln51_34_fu_1453_p2;

assign zext_ln51_36_fu_1469_p1 = add_ln51_35_fu_1463_p2;

assign zext_ln51_37_fu_1737_p1 = add_ln51_36_reg_1903;

assign zext_ln51_38_fu_1746_p1 = add_ln51_37_fu_1740_p2;

assign zext_ln51_39_fu_1485_p1 = add_ln51_38_fu_1479_p2;

assign zext_ln51_3_fu_1640_p1 = add_ln51_2_reg_1858;

assign zext_ln51_40_fu_1495_p1 = add_ln51_39_fu_1489_p2;

assign zext_ln51_41_fu_1750_p1 = add_ln51_40_reg_1908;

assign zext_ln51_42_fu_1511_p1 = add_ln51_41_fu_1505_p2;

assign zext_ln51_43_fu_1521_p1 = add_ln51_42_fu_1515_p2;

assign zext_ln51_44_fu_1753_p1 = add_ln51_43_reg_1913;

assign zext_ln51_45_fu_1762_p1 = add_ln51_44_fu_1756_p2;

assign zext_ln51_46_fu_1772_p1 = add_ln51_45_fu_1766_p2;

assign zext_ln51_47_fu_1537_p1 = add_ln51_46_fu_1531_p2;

assign zext_ln51_48_fu_1547_p1 = add_ln51_47_fu_1541_p2;

assign zext_ln51_49_fu_1776_p1 = add_ln51_48_reg_1918;

assign zext_ln51_4_fu_1251_p1 = add_ln51_3_fu_1245_p2;

assign zext_ln51_50_fu_1563_p1 = add_ln51_49_fu_1557_p2;

assign zext_ln51_51_fu_1573_p1 = add_ln51_50_fu_1567_p2;

assign zext_ln51_52_fu_1779_p1 = add_ln51_51_reg_1923;

assign zext_ln51_53_fu_1788_p1 = add_ln51_52_fu_1782_p2;

assign zext_ln51_54_fu_1589_p1 = add_ln51_53_fu_1583_p2;

assign zext_ln51_55_fu_1599_p1 = add_ln51_54_fu_1593_p2;

assign zext_ln51_56_fu_1792_p1 = add_ln51_55_reg_1928;

assign zext_ln51_57_fu_1615_p1 = add_ln51_56_fu_1609_p2;

assign zext_ln51_58_fu_1625_p1 = add_ln51_57_fu_1619_p2;

assign zext_ln51_59_fu_1795_p1 = add_ln51_58_reg_1933;

assign zext_ln51_5_fu_1261_p1 = add_ln51_4_fu_1255_p2;

assign zext_ln51_60_fu_1804_p1 = add_ln51_59_fu_1798_p2;

assign zext_ln51_61_fu_1814_p1 = add_ln51_60_fu_1808_p2;

assign zext_ln51_62_fu_1824_p1 = add_ln51_61_fu_1818_p2;

assign zext_ln51_6_fu_1643_p1 = add_ln51_5_reg_1863;

assign zext_ln51_7_fu_1652_p1 = add_ln51_6_fu_1646_p2;

assign zext_ln51_8_fu_1277_p1 = add_ln51_7_fu_1271_p2;

assign zext_ln51_9_fu_1287_p1 = add_ln51_8_fu_1281_p2;

assign zext_ln51_fu_1215_p1 = icmp_ln20_62_fu_1209_p2;

endmodule //feedforward_feedforward_Pipeline_VITIS_LOOP_46_12
