#ifndef TSG_H
#define TSG_H
/**
 * @copyright
 * @file tsg.h
 * @author Andrea Gianarda
 * @date 1st of August 2021
 * @brief Timestamp generator (TSG) global definitions
*/

/**
 *  @defgroup RegisterGroup Register global macros, structure and functions
 *  @brief Registers global macros, structure and functions
 *  @{
 */

/**
 *  @ingroup RegisterGroup
 *  @defgroup TSG Timestamp generator (TSG) register macros
 *  @brief Timestamp generator (TSG) registers macros and structures
 *  @{
 */

typedef struct {
	RW uint32_t CNTCR;             /*!< Counter control register              (Offset 0x0)            */
	RO uint32_t CNTSR;             /*!< Counter status register               (Offset 0x4)            */
	RW uint32_t CNTCVL;            /*!< Current counter value lower register  (Offset 0x8)            */
	RW uint32_t CNTCVU;            /*!< Current counter value upper register  (Offset 0xC)            */
	   uint32_t reserved0[4U];     /*!< Reserved                              (Offset 0x10 to 0x1C)   */
	RW uint32_t CNTFID0;           /*!< Base frequency ID register            (Offset 0x20)           */
	   uint32_t reserved1[1003U];  /*!< Reserved                              (Offset 0x24 to 0xFCC)  */
	RO uint32_t PIDR4;             /*!< Peripheral identification 4 register  (Offset 0xFD0)          */
	RO uint32_t PIDR5;             /*!< Peripheral identification 5 register  (Offset 0xFD4)          */
	RO uint32_t PIDR6;             /*!< Peripheral identification 6 register  (Offset 0xFD8)          */
	RO uint32_t PIDR7;             /*!< Peripheral identification 7 register  (Offset 0xFDC)          */
	RO uint32_t PIDR0;             /*!< Peripheral identification 0 register  (Offset 0xFE0)          */
	RO uint32_t PIDR1;             /*!< Peripheral identification 1 register  (Offset 0xFE4)          */
	RO uint32_t PIDR2;             /*!< Peripheral identification 2 register  (Offset 0xFE8)          */
	RO uint32_t PIDR3;             /*!< Peripheral identification 3 register  (Offset 0xFEC)          */
	RO uint32_t CIDR0;             /*!< Component identification 0 register   (Offset 0xFF0)          */
	RO uint32_t CIDR1;             /*!< Component identification 1 register   (Offset 0xFF4)          */
	RO uint32_t CIDR2;             /*!< Component identification 2 register   (Offset 0xFF8)          */
	RO uint32_t CIDR3;             /*!< Component identification 3 register   (Offset 0xFFC)          */
} tsg_regs;

/*!< Timestamp generator (TSG) unit registers in private peripheral bus (PPB) of system registers */
/*!< Counter control register */
#define TSG_CNTCR_HDBG_OFFSET  (1U)
#define TSG_CNTCR_HDBG_MASK    (0x1UL << REGISTER_FIELD_OFFSET(TSG, CNTCR, HDBG))  /*!< Mask  0x00000002 */

#define TSG_CNTCR_EN_OFFSET    (0U)
#define TSG_CNTCR_EN_MASK      (0x1UL << REGISTER_FIELD_OFFSET(TSG, CNTCR, EN))    /*!< Mask  0x00000001 */

// Values of halt on debug enable bit
#define TSG_HALTONDEBUG_DISABLE  (0x0UL)  /*!< Value 0x00000000 */
#define TSG_HALTONDEBUG_ENABLE   (0x1UL)  /*!< Value 0x00000001 */

// Values of timestamp counter enable bit
#define TSG_COUNTER_DISABLE  (0x0UL)  /*!< Value 0x00000000 */
#define TSG_COUNTER_ENABLE   (0x1UL)  /*!< Value 0x00000001 */

/*!< Counter status register */
#define TSG_CNTSR_DBGH_OFFSET  (1U)
#define TSG_CNTSR_DBGH_MASK    (0x1UL << REGISTER_FIELD_OFFSET(TSG, CNTSR, DBGH))  /*!< Mask  0x00000002 */

// Values of halt on debug counter status bit
#define TSG_COUNTER_RUNNING  (0x0UL)  /*!< Value 0x00000000 */
#define TSG_COUNTER_HALTED   (0x1UL)  /*!< Value 0x00000001 */


/*!< Current counter value lower register */
#define TSG_CNTCVL_CNTCVL_L_32_OFFSET  (0U)
#define TSG_CNTCVL_CNTCVL_L_32_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Mask  0xFFFFFFFF */
#define TSG_CNTCVL_CNTCVL_L_32_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000001 */
#define TSG_CNTCVL_CNTCVL_L_32_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000002 */
#define TSG_CNTCVL_CNTCVL_L_32_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000004 */
#define TSG_CNTCVL_CNTCVL_L_32_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000008 */
#define TSG_CNTCVL_CNTCVL_L_32_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000010 */
#define TSG_CNTCVL_CNTCVL_L_32_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000020 */
#define TSG_CNTCVL_CNTCVL_L_32_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000040 */
#define TSG_CNTCVL_CNTCVL_L_32_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000080 */
#define TSG_CNTCVL_CNTCVL_L_32_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000100 */
#define TSG_CNTCVL_CNTCVL_L_32_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000200 */
#define TSG_CNTCVL_CNTCVL_L_32_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000400 */
#define TSG_CNTCVL_CNTCVL_L_32_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00000800 */
#define TSG_CNTCVL_CNTCVL_L_32_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00001000 */
#define TSG_CNTCVL_CNTCVL_L_32_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00002000 */
#define TSG_CNTCVL_CNTCVL_L_32_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00004000 */
#define TSG_CNTCVL_CNTCVL_L_32_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00008000 */
#define TSG_CNTCVL_CNTCVL_L_32_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00010000 */
#define TSG_CNTCVL_CNTCVL_L_32_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00020000 */
#define TSG_CNTCVL_CNTCVL_L_32_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00040000 */
#define TSG_CNTCVL_CNTCVL_L_32_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00080000 */
#define TSG_CNTCVL_CNTCVL_L_32_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00100000 */
#define TSG_CNTCVL_CNTCVL_L_32_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00200000 */
#define TSG_CNTCVL_CNTCVL_L_32_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00400000 */
#define TSG_CNTCVL_CNTCVL_L_32_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x00800000 */
#define TSG_CNTCVL_CNTCVL_L_32_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x01000000 */
#define TSG_CNTCVL_CNTCVL_L_32_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x02000000 */
#define TSG_CNTCVL_CNTCVL_L_32_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x04000000 */
#define TSG_CNTCVL_CNTCVL_L_32_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x08000000 */
#define TSG_CNTCVL_CNTCVL_L_32_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x10000000 */
#define TSG_CNTCVL_CNTCVL_L_32_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x20000000 */
#define TSG_CNTCVL_CNTCVL_L_32_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x40000000 */
#define TSG_CNTCVL_CNTCVL_L_32_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVL, CNTCVL_L_32))  /*!< Value 0x80000000 */

/*!< Current counter value upper register */
#define TSG_CNTCVU_CNTCVU_U_32_OFFSET  (0U)
#define TSG_CNTCVU_CNTCVU_U_32_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Mask  0xFFFFFFFF */
#define TSG_CNTCVU_CNTCVU_U_32_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000001 */
#define TSG_CNTCVU_CNTCVU_U_32_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000002 */
#define TSG_CNTCVU_CNTCVU_U_32_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000004 */
#define TSG_CNTCVU_CNTCVU_U_32_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000008 */
#define TSG_CNTCVU_CNTCVU_U_32_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000010 */
#define TSG_CNTCVU_CNTCVU_U_32_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000020 */
#define TSG_CNTCVU_CNTCVU_U_32_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000040 */
#define TSG_CNTCVU_CNTCVU_U_32_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000080 */
#define TSG_CNTCVU_CNTCVU_U_32_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000100 */
#define TSG_CNTCVU_CNTCVU_U_32_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000200 */
#define TSG_CNTCVU_CNTCVU_U_32_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000400 */
#define TSG_CNTCVU_CNTCVU_U_32_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00000800 */
#define TSG_CNTCVU_CNTCVU_U_32_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00001000 */
#define TSG_CNTCVU_CNTCVU_U_32_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00002000 */
#define TSG_CNTCVU_CNTCVU_U_32_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00004000 */
#define TSG_CNTCVU_CNTCVU_U_32_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00008000 */
#define TSG_CNTCVU_CNTCVU_U_32_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00010000 */
#define TSG_CNTCVU_CNTCVU_U_32_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00020000 */
#define TSG_CNTCVU_CNTCVU_U_32_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00040000 */
#define TSG_CNTCVU_CNTCVU_U_32_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00080000 */
#define TSG_CNTCVU_CNTCVU_U_32_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00100000 */
#define TSG_CNTCVU_CNTCVU_U_32_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00200000 */
#define TSG_CNTCVU_CNTCVU_U_32_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00400000 */
#define TSG_CNTCVU_CNTCVU_U_32_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x00800000 */
#define TSG_CNTCVU_CNTCVU_U_32_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x01000000 */
#define TSG_CNTCVU_CNTCVU_U_32_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x02000000 */
#define TSG_CNTCVU_CNTCVU_U_32_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x04000000 */
#define TSG_CNTCVU_CNTCVU_U_32_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x08000000 */
#define TSG_CNTCVU_CNTCVU_U_32_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x10000000 */
#define TSG_CNTCVU_CNTCVU_U_32_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x20000000 */
#define TSG_CNTCVU_CNTCVU_U_32_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x40000000 */
#define TSG_CNTCVU_CNTCVU_U_32_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, CNTCVU, CNTCVU_U_32))  /*!< Value 0x80000000 */

/*!< Base frequency ID register */
#define TSG_CNTFID0_FREQ_OFFSET  (0U)
#define TSG_CNTFID0_FREQ_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Mask  0xFFFFFFFF */
#define TSG_CNTFID0_FREQ_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000001 */
#define TSG_CNTFID0_FREQ_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000002 */
#define TSG_CNTFID0_FREQ_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000004 */
#define TSG_CNTFID0_FREQ_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000008 */
#define TSG_CNTFID0_FREQ_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000010 */
#define TSG_CNTFID0_FREQ_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000020 */
#define TSG_CNTFID0_FREQ_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000040 */
#define TSG_CNTFID0_FREQ_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000080 */
#define TSG_CNTFID0_FREQ_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000100 */
#define TSG_CNTFID0_FREQ_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000200 */
#define TSG_CNTFID0_FREQ_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000400 */
#define TSG_CNTFID0_FREQ_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00000800 */
#define TSG_CNTFID0_FREQ_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00001000 */
#define TSG_CNTFID0_FREQ_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00002000 */
#define TSG_CNTFID0_FREQ_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00004000 */
#define TSG_CNTFID0_FREQ_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00008000 */
#define TSG_CNTFID0_FREQ_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00010000 */
#define TSG_CNTFID0_FREQ_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00020000 */
#define TSG_CNTFID0_FREQ_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00040000 */
#define TSG_CNTFID0_FREQ_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00080000 */
#define TSG_CNTFID0_FREQ_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00100000 */
#define TSG_CNTFID0_FREQ_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00200000 */
#define TSG_CNTFID0_FREQ_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00400000 */
#define TSG_CNTFID0_FREQ_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x00800000 */
#define TSG_CNTFID0_FREQ_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x01000000 */
#define TSG_CNTFID0_FREQ_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x02000000 */
#define TSG_CNTFID0_FREQ_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x04000000 */
#define TSG_CNTFID0_FREQ_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x08000000 */
#define TSG_CNTFID0_FREQ_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x10000000 */
#define TSG_CNTFID0_FREQ_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x20000000 */
#define TSG_CNTFID0_FREQ_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x40000000 */
#define TSG_CNTFID0_FREQ_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, CNTFID0, FREQ))  /*!< Value 0x80000000 */

/*!< Cycles per instruction (CPI) count register */
#define TSG_CPICNT_CPICNT_OFFSET  (0U)
#define TSG_CPICNT_CPICNT_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Mask  0x000000FF */
#define TSG_CPICNT_CPICNT_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000001 */
#define TSG_CPICNT_CPICNT_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000002 */
#define TSG_CPICNT_CPICNT_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000004 */
#define TSG_CPICNT_CPICNT_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000008 */
#define TSG_CPICNT_CPICNT_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000010 */
#define TSG_CPICNT_CPICNT_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000020 */
#define TSG_CPICNT_CPICNT_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000040 */
#define TSG_CPICNT_CPICNT_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, CPICNT, CPICNT))  /*!< Value 0x00000080 */

/*!< Exception overhead count register */
#define TSG_EXCCNT_EXCCNT_OFFSET  (0U)
#define TSG_EXCCNT_EXCCNT_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Mask  0x000000FF */
#define TSG_EXCCNT_EXCCNT_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000001 */
#define TSG_EXCCNT_EXCCNT_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000002 */
#define TSG_EXCCNT_EXCCNT_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000004 */
#define TSG_EXCCNT_EXCCNT_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000008 */
#define TSG_EXCCNT_EXCCNT_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000010 */
#define TSG_EXCCNT_EXCCNT_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000020 */
#define TSG_EXCCNT_EXCCNT_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000040 */
#define TSG_EXCCNT_EXCCNT_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, EXCCNT, EXCCNT))  /*!< Value 0x00000080 */

/*!< Sleep overhead count register */
#define TSG_SLEEPCNT_SLEEPCNT_OFFSET  (0U)
#define TSG_SLEEPCNT_SLEEPCNT_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Mask  0x000000FF */
#define TSG_SLEEPCNT_SLEEPCNT_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000001 */
#define TSG_SLEEPCNT_SLEEPCNT_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000002 */
#define TSG_SLEEPCNT_SLEEPCNT_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000004 */
#define TSG_SLEEPCNT_SLEEPCNT_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000008 */
#define TSG_SLEEPCNT_SLEEPCNT_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000010 */
#define TSG_SLEEPCNT_SLEEPCNT_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000020 */
#define TSG_SLEEPCNT_SLEEPCNT_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000040 */
#define TSG_SLEEPCNT_SLEEPCNT_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, SLEEPCNT, SLEEPCNT))  /*!< Value 0x00000080 */

/*!< Load store unit (LSU) overhead count register */
#define TSG_LSUCNT_LSUCNT_OFFSET  (0U)
#define TSG_LSUCNT_LSUCNT_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Mask  0x000000FF */
#define TSG_LSUCNT_LSUCNT_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000001 */
#define TSG_LSUCNT_LSUCNT_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000002 */
#define TSG_LSUCNT_LSUCNT_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000004 */
#define TSG_LSUCNT_LSUCNT_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000008 */
#define TSG_LSUCNT_LSUCNT_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000010 */
#define TSG_LSUCNT_LSUCNT_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000020 */
#define TSG_LSUCNT_LSUCNT_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000040 */
#define TSG_LSUCNT_LSUCNT_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, LSUCNT, LSUCNT))  /*!< Value 0x00000080 */

/*!< Folded instruction overhead count register */
#define TSG_FOLDCNT_FOLDCNT_OFFSET  (0U)
#define TSG_FOLDCNT_FOLDCNT_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Mask  0x000000FF */
#define TSG_FOLDCNT_FOLDCNT_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000001 */
#define TSG_FOLDCNT_FOLDCNT_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000002 */
#define TSG_FOLDCNT_FOLDCNT_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000004 */
#define TSG_FOLDCNT_FOLDCNT_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000008 */
#define TSG_FOLDCNT_FOLDCNT_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000010 */
#define TSG_FOLDCNT_FOLDCNT_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000020 */
#define TSG_FOLDCNT_FOLDCNT_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000040 */
#define TSG_FOLDCNT_FOLDCNT_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, FOLDCNT, FOLDCNT))  /*!< Value 0x00000080 */

/*!< Program counter sample register */
#define TSG_PCSR_EIASAMPLE_OFFSET  (0U)
#define TSG_PCSR_EIASAMPLE_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Mask  0xFFFFFFFF */
#define TSG_PCSR_EIASAMPLE_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000001 */
#define TSG_PCSR_EIASAMPLE_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000002 */
#define TSG_PCSR_EIASAMPLE_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000004 */
#define TSG_PCSR_EIASAMPLE_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000008 */
#define TSG_PCSR_EIASAMPLE_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000010 */
#define TSG_PCSR_EIASAMPLE_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000020 */
#define TSG_PCSR_EIASAMPLE_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000040 */
#define TSG_PCSR_EIASAMPLE_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000080 */
#define TSG_PCSR_EIASAMPLE_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000100 */
#define TSG_PCSR_EIASAMPLE_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000200 */
#define TSG_PCSR_EIASAMPLE_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000400 */
#define TSG_PCSR_EIASAMPLE_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00000800 */
#define TSG_PCSR_EIASAMPLE_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00001000 */
#define TSG_PCSR_EIASAMPLE_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00002000 */
#define TSG_PCSR_EIASAMPLE_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00004000 */
#define TSG_PCSR_EIASAMPLE_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00008000 */
#define TSG_PCSR_EIASAMPLE_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00010000 */
#define TSG_PCSR_EIASAMPLE_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00020000 */
#define TSG_PCSR_EIASAMPLE_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00040000 */
#define TSG_PCSR_EIASAMPLE_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00080000 */
#define TSG_PCSR_EIASAMPLE_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00100000 */
#define TSG_PCSR_EIASAMPLE_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00200000 */
#define TSG_PCSR_EIASAMPLE_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00400000 */
#define TSG_PCSR_EIASAMPLE_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x00800000 */
#define TSG_PCSR_EIASAMPLE_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x01000000 */
#define TSG_PCSR_EIASAMPLE_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x02000000 */
#define TSG_PCSR_EIASAMPLE_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x04000000 */
#define TSG_PCSR_EIASAMPLE_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x08000000 */
#define TSG_PCSR_EIASAMPLE_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x10000000 */
#define TSG_PCSR_EIASAMPLE_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x20000000 */
#define TSG_PCSR_EIASAMPLE_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x40000000 */
#define TSG_PCSR_EIASAMPLE_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, PCSR, EIASAMPLE))  /*!< Value 0x80000000 */

/*!< Comparator register (Macros valid for registers COMP0, COMP1, COMP2 and COMP3) */
#define TSG_COMP_COMP_OFFSET  (0U)
#define TSG_COMP_COMP_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Mask  0xFFFFFFFF */
#define TSG_COMP_COMP_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000001 */
#define TSG_COMP_COMP_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000002 */
#define TSG_COMP_COMP_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000004 */
#define TSG_COMP_COMP_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000008 */
#define TSG_COMP_COMP_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000010 */
#define TSG_COMP_COMP_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000020 */
#define TSG_COMP_COMP_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000040 */
#define TSG_COMP_COMP_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000080 */
#define TSG_COMP_COMP_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000100 */
#define TSG_COMP_COMP_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000200 */
#define TSG_COMP_COMP_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000400 */
#define TSG_COMP_COMP_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00000800 */
#define TSG_COMP_COMP_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00001000 */
#define TSG_COMP_COMP_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00002000 */
#define TSG_COMP_COMP_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00004000 */
#define TSG_COMP_COMP_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00008000 */
#define TSG_COMP_COMP_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00010000 */
#define TSG_COMP_COMP_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00020000 */
#define TSG_COMP_COMP_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00040000 */
#define TSG_COMP_COMP_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00080000 */
#define TSG_COMP_COMP_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00100000 */
#define TSG_COMP_COMP_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00200000 */
#define TSG_COMP_COMP_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00400000 */
#define TSG_COMP_COMP_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x00800000 */
#define TSG_COMP_COMP_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x01000000 */
#define TSG_COMP_COMP_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x02000000 */
#define TSG_COMP_COMP_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x04000000 */
#define TSG_COMP_COMP_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x08000000 */
#define TSG_COMP_COMP_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x10000000 */
#define TSG_COMP_COMP_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x20000000 */
#define TSG_COMP_COMP_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x40000000 */
#define TSG_COMP_COMP_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, COMP, COMP))  /*!< Value 0x80000000 */

/*!< Mask register (Macros valid for registers MASK0, MASK1, MASK2 and MASK3) */
#define TSG_MASK_MASK_OFFSET  (0U)
#define TSG_MASK_MASK_MASK    (0x1FUL << REGISTER_FIELD_OFFSET(TSG, MASK, MASK))  /*!< Mask  0x0000001F */
#define TSG_MASK_MASK_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, MASK, MASK))  /*!< Value 0x00000001 */
#define TSG_MASK_MASK_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, MASK, MASK))  /*!< Value 0x00000002 */
#define TSG_MASK_MASK_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, MASK, MASK))  /*!< Value 0x00000004 */
#define TSG_MASK_MASK_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, MASK, MASK))  /*!< Value 0x00000008 */
#define TSG_MASK_MASK_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, MASK, MASK))  /*!< Value 0x00000010 */

/*!< Comparator function register (Macros valid for registers FUCNTION0, FUNCTION1, FUNCTION2 and FUNCTION3) */
#define TSG_FUNCTION_MATCHED_OFFSET     (24U)
#define TSG_FUNCTION_MATCHED_MASK       (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, MATCHED))     /*!< Mask  0x01000000 */

#define TSG_FUNCTION_DATAVADDR1_OFFSET  (16U)
#define TSG_FUNCTION_DATAVADDR1_MASK    (0xFUL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR1))  /*!< Mask  0x000F0000 */
#define TSG_FUNCTION_DATAVADDR1_0       (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR1))  /*!< Mask  0x00010000 */
#define TSG_FUNCTION_DATAVADDR1_1       (0x2UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR1))  /*!< Mask  0x00020000 */
#define TSG_FUNCTION_DATAVADDR1_2       (0x4UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR1))  /*!< Mask  0x00040000 */
#define TSG_FUNCTION_DATAVADDR1_3       (0x8UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR1))  /*!< Mask  0x00080000 */

#define TSG_FUNCTION_DATAVADDR0_OFFSET  (12U)
#define TSG_FUNCTION_DATAVADDR0_MASK    (0xFUL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR0))  /*!< Mask  0x0000F000 */
#define TSG_FUNCTION_DATAVADDR0_0       (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR0))  /*!< Mask  0x00001000 */
#define TSG_FUNCTION_DATAVADDR0_1       (0x2UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR0))  /*!< Mask  0x00002000 */
#define TSG_FUNCTION_DATAVADDR0_2       (0x4UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR0))  /*!< Mask  0x00004000 */
#define TSG_FUNCTION_DATAVADDR0_3       (0x8UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVADDR0))  /*!< Mask  0x00008000 */

#define TSG_FUNCTION_DATAVSIZE_OFFSET   (10U)
#define TSG_FUNCTION_DATAVSIZE_MASK     (0x3UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVSIZE))   /*!< Mask  0x00000C00 */
#define TSG_FUNCTION_DATAVSIZE_0        (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVSIZE))   /*!< Value 0x00000400 */
#define TSG_FUNCTION_DATAVSIZE_1        (0x2UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVSIZE))   /*!< Value 0x00000800 */

#define TSG_FUNCTION_LINK1ENA_OFFSET    (9U)
#define TSG_FUNCTION_LINK1ENA_MASK      (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, LINK1ENA))    /*!< Mask  0x00000200 */

#define TSG_FUNCTION_DATAVMATCH_OFFSET  (8U)
#define TSG_FUNCTION_DATAVMATCH_MASK    (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, DATAVMATCH))  /*!< Mask  0x00000100 */

#define TSG_FUNCTION_CYCMATCH_OFFSET    (7U)
#define TSG_FUNCTION_CYCMATCH_MASK      (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, CYCMATCH))    /*!< Mask  0x00000080 */

#define TSG_FUNCTION_EMITRANGE_OFFSET   (5U)
#define TSG_FUNCTION_EMITRANGE_MASK     (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, EMITRANGE))   /*!< Mask  0x00000020 - implemented on FUNCTION0 only */

#define TSG_FUNCTION_FUNCTION_OFFSET    (0U)
#define TSG_FUNCTION_FUNCTION_MASK      (0xFUL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, FUNCTION))    /*!< Mask  0x0000000F */
#define TSG_FUNCTION_FUNCTION_0         (0x1UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, FUNCTION))    /*!< Value 0x00000001 */
#define TSG_FUNCTION_FUNCTION_1         (0x2UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, FUNCTION))    /*!< Value 0x00000002 */
#define TSG_FUNCTION_FUNCTION_2         (0x4UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, FUNCTION))    /*!< Value 0x00000004 */
#define TSG_FUNCTION_FUNCTION_3         (0x8UL << REGISTER_FIELD_OFFSET(TSG, FUNCTION, FUNCTION))    /*!< Value 0x00000008 */

/*!< CoreSight lock status register */
#define TSG_LSR_NTT_OFFSET  (2U)
#define TSG_LSR_NTT_MASK    (0x1UL << REGISTER_FIELD_OFFSET(TSG, LSR, NTT))  /*!< Mask  0x00000004 */

#define TSG_LSR_SLK_OFFSET  (1U)
#define TSG_LSR_SLK_MASK    (0x1UL << REGISTER_FIELD_OFFSET(TSG, LSR, SLK))  /*!< Mask  0x00000002 */

#define TSG_LSR_SLI_OFFSET  (0U)
#define TSG_LSR_SLI_MASK    (0x1UL << REGISTER_FIELD_OFFSET(TSG, LSR, SLI))  /*!< Mask  0x00000001 */

/*!< Peripheral identitication 4 register */
#define TSG_PIDR4_4KCOUNT_OFFSET    (4U)
#define TSG_PIDR4_4KCOUNT_MASK      (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR4, 4KCOUNT))    /*!< Mask  0x000000F0 */
#define TSG_PIDR4_4KCOUNT_0         (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, 4KCOUNT))    /*!< Value 0x00000010 */
#define TSG_PIDR4_4KCOUNT_1         (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, 4KCOUNT))    /*!< Value 0x00000020 */
#define TSG_PIDR4_4KCOUNT_2         (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, 4KCOUNT))    /*!< Value 0x00000040 */
#define TSG_PIDR4_4KCOUNT_3         (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, 4KCOUNT))    /*!< Value 0x00000080 */

#define TSG_PIDR4_JEP106CON_OFFSET  (0U)
#define TSG_PIDR4_JEP106CON_MASK    (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR4, JEP106CON))  /*!< Mask  0x0000000F */
#define TSG_PIDR4_JEP106CON_0       (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, JEP106CON))  /*!< Value 0x00000001 */
#define TSG_PIDR4_JEP106CON_1       (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, JEP106CON))  /*!< Value 0x00000002 */
#define TSG_PIDR4_JEP106CON_2       (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, JEP106CON))  /*!< Value 0x00000004 */
#define TSG_PIDR4_JEP106CON_3       (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR4, JEP106CON))  /*!< Value 0x00000008 */

// Values of JEDEC JEP 106 continuation code in peripheral identification 4 register
#define TSG_PIDR4JEP106_VALUE  (0x4UL)  /*!< Value 0x00000004 */

/*!< Peripheral identitication 5 register */
#define TSG_PIDR5_RSVD_OFFSET  (0U)
#define TSG_PIDR5_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Mask  0xFFFFFFFF */
#define TSG_PIDR5_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000001 */
#define TSG_PIDR5_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000002 */
#define TSG_PIDR5_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000004 */
#define TSG_PIDR5_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000008 */
#define TSG_PIDR5_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000010 */
#define TSG_PIDR5_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000020 */
#define TSG_PIDR5_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000040 */
#define TSG_PIDR5_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000080 */
#define TSG_PIDR5_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000100 */
#define TSG_PIDR5_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000200 */
#define TSG_PIDR5_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000400 */
#define TSG_PIDR5_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00000800 */
#define TSG_PIDR5_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00001000 */
#define TSG_PIDR5_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00002000 */
#define TSG_PIDR5_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00004000 */
#define TSG_PIDR5_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00008000 */
#define TSG_PIDR5_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00010000 */
#define TSG_PIDR5_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00020000 */
#define TSG_PIDR5_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00040000 */
#define TSG_PIDR5_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00080000 */
#define TSG_PIDR5_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00100000 */
#define TSG_PIDR5_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00200000 */
#define TSG_PIDR5_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00400000 */
#define TSG_PIDR5_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x00800000 */
#define TSG_PIDR5_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x01000000 */
#define TSG_PIDR5_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x02000000 */
#define TSG_PIDR5_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x04000000 */
#define TSG_PIDR5_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x08000000 */
#define TSG_PIDR5_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x10000000 */
#define TSG_PIDR5_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x20000000 */
#define TSG_PIDR5_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x40000000 */
#define TSG_PIDR5_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR5, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 6 register */
#define TSG_PIDR6_RSVD_OFFSET  (0U)
#define TSG_PIDR6_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Mask  0xFFFFFFFF */
#define TSG_PIDR6_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000001 */
#define TSG_PIDR6_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000002 */
#define TSG_PIDR6_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000004 */
#define TSG_PIDR6_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000008 */
#define TSG_PIDR6_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000010 */
#define TSG_PIDR6_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000020 */
#define TSG_PIDR6_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000040 */
#define TSG_PIDR6_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000080 */
#define TSG_PIDR6_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000100 */
#define TSG_PIDR6_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000200 */
#define TSG_PIDR6_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000400 */
#define TSG_PIDR6_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00000800 */
#define TSG_PIDR6_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00001000 */
#define TSG_PIDR6_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00002000 */
#define TSG_PIDR6_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00004000 */
#define TSG_PIDR6_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00008000 */
#define TSG_PIDR6_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00010000 */
#define TSG_PIDR6_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00020000 */
#define TSG_PIDR6_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00040000 */
#define TSG_PIDR6_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00080000 */
#define TSG_PIDR6_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00100000 */
#define TSG_PIDR6_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00200000 */
#define TSG_PIDR6_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00400000 */
#define TSG_PIDR6_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x00800000 */
#define TSG_PIDR6_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x01000000 */
#define TSG_PIDR6_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x02000000 */
#define TSG_PIDR6_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x04000000 */
#define TSG_PIDR6_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x08000000 */
#define TSG_PIDR6_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x10000000 */
#define TSG_PIDR6_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x20000000 */
#define TSG_PIDR6_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x40000000 */
#define TSG_PIDR6_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR6, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 7 register */
#define TSG_PIDR7_RSVD_OFFSET  (0U)
#define TSG_PIDR7_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Mask  0xFFFFFFFF */
#define TSG_PIDR7_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000001 */
#define TSG_PIDR7_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000002 */
#define TSG_PIDR7_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000004 */
#define TSG_PIDR7_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000008 */
#define TSG_PIDR7_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000010 */
#define TSG_PIDR7_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000020 */
#define TSG_PIDR7_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000040 */
#define TSG_PIDR7_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000080 */
#define TSG_PIDR7_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000100 */
#define TSG_PIDR7_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000200 */
#define TSG_PIDR7_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000400 */
#define TSG_PIDR7_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00000800 */
#define TSG_PIDR7_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00001000 */
#define TSG_PIDR7_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00002000 */
#define TSG_PIDR7_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00004000 */
#define TSG_PIDR7_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00008000 */
#define TSG_PIDR7_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00010000 */
#define TSG_PIDR7_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00020000 */
#define TSG_PIDR7_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00040000 */
#define TSG_PIDR7_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00080000 */
#define TSG_PIDR7_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00100000 */
#define TSG_PIDR7_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00200000 */
#define TSG_PIDR7_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00400000 */
#define TSG_PIDR7_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x00800000 */
#define TSG_PIDR7_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x01000000 */
#define TSG_PIDR7_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x02000000 */
#define TSG_PIDR7_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x04000000 */
#define TSG_PIDR7_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x08000000 */
#define TSG_PIDR7_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x10000000 */
#define TSG_PIDR7_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x20000000 */
#define TSG_PIDR7_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x40000000 */
#define TSG_PIDR7_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(TSG, PIDR7, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 0 register */
#define TSG_PIDR0_PARTNUM_OFFSET  (0U)
#define TSG_PIDR0_PARTNUM_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Mask  0x000000FF */
#define TSG_PIDR0_PARTNUM_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000001 */
#define TSG_PIDR0_PARTNUM_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000002 */
#define TSG_PIDR0_PARTNUM_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000004 */
#define TSG_PIDR0_PARTNUM_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000008 */
#define TSG_PIDR0_PARTNUM_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000010 */
#define TSG_PIDR0_PARTNUM_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000020 */
#define TSG_PIDR0_PARTNUM_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000040 */
#define TSG_PIDR0_PARTNUM_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, PIDR0, PARTNUM))  /*!< Value 0x00000080 */

// Values of part number register
#define TSG_PIDR0PARTNUM_ARM  (0x1UL)  /*!< Value 0x00000001 */

/*!< Peripheral identitication 1 register */
#define TSG_PIDR1_JEP106ID_OFFSET  (4U)
#define TSG_PIDR1_JEP106ID_MASK    (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR1, JEP106ID))  /*!< Mask  0x000000F0 */
#define TSG_PIDR1_JEP106ID_0       (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, JEP106ID))  /*!< Value 0x00000010 */
#define TSG_PIDR1_JEP106ID_1       (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, JEP106ID))  /*!< Value 0x00000020 */
#define TSG_PIDR1_JEP106ID_2       (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, JEP106ID))  /*!< Value 0x00000040 */
#define TSG_PIDR1_JEP106ID_3       (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, JEP106ID))  /*!< Value 0x00000080 */

#define TSG_PIDR1_PARTNUM_OFFSET   (0U)
#define TSG_PIDR1_PARTNUM_MASK     (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR1, PARTNUM))   /*!< Mask  0x0000000F */
#define TSG_PIDR1_PARTNUM_0        (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, PARTNUM))   /*!< Value 0x00000001 */
#define TSG_PIDR1_PARTNUM_1        (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, PARTNUM))   /*!< Value 0x00000002 */
#define TSG_PIDR1_PARTNUM_2        (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, PARTNUM))   /*!< Value 0x00000004 */
#define TSG_PIDR1_PARTNUM_3        (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR1, PARTNUM))   /*!< Value 0x00000008 */

// Values of part number register
#define TSG_PIDR1PARTNUM_ST   (0x0UL)  /*!< Value 0x00000000 */
#define TSG_PIDR1PARTNUM_ARM  (0x1UL)  /*!< Value 0x00000001 */

// Values of JEDEC JEP 106 ID code in peripheral identification 1 register
#define TSG_PIDR1JEP106ID_VALUE  (0xBUL)  /*!< Value 0x0000000B */

/*!< Peripheral identitication 2 register */
#define TSG_PIDR2_REVISION_OFFSET    (4U)
#define TSG_PIDR2_REVISION_MASK      (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR2, REVISION))    /*!< Mask  0x000000F0 */
#define TSG_PIDR2_REVISION_0         (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, REVISION))    /*!< Value 0x00000010 */
#define TSG_PIDR2_REVISION_1         (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, REVISION))    /*!< Value 0x00000020 */
#define TSG_PIDR2_REVISION_2         (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, REVISION))    /*!< Value 0x00000040 */
#define TSG_PIDR2_REVISION_3         (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, REVISION))    /*!< Value 0x00000080 */

#define TSG_PIDR2_JEDEC_OFFSET       (3U)
#define TSG_PIDR2_JEDEC_MASK         (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, JEDEC))       /*!< Mask  0x00000008 */

#define TSG_PIDR2_JEDEC106ID_OFFSET  (0U)
#define TSG_PIDR2_JEDEC106ID_MASK    (0x7UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, JEDEC106ID))  /*!< Mask  0x00000007 */
#define TSG_PIDR2_JEDEC106ID_0       (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, JEDEC106ID))  /*!< Value 0x00000001 */
#define TSG_PIDR2_JEDEC106ID_1       (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, JEDEC106ID))  /*!< Value 0x00000002 */
#define TSG_PIDR2_JEDEC106ID_2       (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR2, JEDEC106ID))  /*!< Value 0x00000004 */

// Values of revision number register
#define TSG_REVISION_VALUE  (0x1UL)  /*!< Value 0x00000001 */

// Values of JEDEC assigned value select bit
#define TSG_JEDEC_VALUE  (0x1UL)  /*!< Value 0x00000001 */

// Values of JEDEC JEP 106 ID code in peripheral identification 2 register
#define TSG_PIDR2JEP106ID_VALUE  (0x3UL)  /*!< Value 0x00000003 */

/*!< Peripheral identitication 3 register */
#define TSG_PIDR3_REVAND_OFFSET  (4U)
#define TSG_PIDR3_REVAND_MASK    (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR3, REVAND))  /*!< Mask  0x000000F0 */
#define TSG_PIDR3_REVAND_0       (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, REVAND))  /*!< Value 0x00000010 */
#define TSG_PIDR3_REVAND_1       (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, REVAND))  /*!< Value 0x00000020 */
#define TSG_PIDR3_REVAND_2       (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, REVAND))  /*!< Value 0x00000040 */
#define TSG_PIDR3_REVAND_3       (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, REVAND))  /*!< Value 0x00000080 */

#define TSG_PIDR3_CMOD_OFFSET    (0U)
#define TSG_PIDR3_CMOD_MASK      (0xFUL << REGISTER_FIELD_OFFSET(TSG, PIDR3, CMOD))    /*!< Mask  0x0000000F */
#define TSG_PIDR3_CMOD_0         (0x1UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, CMOD))    /*!< Value 0x00000001 */
#define TSG_PIDR3_CMOD_1         (0x2UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, CMOD))    /*!< Value 0x00000002 */
#define TSG_PIDR3_CMOD_2         (0x4UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, CMOD))    /*!< Value 0x00000004 */
#define TSG_PIDR3_CMOD_3         (0x8UL << REGISTER_FIELD_OFFSET(TSG, PIDR3, CMOD))    /*!< Value 0x00000008 */

// Values of manifacturer revision number register
#define TSG_REVAND_VALUE  (0x0UL)  /*!< Value 0x00000000 */

// Values of JEDEC JEP 106 ID code in peripheral identification 2 register
#define TSG_CMOD_ARM  (0x0UL)  /*!< Value 0x00000000 */

/*!< Component identitication 0 register */
#define TSG_CIDR0_PREAMBLE_OFFSET  (0U)
#define TSG_CIDR0_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Mask  0x000000FF */
#define TSG_CIDR0_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000001 */
#define TSG_CIDR0_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000002 */
#define TSG_CIDR0_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000004 */
#define TSG_CIDR0_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000008 */
#define TSG_CIDR0_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000010 */
#define TSG_CIDR0_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000020 */
#define TSG_CIDR0_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000040 */
#define TSG_CIDR0_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, CIDR0, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 0 register
#define TSG_CIDR0PREAMBLE_VALUE  (0x0DUL)  /*!< Value 0x0000000D */

/*!< Component identitication 1 register */
#define TSG_CIDR1_CLASS_OFFSET      (4U)
#define TSG_CIDR1_CLASS_MASK        (0xFUL << REGISTER_FIELD_OFFSET(TSG, CIDR1, CLASS))      /*!< Mask  0x000000F0 */
#define TSG_CIDR1_CLASS_0           (0x1UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, CLASS))      /*!< Value 0x00000010 */
#define TSG_CIDR1_CLASS_1           (0x2UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, CLASS))      /*!< Value 0x00000020 */
#define TSG_CIDR1_CLASS_2           (0x4UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, CLASS))      /*!< Value 0x00000040 */
#define TSG_CIDR1_CLASS_3           (0x8UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, CLASS))      /*!< Value 0x00000080 */

#define TSG_CIDR1_PREAMBLE_OFFSET   (0U)
#define TSG_CIDR1_PREAMBLE_MASK     (0xFUL << REGISTER_FIELD_OFFSET(TSG, CIDR1, PREAMBLE))   /*!< Mask  0x0000000F */
#define TSG_CIDR1_PREAMBLE_0        (0x1UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, PREAMBLE))   /*!< Value 0x00000001 */
#define TSG_CIDR1_PREAMBLE_1        (0x2UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, PREAMBLE))   /*!< Value 0x00000002 */
#define TSG_CIDR1_PREAMBLE_2        (0x4UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, PREAMBLE))   /*!< Value 0x00000004 */
#define TSG_CIDR1_PREAMBLE_3        (0x8UL << REGISTER_FIELD_OFFSET(TSG, CIDR1, PREAMBLE))   /*!< Value 0x00000008 */

// Values of component identifier in component identification 1 register
#define TSG_CIDR1PREAMBLE_VALUE  (0x0UL)  /*!< Value 0x00000000 */

// Values of debug component with CoreSight-compatible registers
#define TSG_CLASS_ARM  (0xFUL)  /*!< Value 0x0000000F */

/*!< Component identitication 2 register */
#define TSG_CIDR2_PREAMBLE_OFFSET  (0U)
#define TSG_CIDR2_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Mask  0x000000FF */
#define TSG_CIDR2_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000001 */
#define TSG_CIDR2_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000002 */
#define TSG_CIDR2_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000004 */
#define TSG_CIDR2_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000008 */
#define TSG_CIDR2_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000010 */
#define TSG_CIDR2_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000020 */
#define TSG_CIDR2_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000040 */
#define TSG_CIDR2_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, CIDR2, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 2 register
#define TSG_CIDR2PREAMBLE_VALUE  (0x05UL)  /*!< Value 0x00000005 */

/*!< Component identitication 3 register */
#define TSG_CIDR3_PREAMBLE_OFFSET  (0U)
#define TSG_CIDR3_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Mask  0x000000FF */
#define TSG_CIDR3_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000001 */
#define TSG_CIDR3_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000002 */
#define TSG_CIDR3_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000004 */
#define TSG_CIDR3_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000008 */
#define TSG_CIDR3_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000010 */
#define TSG_CIDR3_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000020 */
#define TSG_CIDR3_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000040 */
#define TSG_CIDR3_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(TSG, CIDR3, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 3 register
#define TSG_CIDR3PREAMBLE_VALUE  (0xB1UL)  /*!< Value 0x000000B1 */

/** @} */ // End of TSG group

/** @} */ // End of RegisterGroup group

#endif // TSG_H
