FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * SMP support for R-Mobile / SH-Mobile - sh73a0 portion
 *
 * Copyright (C) 2010  Magnus Damm
 * Copyright (C) 2010  Takashi Yoshii
 */
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/smp.h>
#include <linux/io.h>
#include <linux/delay.h>

#include <asm/smp_plat.h>
/* bench 7759.0.0 24019c6ca5f3 */
/* bench 7759.0.1 d981640ace8b */
/* bench 7759.0.2 e1be62144e65 */
/* bench 7759.0.3 8077aa1f1d68 */

#include "common.h"
#include "sh73a0.h"

#define CPG_BASE2	0xe6151000
#define WUPCR		0x10	/* System-CPU Wake Up Control Register */
#define SRESCR		0x18	/* System-CPU Software Reset Control Register */
#define PSTR		0x40	/* System-CPU Power Status Register */

#define SYSC_BASE	0xe6180000
#define SBAR		0x20	/* SYS Boot Address Register */

#define AP_BASE		0xe6f10000
#define APARMBAREA	0x20	/* Address Translation Area Register */

#define SH73A0_SCU_BASE 0xf0000000

static int sh73a0_boot_secondary(unsigned int cpu, struct task_struct *idle)
{
	unsigned int lcpu = cpu_logical_map(cpu);
	void __iomem *cpg2 = ioremap(CPG_BASE2, PAGE_SIZE);

	if (((readl(cpg2 + PSTR) >> (4 * lcpu)) & 3) == 3)
		writel(1 << lcpu, cpg2 + WUPCR);	/* wake up */
	else
		writel(1 << lcpu, cpg2 + SRESCR);	/* reset */
	iounmap(cpg2);
	return 0;
/* bench 17412.2.0 980fe9ac827d */
/* bench 17412.2.1 b23af778c95a */
/* bench 29969.0.0 1f4ef73238f6 */
/* bench 29969.0.1 085713a3d59b */
/* bench 29969.0.2 0e05686fdec0 */
/* bench 29969.0.3 86edbb2a3804 */
/* bench 29969.0.4 02544478755e */
/* bench 17412.2.4 b64b055e780f */
/* bench 17412.2.5 f4289bd2720e */
/* bench 17412.2.6 6b2bf9195193 */
/* bench 17412.2.7 3181f0f3244d */
/* bench 17412.2.8 26043e5c7564 */
/* bench 17412.2.9 527cb039a71b */
/* bench 17412.2.10 5c3a11e21ba3 */
/* bench 17412.2.11 b10cba25c21c */
static void __init sh73a0_smp_prepare_cpus(unsigned int max_cpus)
{
	void __iomem *ap = ioremap(AP_BASE, PAGE_SIZE);
	void __iomem *sysc = ioremap(SYSC_BASE, PAGE_SIZE);

	/* Map the reset vector (in headsmp.S) */
	writel(0, ap + APARMBAREA);      /* 4k */
	writel(__pa(shmobile_boot_vector), sysc + SBAR);
	iounmap(sysc);
	iounmap(ap);

	/* setup sh73a0 specific SCU bits */
	shmobile_smp_scu_prepare_cpus(SH73A0_SCU_BASE, max_cpus);
}

/* bench 2129.0.0 71dfdffda524 */
/* bench 2129.0.1 c161fce0cdb6 */
/* bench 2129.0.2 3ff3cee39f0a */
/* bench 2129.0.3 d29d979bd697 */
/* bench 2129.0.4 935244d370e2 */
/* bench 2129.0.5 95f35f127272 */
/* bench 2129.0.6 2daed5790fe9 */
/* bench 2129.0.7 1d7963b95dcd */
	.smp_boot_secondary	= sh73a0_boot_secondary,
#ifdef CONFIG_HOTPLUG_CPU
	.cpu_can_disable	= shmobile_smp_cpu_can_disable,
	.cpu_die		= shmobile_smp_scu_cpu_die,
	.cpu_kill		= shmobile_smp_scu_cpu_kill,
#endif
};
