<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:50:08.247-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 37&#x9;0&#x9;36&#x9;239&#x9;112&#x9;3.1&#x9;5&#x9;2.6&#x9;3&#x9;30&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:47.110-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_1 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.918-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_2 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.909-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_3 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.901-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_4 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.891-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_5 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.882-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_6 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.874-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_7 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:46.867-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_19 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 26&#x9;0&#x9;25&#x9;129&#x9;78&#x9;3.1&#x9;5&#x9;2.9&#x9;5&#x9;18&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:38.423-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_17 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:38.301-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_18 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:38.294-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_9 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 20&#x9;0&#x9;20&#x9;93&#x9;63&#x9;3.2&#x9;5&#x9;2.9&#x9;5&#x9;16&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:33.050-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_10 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.929-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_5 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.920-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_5 mapped to expression  {mul {add d a} b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.912-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_11 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.904-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node ret_V_4 mapped to expression  {add c {mul a b}}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.896-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'calc/buf' to 'calc/buf_r' to avoid the conflict with HDL keywords or other object names." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.864-0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'y_for' (mandelbrotHLS/mandel.cpp:79:51) in function 'calc' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:49:32.836-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1495.109 ; gain = 638.102&#xD;&#xA;Contents of report file './report/calc_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Wed Jun  5 13:55:42 2019&#xD;&#xA;| Host         : AndrewSi64 running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/calc_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7a100t-csg324&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.23 2018-06-13&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 60 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 113 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;     -1.358     -879.253                   1524                34934        0.202        0.000                      0                34934        2.020        0.000                       0                 13047  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Timing constraints are not met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------         ----------      --------------&#xD;&#xA;ap_clk  {0.000 3.000}        6.000           166.667         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk             -1.358     -879.253                   1524                34934        0.202        0.000                      0                34934        2.020        0.000                       0                 13047  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :         1524  Failing Endpoints,  Worst Slack       -1.358ns,  Total Violation     -879.253ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (VIOLATED) :        -1.358ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        7.318ns  (logic 4.358ns (59.552%)  route 2.960ns (40.448%))&#xD;&#xA;  Logic Levels:           25  (CARRY4=20 LUT3=1 LUT5=2 LUT6=2)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=13046, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.806     2.257    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176[0]&#xD;&#xA;                         LUT5 (Prop_lut5_I0_O)        0.295     2.552 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451[3]_i_12/O&#xD;&#xA;                         net (fo=2, unplaced)         0.460     3.012    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451[3]_i_12_n_0&#xD;&#xA;                         LUT3 (Prop_lut3_I2_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451[3]_i_7/O&#xD;&#xA;                         net (fo=1, unplaced)         0.333     3.469    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/grp_fu_916_p0[0]&#xD;&#xA;                         CARRY4 (Prop_carry4_DI[0]_CO[3])&#xD;&#xA;                                                      0.550     4.019 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[3]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.019    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[3]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.136 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[7]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.136    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[7]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.253 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[11]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.253    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[11]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.370 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[15]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.370    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[15]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.487 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[19]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.487    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[19]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.604 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[23]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.604    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[23]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.721 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[27]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.721    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[27]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.838 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[31]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.838    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[31]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     4.955 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.955    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.072 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.072    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_1_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.189 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/underflow_5_reg_1428_reg[0]_i_2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.189    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/underflow_5_reg_1428_reg[0]_i_2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.306 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[47]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.306    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[47]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.423 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[51]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.423    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[51]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.540 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[55]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.540    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[55]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.657 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[59]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.657    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[59]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.774 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[63]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.774    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[63]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     5.891 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[67]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.891    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[67]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.008 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[71]_i_3/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.008    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[71]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.125 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[75]_i_5/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.125    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[75]_i_5_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[2])&#xD;&#xA;                                                      0.256     6.381 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_18_reg_1476_reg[0]_i_2/O[2]&#xD;&#xA;                         net (fo=2, unplaced)         0.463     6.844    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/data4__0[1]&#xD;&#xA;                         LUT5 (Prop_lut5_I4_O)        0.301     7.145 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231[2]_i_4/O&#xD;&#xA;                         net (fo=1, unplaced)         0.449     7.594    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231[2]_i_4_n_0&#xD;&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231[2]_i_2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.449     8.167    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/reg_1231_reg[2]&#xD;&#xA;                         LUT6 (Prop_lut6_I4_O)        0.124     8.291 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/reg_1231[2]_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.291    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7_n_41&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     6.000     6.000 r  &#xD;&#xA;                                                      0.000     6.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=13046, unset)        0.924     6.924    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]/C&#xD;&#xA;                         clock pessimism              0.000     6.924    &#xD;&#xA;                         clock uncertainty           -0.035     6.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.044     6.933    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                          6.933    &#xD;&#xA;                         arrival time                          -8.291    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                 -1.358    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.202ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=13046, unset)        0.410     0.410    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.141     0.698    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/q_reg[30]_0[0]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=13046, unset)        0.432     0.432    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.698    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.202    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 3.000 }&#xD;&#xA;Period(ns):         6.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/buff0_reg/CLK&#xD;&#xA;Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.000       2.020                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/buff2_reg[0]_srl2/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.000       2.020                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/buff2_reg[0]_srl2/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (9 bram18) + 2 * (0 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 63400 126800 240 270 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 20242 12276 176 9 0 585 0 0 0&#xD;&#xA;HLS EXTRACTION: generated C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/report/verilog/calc_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xD;&#xA;Project:             mandelbrotHLS&#xD;&#xA;Solution:            AXI&#xD;&#xA;Device target:       xc7a100t-csg324-1&#xD;&#xA;Report date:         Wed Jun 05 13:55:42 -0700 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:          20242&#xD;&#xA;FF:           12276&#xD;&#xA;DSP:            176&#xD;&#xA;BRAM:             9&#xD;&#xA;SRL:            585&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    6.000&#xD;&#xA;CP achieved post-synthesis:    7.358&#xD;&#xA;Timing not met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/report/verilog/calc_export.rpt" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:55:42.606-0700" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:55:09.020-0700" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 829.113 ; gain = 286.289&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 871.520 ; gain = 328.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 871.594 ; gain = 328.770&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 881.207 ; gain = 338.383&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   208|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   208|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 897.070 ; gain = 312.352&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 897.070 ; gain = 354.246" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:55:09.010-0700" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7a100tcsg324-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:54:38.864-0700" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 " projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:51:36.703-0700" type="Warning"/>
        <logs message="WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-05T13:51:18.940-0700" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
