// Seed: 2093648519
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  wire id_5;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    input tri1 id_0,
    input supply0 _id_1,
    output supply1 id_2
);
  parameter [-1 : id_1] id_4 = 1;
  not primCall (id_2, id_4);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3
    , id_10,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output uwire id_7,
    input supply0 id_8
);
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_8
  );
  wire [1 : 1 'b0] id_12, id_13;
  assign id_3 = -1'b0 ^ -1 < -1;
  assign id_7 = id_8;
endmodule
