#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 14 15:57:40 2022
# Process ID: 11924
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1
# Command line: vivado.exe -log design_1_vga_bram_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vga_bram_0_0.tcl
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/design_1_vga_bram_0_0.vds
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_vga_bram_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_vga_bram_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 827.711 ; gain = 177.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_vga_bram_0_0' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/synth/design_1_vga_bram_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'vga_bram_v1_0' declared at 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0.vhd:5' bound to instance 'U0' of component 'vga_bram_v1_0' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/synth/design_1_vga_bram_0_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'vga_bram_v1_0' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'vga_bram_v1_0_S00_AXI' declared at 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:5' bound to instance 'vga_bram_v1_0_S00_AXI_inst' of component 'vga_bram_v1_0_S00_AXI' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'vga_bram_v1_0_S00_AXI' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:275]
INFO: [Synth 8-226] default block is never used [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:407]
	Parameter WIDTHA bound to: 8 - type: integer 
	Parameter SIZEA bound to: 38400 - type: integer 
	Parameter ADDRWIDTHA bound to: 16 - type: integer 
	Parameter WIDTHB bound to: 8 - type: integer 
	Parameter SIZEB bound to: 38400 - type: integer 
	Parameter ADDRWIDTHB bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'bram' declared at 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/bram.vhd:16' bound to instance 'Inst_bram_0' of component 'bram' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:444]
INFO: [Synth 8-638] synthesizing module 'bram' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/bram.vhd:44]
	Parameter WIDTHA bound to: 8 - type: integer 
	Parameter SIZEA bound to: 38400 - type: integer 
	Parameter ADDRWIDTHA bound to: 16 - type: integer 
	Parameter WIDTHB bound to: 8 - type: integer 
	Parameter SIZEB bound to: 38400 - type: integer 
	Parameter ADDRWIDTHB bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram' (1#1) [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/bram.vhd:44]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:5' bound to instance 'Inst_vga' of component 'vga_sync' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:462]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (2#1) [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:273]
WARNING: [Synth 8-3848] Net diB in module/entity vga_bram_v1_0_S00_AXI does not have driver. [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'vga_bram_v1_0_S00_AXI' (3#1) [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'vga_bram_v1_0' (4#1) [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/hdl/vga_bram_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_vga_bram_0_0' (5#1) [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/synth/design_1_vga_bram_0_0.vhd:88]
WARNING: [Synth 8-3331] design vga_sync has unconnected port I_CLK_50MHz
WARNING: [Synth 8-3331] design vga_bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 926.000 ; gain = 275.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 926.000 ; gain = 275.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 926.000 ; gain = 275.777
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1030.984 ; gain = 2.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.984 ; gain = 380.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.984 ; gain = 380.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.984 ; gain = 380.762
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'vga_g_reg[3:0]' into 'vga_r_reg[3:0]' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:52]
INFO: [Synth 8-4471] merging register 'vga_b_reg[3:0]' into 'vga_r_reg[3:0]' [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.984 ; gain = 380.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---RAMs : 
	             300K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	             300K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module vga_bram_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address, operation Mode is: C+A*(B:0x50).
DSP Report: operator U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address is absorbed into DSP U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address.
DSP Report: operator U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address0 is absorbed into DSP U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address.
WARNING: [Synth 8-3331] design design_1_vga_bram_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_vga_bram_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_vga_bram_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_vga_bram_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_vga_bram_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_vga_bram_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-6014] Unused sequential element U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[0]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[1]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[2]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[4]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[5]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[6]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[7]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[8]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[9]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[10]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[11]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[12]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[13]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[14]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[15]' (FDSE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/vga_bram_v1_0_S00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_bram_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/vga_bram_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_bram_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[0]' (FDE) to 'U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[1]' (FDE) to 'U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[2]' (FDE) to 'U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.984 ; gain = 380.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_vga_bram_0_0 | U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_sync    | C+A*(B:0x50) | 10     | 7      | 7      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.629 ; gain = 403.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.852 ; gain = 403.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_vga_bram_0_0 | U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/e9ff/src/list_ch12_01_vga_sync.vhd:41]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1063.426 ; gain = 413.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.246 ; gain = 429.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.246 ; gain = 429.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.246 ; gain = 429.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.246 ; gain = 429.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.250 ; gain = 429.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.250 ; gain = 429.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E1    |     1|
|2     |LUT1       |     3|
|3     |LUT2       |     5|
|4     |LUT3       |     4|
|5     |LUT4       |     9|
|6     |LUT5       |    12|
|7     |LUT6       |    19|
|8     |RAMB36E1   |     8|
|9     |RAMB36E1_2 |     8|
|10    |FDCE       |    23|
|11    |FDRE       |    96|
|12    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   189|
|2     |  U0                           |vga_bram_v1_0         |   189|
|3     |    vga_bram_v1_0_S00_AXI_inst |vga_bram_v1_0_S00_AXI |   189|
|4     |      Inst_bram_0              |bram                  |    19|
|5     |      Inst_vga                 |vga_sync              |    59|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.250 ; gain = 429.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1079.250 ; gain = 324.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.250 ; gain = 429.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1095.273 ; gain = 688.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/design_1_vga_bram_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_vga_bram_0_0, cache-ID = fb058546ccca195c
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/design_1_vga_bram_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_vga_bram_0_0_utilization_synth.rpt -pb design_1_vga_bram_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 15:58:31 2022...
