max_iterations: 50
checkpoint_interval: 10
log_level: INFO
language: verilog
file_suffix: .v
llm:
  models:
  - name: gemma-local
    model_path: /home/jonathan13/GemmaEvolve/gemma-3-12b-it-Q8_0.gguf
    n_ctx: 8192
    n_gpu_layers: -1
    temperature: 0.7
    top_p: 0.95
    max_tokens: 4096
  evaluator_models:
  - name: gemma-local
    model_path: /home/jonathan13/GemmaEvolve/gemma-3-12b-it-Q8_0.gguf
    n_ctx: 8192
    n_gpu_layers: -1
    temperature: 0.7
    top_p: 0.95
    max_tokens: 4096
prompt:
  system_message: "You are an expert Hardware Design Engineer. Your task is to implement a Verilog module.\n\nDescription:\nThe circuit consists of an AND gate with inputs in1 and a bubbled in2. The output of the AND gate is connected to the output signal 'out'.\n\nInterface:\nmodule TopModule (\n  input in1,\n  input in2,\n  output logic out\n);\n\nRequirements:\n- Implement the module logic using `assign` statements where possible.\n- Follow Verilog-2001 standards.\n- Output ONLY the Verilog module code.\n"
  num_top_programs: 0
  num_diverse_programs: 0
  include_artifacts: false
database:
  population_size: 10
  archive_size: 5
  num_islands: 1
  programs_per_island: 10
  elite_selection_ratio: 0.2
  exploitation_ratio: 0.7
  embedding_model: embedding_models/Nomic-Embed-Code/nomic-embed-code-q5_k_m.gguf
  similarity_threshold: 0.95
evaluator:
  timeout: 30
  parallel_evaluations: 2
diff_based_evolution: false
max_code_length: 5000
