#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov 30 01:16:22 2023
# Process ID: 872
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 881
WARNING: [Synth 8-6901] identifier 'ready_for_dog' is used before its declaration [/home/fpga/hdl/top_level.sv:124]
WARNING: [Synth 8-9661] initial value of parameter 'DIMENSION' is omitted [/home/fpga/hdl/dog.sv:13]
WARNING: [Synth 8-11065] parameter 'BRAM_LENGTH' becomes localparam in 'dog' with formal parameter declaration list [/home/fpga/hdl/dog.sv:26]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1989.379 ; gain = 378.730 ; free physical = 3360 ; free virtual = 8840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:10]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/fpga/hdl/uart_rx.sv:7]
	Parameter CLOCKS_PER_BAUD bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/fpga/hdl/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/top_level.sv:82]
WARNING: [Synth 8-689] width (14) of port connection 'addrb' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/top_level.sv:90]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/top_level.sv:103]
WARNING: [Synth 8-689] width (14) of port connection 'addrb' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/top_level.sv:111]
INFO: [Synth 8-6157] synthesizing module 'dog' [/home/fpga/hdl/dog.sv:13]
	Parameter DIMENSION bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/dog.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'dog' (0#1) [/home/fpga/hdl/dog.sv:13]
WARNING: [Synth 8-689] width (14) of port connection 'address' does not match port width (12) of module 'dog' [/home/fpga/hdl/top_level.sv:140]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 9 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/hdl/top_level.sv:151]
WARNING: [Synth 8-689] width (14) of port connection 'addrb' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/hdl/top_level.sv:159]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'send_img' [/home/fpga/hdl/send_img.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/fpga/hdl/uart_tx.v:4]
	Parameter CLOCKS_PER_BAUD bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/fpga/hdl/uart_tx.v:4]
WARNING: [Synth 8-6104] Input port 'tx' has an internal driver [/home/fpga/hdl/send_img.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/send_img.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'send_img' (0#1) [/home/fpga/hdl/send_img.sv:4]
WARNING: [Synth 8-7071] port 'send' of module 'send_img' is unconnected for instance 'tx_img' [/home/fpga/hdl/top_level.sv:211]
WARNING: [Synth 8-7071] port 'out_state' of module 'send_img' is unconnected for instance 'tx_img' [/home/fpga/hdl/top_level.sv:211]
WARNING: [Synth 8-7023] instance 'tx_img' of module 'send_img' has 10 connections declared, but only 8 given [/home/fpga/hdl/top_level.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:10]
WARNING: [Synth 8-6014] Unused sequential element dog_edge_reg was removed.  [/home/fpga/hdl/top_level.sv:204]
WARNING: [Synth 8-6014] Unused sequential element old_dog_pulse_reg was removed.  [/home/fpga/hdl/top_level.sv:203]
WARNING: [Synth 8-3848] Net uart_txd in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:17]
WARNING: [Synth 8-3848] Net old_dog_busy in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:129]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.316 ; gain = 456.668 ; free physical = 3218 ; free virtual = 8702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.129 ; gain = 474.480 ; free physical = 3215 ; free virtual = 8699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.129 ; gain = 474.480 ; free physical = 3215 ; free virtual = 8699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.129 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8699
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/fpga/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/fpga/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/fpga/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2179.852 ; gain = 0.000 ; free physical = 3187 ; free virtual = 8685
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2179.852 ; gain = 0.000 ; free physical = 3187 ; free virtual = 8685
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3186 ; free virtual = 8684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3186 ; free virtual = 8684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3186 ; free virtual = 8684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dog'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'send_img'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INACTIVE |                               00 | 00000000000000000000000000000000
                    WAIT |                               01 | 00000000000000000000000000000001
                   WRITE |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dog'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INACTIVE |                               00 | 00000000000000000000000000000000
                 WAITING |                               01 | 00000000000000000000000000000001
            TRANSMITTING |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'send_img'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3185 ; free virtual = 8684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 1     
	              32K Bit	(4096 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element img_1/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element img_2/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element out/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3144 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | img_1/BRAM_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top_level   | img_2/BRAM_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top_level   | out/BRAM_reg   | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3136 ; free virtual = 8651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3136 ; free virtual = 8651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | img_1/BRAM_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top_level   | img_2/BRAM_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top_level   | out/BRAM_reg   | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    20|
|3     |LUT1     |    19|
|4     |LUT2     |    32|
|5     |LUT3     |    45|
|6     |LUT4     |    25|
|7     |LUT5     |    13|
|8     |LUT6     |    30|
|9     |MUXF7    |     1|
|10    |RAMB36E1 |     3|
|11    |FDRE     |   153|
|12    |FDSE     |     3|
|13    |IBUF     |     6|
|14    |OBUF     |    14|
|15    |OBUFT    |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.852 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2179.852 ; gain = 474.480 ; free physical = 3135 ; free virtual = 8651
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2179.859 ; gain = 569.203 ; free physical = 3135 ; free virtual = 8651
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2179.859 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8930
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/fpga/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/fpga/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/fpga/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2179.859 ; gain = 0.000 ; free physical = 3412 ; free virtual = 8931
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e95ee0fe
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 90 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2179.859 ; gain = 883.180 ; free physical = 3412 ; free virtual = 8931
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1961.800; main = 1671.835; forked = 430.580
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3154.660; main = 2179.855; forked = 974.805
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2203.863 ; gain = 0.000 ; free physical = 3412 ; free virtual = 8932
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2219.871 ; gain = 8.004 ; free physical = 3354 ; free virtual = 8890

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e499f399

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2219.871 ; gain = 0.000 ; free physical = 3354 ; free virtual = 8890

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1350938d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2440.840 ; gain = 0.000 ; free physical = 3131 ; free virtual = 8667
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1350938d8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2440.840 ; gain = 0.000 ; free physical = 3131 ; free virtual = 8667
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d578dcd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2440.840 ; gain = 0.000 ; free physical = 3131 ; free virtual = 8667
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10d578dcd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2464.852 ; gain = 24.012 ; free physical = 3131 ; free virtual = 8667
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18316ddfb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2464.852 ; gain = 24.012 ; free physical = 3131 ; free virtual = 8667
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18316ddfb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2464.852 ; gain = 24.012 ; free physical = 3131 ; free virtual = 8667
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.852 ; gain = 0.000 ; free physical = 3131 ; free virtual = 8667
Ending Logic Optimization Task | Checksum: 18316ddfb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2464.852 ; gain = 24.012 ; free physical = 3131 ; free virtual = 8667

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 18316ddfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8664
Ending Power Optimization Task | Checksum: 18316ddfb

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2536.855 ; gain = 72.004 ; free physical = 3123 ; free virtual = 8664

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18316ddfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8664

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8664
Ending Netlist Obfuscation Task | Checksum: 18316ddfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8664
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8666
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10aae74df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8666
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8666

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b666f8ed

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3120 ; free virtual = 8666

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12fd5d9a1

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3119 ; free virtual = 8666

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12fd5d9a1

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3119 ; free virtual = 8666
Phase 1 Placer Initialization | Checksum: 12fd5d9a1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3119 ; free virtual = 8666

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a3c4aba2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3118 ; free virtual = 8666

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19bf30f73

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3118 ; free virtual = 8666

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19bf30f73

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3118 ; free virtual = 8666

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1af65dd31

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3116 ; free virtual = 8665

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 29546df20

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665
Phase 2.4 Global Placement Core | Checksum: 1d5967f71

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665
Phase 2 Global Placement | Checksum: 1d5967f71

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 209fb2463

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 281ed37c2

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 292c64313

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b447f56d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3115 ; free virtual = 8665

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 197e689b7

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14865f269

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e9e821cb

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
Phase 3 Detail Placement | Checksum: 1e9e821cb

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bfafa70d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.059 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c0e1169c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: c0e1169c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
Phase 4.1.1.1 BUFG Insertion | Checksum: bfafa70d

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.059. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f673fe4c

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
Phase 4.1 Post Commit Optimization | Checksum: f673fe4c

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f673fe4c

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f673fe4c

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
Phase 4.3 Placer Reporting | Checksum: f673fe4c

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c162c8a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
Ending Placer Task | Checksum: ee1adbbe

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2536.855 ; gain = 0.000 ; free physical = 3114 ; free virtual = 8665
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3095 ; free virtual = 8650
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: 3ba2ccb3 ConstDB: 0 ShapeSum: b2780f0b RouteDB: 0
Post Restoration Checksum: NetGraph: 437f6aac | NumContArr: 43bcc5a2 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: a04685fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3109 ; free virtual = 8665

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a04685fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3109 ; free virtual = 8665

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a04685fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19ca6cf29

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.093  | TNS=0.000  | WHS=-0.194 | THS=-6.724 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 286
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 286
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 202ddf08d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 202ddf08d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665
Phase 3 Initial Routing | Checksum: 221631fa0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16290484f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18fd60bfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665
Phase 4 Rip-up And Reroute | Checksum: 18fd60bfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3108 ; free virtual = 8665

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18fd60bfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18fd60bfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665
Phase 5 Delay and Skew Optimization | Checksum: 18fd60bfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1046f8e56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.213  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1375e4aec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665
Phase 6 Post Hold Fix | Checksum: 1375e4aec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.057562 %
  Global Horizontal Routing Utilization  = 0.0652004 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19dfb30b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19dfb30b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14eb3f83d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.216  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: c6fbbbd2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1200eea20

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3107 ; free virtual = 8665
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2552.863 ; gain = 0.000 ; free physical = 3106 ; free virtual = 8665
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15038432 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2693.164 ; gain = 140.301 ; free physical = 2881 ; free virtual = 8451
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 01:17:13 2023...
