module TB_mult;
reg [15:0]a,b;
wire [31:0]o;
mult_16 mult(p,a,b);
initial
begin
	$monitor("a=%d b=%d p=%d",a,b,p);
	#10 a=10;b=10;
end
endmodule

module TB_Adder;
reg i1,i2,cin;
wire s,c;
full_adder FA_1(s,c,i1,i2,cin);
initial
begin
    $monitor("i1=%b i2=%b cin=%b s=%b c=%b",i1,i2,cin,s,c);
    #10 cin=0;i1=0;i2=0;
    #10 cin=0;i1=0;i2=1;
    #10 cin=0;i1=1;i2=0;
    #10 cin=0;i1=1;i2=1;
    #10 cin=1;i1=0;i2=0;
    #10 cin=1;i1=0;i2=1;
    #10 cin=1;i1=1;i2=0;
    #10 cin=1;i1=1;i2=1;
end
endmodule

module TB_mux;
reg [31:0]i1,i2,i3,i4,i5,i6,i7,i8,i9,i10,i11,i12,i13,i14,i15,i16,i17,i18,i19,i20,i21,i22,i23,i24,i25,i26,i27,i28,i29,i30,i31,i32,i33,i34,i35,i36,i37,i38,i39,i40,i41,i42,i43,i44,i45,i46,i47,i48,i49,i50,i51,i52,i53,i54,i55,i56,i57,i58,i59,i60,i61,i62,i63,i64;
reg [5:0]s;
wire [31:0]o;
mux_32_64w mux_32_64w_1(o,i1,i2,i3,i4,i5,i6,i7,i8,i9,i10,i11,i12,i13,i14,i15,i16,i17,i18,i19,i20,i21,i22,i23,i24,i25,i26,i27,i28,i29,i30,i31,i32,i33,i34,i35,i36,i37,i38,i39,i40,i41,i42,i43,i44,i45,i46,i47,i48,i49,i50,i51,i52,i53,i54,i55,i56,i57,i58,i59,i60,i61,i62,i63,i64,s);
integer i;
initial
begin
$monitor("s=%d o=%d",s,o);
    #1 i1=1;i2=2;i3=3;i4=4;i5=5;i6=6;i7=7;i8=8;
    i9=9;i10=10;i11=11;i12=12;i13=13;i14=14;i15=15;i16=16;
    i17=17;i18=18;i19=19;i20=20;i21=21;i22=22;i23=23;i24=24;
    i25=25;i26=26;i27=27;i28=28;i29=29;i30=30;i31=31;i32=32;
    i33=33;i34=34;i35=35;i36=36;i37=37;i38=38;i39=39;i40=40;
    i41=41;i42=42;i43=43;i44=44;i45=45;i46=46;i47=47;i48=48;
    i49=49;i50=50;i51=51;i52=52;i53=53;i54=54;i55=55;i56=56;
    i57=57;i58=58;i59=59;i60=60;i61=61;i62=62;i63=63;i64=64;        
    for(i=0;i<64;i=i+1)
    #10 s=i;
end
endmodule