## Instruction Reference

Mnemonic|Full name|Info
:-:|:-:|:-:
||**Load & Store Instructions** ||
LDA|Load [Accumulator](#accumulator)|[ðŸ”½](#lda---load-accumulator)
LDX|Load X Register|[ðŸ”½](#ldx---load-x-register)
LDY|Load Y Register|[ðŸ”½](#ldy---load-y-register)
STA|Store [Accumulator](#accumulator)|[ðŸ”½](#sta---store-accumulator)
STX|Store X Register|[ðŸ”½](#stx---store-x-register)
STY|Store Y Register|[ðŸ”½](#sty---store-y-register)
STZ|Store Zero|[ðŸ”½](#stz---store-zero)
||**Stack Operations**||
PHA|Push [Accumulator](#accumulator)|[ðŸ”½](#pha---push-accumulator)
PHX|Push X Register|[ðŸ”½](#phx---push-x-register)
PHY|Push Y Register| [ðŸ”½](#phy---push-y-register)
PHP|Push Processor Status|[ðŸ”½](#php---push-processor-status)
PLA|Pull [Accumulator](#accumulator)|[ðŸ”½](#pla---pull-accumulator)
PLX|Pull X Register|[ðŸ”½](#plx---pull-x-register)
PLY|Pull Y Register|[ðŸ”½](#ply---pull-y-register)
PLP|Pull Processor Status|[ðŸ”½](#plp---pull-processor-status)
TSX|Transfer Stack Pointer to X|[ðŸ”½](#tsx---transfer-stack-pointer-to-x)
TXS|Transfer X to Stack Pointer|[ðŸ”½](#txs---transfer-x-to-stack-pointer)
||**Increment & Decrement Operations**||
INA|Increment [Accumulator](#accumulator)|
INX|Increment X Register|[ðŸ”½](#inx---increment-x-register)
INY|Increment Y Register|[ðŸ”½](#iny---increment-y-register)
DEA|Decrement [Accumulator](#accumulator)|
DEX|Decrement X Register|[ðŸ”½](#dex---decrement-x-register)
DEY|Decrement Y Register|[ðŸ”½](#dey---decrement-y-register)
INC|Increment Memory|[ðŸ”½](#inc---increment-memory)
DEC|Decrement Memory|[ðŸ”½](#dec---decrement-memory)
||**Shift Operations**||
ASL|Arithmetic Shift Left|[ðŸ”½](#asl---arithmetic-shift-left)
LSR|Logical Shift Right|[ðŸ”½](#lsr---logical-shift-right)
ROL|Rotate Left|[ðŸ”½](#rol---rotate-left)
ROR|Rotate Right|[ðŸ”½](#ror---rotate-right)
||**Logical Operations**||
AND|Logical AND|[ðŸ”½](#and---logical-and)
ORA|Logical Inclusive OR|[ðŸ”½](#ora---logical-inclusive-or)
EOR|Exclusive OR|[ðŸ”½](#eor---exclusive-or)
BIT|Bit Test|[ðŸ”½](#bit---bit-test)
CMP|Compare|[ðŸ”½](#cmp---compare)
CPX|Compare X Register|[ðŸ”½](#cpx---compare-x-register)
CPY|Compare Y Register|[ðŸ”½](#cpy---compare-y-register)
TRB|Test and Reset Bits|[ðŸ”½](#trb---test-and-reset-bits)
TSB|Test and Set Bits|[ðŸ”½](#tsb---test-and-set-bits)
RMB0..7|Reset Memory Bit|[ðŸ”½](#rmb---reset-memory-bit)
SMB8..7|Set Memory Bit|[ðŸ”½](#smb---set-memory-bit)
||**Math Operations**||
ADC|Add with Carry|[ðŸ”½](#adc---add-with-carry)
SBC|Subtract with Carry|[ðŸ”½](#sbc---subtract-with-carry)
||**Flow Control Instructions**||
JMP|Jump|[ðŸ”½](#jmp---jump)
JSR|Jump to Subroutine|[ðŸ”½](#jsr---jump-to-subroutine)
RTS|Return from Subroutine|[ðŸ”½](#rts---return-from-subroutine)
RTI|Return from Interrupt|[ðŸ”½](#rti---return-from-interrupt)
BRA|Branch Always|[ðŸ”½](#bra---branch-always)
BEQ|Branch if Equal|[ðŸ”½](#beq---branch-if-equal)
BNE|Branch if Not Equal|[ðŸ”½](#bne---branch-if-not-equal)
BCC|Branch if Carry Clear|[ðŸ”½](#bcc---branch-if-carry-clear)
BCS|Branch if Carry Set|[ðŸ”½](#bcs---branch-if-carry-set)
BVC|Branch if Overflow Clear|[ðŸ”½](#bvc---branch-if-overflow-clear)
BVS|Branch if Overflow Set|[ðŸ”½](#bvs---branch-if-overflow-set)
BMI|Branch if Minus|[ðŸ”½](#bmi---branch-if-minus)
BPL|Branch if Positive|[ðŸ”½](#bpl---branch-if-positive)
BBR0..7|Branch on Bit Reset|[ðŸ”½](#bbr---branch-on-bit-reset)
BBS0..7|Branch on Bit Set|[ðŸ”½](#bbs---branch-on-bit-set)
||**Processor Status Instructions**||
CLC|Clear Carry Flag|[ðŸ”½](#clc---clear-carry-flag)
CLD|Clear Decimal Mode|[ðŸ”½](#cld---clear-decimal-mode)
CLI|Clear Interrupt Disable|[ðŸ”½](#cli---clear-interrupt-disable)
CLV|Clear Overflow Flag|[ðŸ”½](#clv---clear-overflow-flag)
SEC|Set Carry Flag|[ðŸ”½](#sec---set-carry-flag)
SED|Set Decimal Flag|[ðŸ”½](#sed---set-decimal-flag)
SEI|Set Interrupt Disable|[ðŸ”½](#sei---set-interrupt-disable)
||**Transfer Instructions**||
TAX|Transfer Accumulator to X|[ðŸ”½](#tax---transfer-accumulator-to-x)
TAY|Transfer Accumulator to Y|[ðŸ”½](#tay---transfer-accumulator-to-y)
TXA|Transfer X to [Accumulator](#accumulator)|[ðŸ”½](#txa---transfer-x-to-accumulator)
TYA|Transfer Y to [Accumulator](#accumulator)|[ðŸ”½](#tya---transfer-y-to-accumulator)
||**Misc Instructions**||
NOP|No Operation|[ðŸ”½](#nop---no-operation)
BRK|Force Interrupt|[ðŸ”½](#brk---force-interrupt)
STP|Stop|[ðŸ”½](#stp---stop)
WAI|Wait for Interrupt|[ðŸ”½](#wai---wait-for-interrupt)

&nbsp;

## ADC - Add with Carry 
## [ðŸ”¼](#instruction-reference)

||Processor Status after use||
-|-|-
C|Carry Flag|Set if overflow in bit 7
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Set if sign bit is incorrect
N|Negative Flag|Set if bit 7 set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$69|2|2
[Zero Page](#zero-page)|$65|2|3
[Zero Page,X](#zero-page,x)|$75|2|4
[Absolute](#absolute)|$6D|3|4
[Absolute,X](#absolute,x)|$7D|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$79|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$61|2|6
[(Indirect),Y](#indirect-indexed)|$71|2|5 (+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$72|2|5

&nbsp;

## AND - Logical AND
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$29|2|2
[Zero Page](#zero-page)|$25|2|3
[Zero Page,X](#zero-page,x)|$35|2|4
[Absolute](#absolute)|$2D|3|4
[Absolute,X](#absolute,x)|$3D|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$39|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$21|2|6
[(Indirect),Y](#indirect-indexed)|$31|2|5 (+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$32|2|5

&nbsp;

## ASL - Arithmetic Shift Left 
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set to contents of old bit 7
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Accumulator](#accumulator)|$0A|1|2
[Zero Page](#zero-page)|$06|2|5
[Zero Page,X](#zero-page,x)|$16|2|6
[Absolute](#absolute)|$0E|3|6
[Absolute,X](#absolute,x)|$1E|3|7

&nbsp;

## BBR - Branch on Bit Reset
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
Bit 0,  [Relative](#relative)|$0F|3|2 (+1 if to a new page)
Bit 1,  [Relative](#relative)|$1F|3|2 (+1 if to a new page)
Bit 2,  [Relative](#relative)|$2F|3|2 (+1 if to a new page)
Bit 3,  [Relative](#relative)|$3F|3|2 (+1 if to a new page)
Bit 4,  [Relative](#relative)|$4F|3|2 (+1 if to a new page)
Bit 5,  [Relative](#relative)|$5F|3|2 (+1 if to a new page)
Bit 6,  [Relative](#relative)|$6F|3|2 (+1 if to a new page)
Bit 7,  [Relative](#relative)|$7F|3|2 (+1 if to a new page)

&nbsp;

## BBS - Branch on Bit Set
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
Bit 0,  [Relative](#relative)|$8F|3|2 (+1 if to a new page)
Bit 1,  [Relative](#relative)|$9F|3|2 (+1 if to a new page)
Bit 2,  [Relative](#relative)|$AF|3|2 (+1 if to a new page)
Bit 3,  [Relative](#relative)|$BF|3|2 (+1 if to a new page)
Bit 4,  [Relative](#relative)|$CF|3|2 (+1 if to a new page)
Bit 5,  [Relative](#relative)|$DF|3|2 (+1 if to a new page)
Bit 6,  [Relative](#relative)|$EF|3|2 (+1 if to a new page)
Bit 7,  [Relative](#relative)|$FF|3|2 (+1 if to a new page)

&nbsp;

## BCC - Branch if Carry Clear
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$90|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BCS - Branch if Carry Set
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$B0|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BEQ - Branch if Equal
## [ðŸ”¼](#instruction-reference)

||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$F0|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BIT - Bit Test
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if the result if the AND is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Set to bit 6 of the memory value
N|Negative Flag|Set to bit 7 of the memory value

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$89|2|3
[Zero Page](#zero-page)|$24|2|3
[Zero Page,X](#zero-page,x)|$34|2|3
[Absolute](#absolute)|$2C|3|4
[Absolute, X](#absolute,x)|$3C|3|4

&nbsp;

## BMI - Branch if Minus
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$30|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BNE - Branch if Not Equal
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$D0|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BPL - Branch if Positive
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$10|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BRA - Branch Always
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$80|2|3 (+1 if to a new page)

&nbsp;

## BRK - Force Interrupt
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Set to 1
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$00|1|7

&nbsp;

## BVC - Branch if Overflow Clear
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$50|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## BVS - Branch if Overflow Set
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Relative](#relative)|$70|2|2 (+1 if branch succeeds
+2 if to a new page)

&nbsp;

## CLC - Clear Carry Flag
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set to 0
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$18|1|2

&nbsp;

## CLD - Clear Decimal Mode
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Set to 0
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$D8|1|2

&nbsp;

## CLI - Clear Interrupt Disable
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Set to 0
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$58|1|2

&nbsp;

## CLV - Clear Overflow Flag
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Set to 0
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$B8|1|2

&nbsp;

## CMP - Compare
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set if A >= M
Z|Zero Flag|Set if A = M
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$C9|2|2
[Zero Page](#zero-page)|$C5|2|3
[Zero Page,X](#zero-page,x)|$D5|2|4
[Absolute](#absolute)|$CD|3|4
[Absolute,X](#absolute,x)|$DD|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$D9|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$C1|2|6
[(Indirect),Y](#indirect-indexed)|$D1|2|5|(+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$D2|2|

&nbsp;

## CPX - Compare X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set if X >= M
Z|Zero Flag|Set if X = M
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$E0|2|2
[Zero Page](#zero-page)|$E4|2|3
[Absolute](#absolute)|$EC|3|4

&nbsp;

## CPY - Compare Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set if Y >= M
Z|Zero Flag|Set if Y = M
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$C0|2|2
[Zero Page](#zero-page)|$C4|2|3
[Absolute](#absolute)|$CC|3|4

&nbsp;

## DEC - Decrement Memory
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if result is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Accumulator](#accumulator)|$3A|1|2
[Zero Page](#zero-page)|$C6|2|5
[Zero Page,X](#zero-page,x)|$D6|2|6
[Absolute](#absolute)|$CE|3|6
[Absolute,X](#absolute,x)|$DE|3|7

&nbsp;

## DEX - Decrement X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if X is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of X is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$CA|1|2

&nbsp;

## DEY - Decrement Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if Y is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of Y is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$88|1|2

&nbsp;

## EOR - Exclusive OR
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$49|2|2
[Zero Page](#zero-page)|$45|2|3
[Zero Page,X](#zero-page,x)|$55|2|4
[Absolute](#absolute)|$4D|3|4
[Absolute,X](#absolute,x)|$5D|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$59|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$41|2|6
[(Indirect),Y](#indirect-indexed)|$51|2|5 (+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$52|2|5

&nbsp;

## INC - Increment Memory
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if result is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Accumulator](#accumulator)|$1A|1|2
[Zero Page](#zero-page)|$E6|2|5
[Zero Page,X](#zero-page,x)|$F6|2|6
[Absolute](#absolute)|$EE|3|6
[Absolute,X](#absolute,x)|$FE|3|7

&nbsp;

## INX - Increment X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if X is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of X is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$E8|1|2

&nbsp;

## INY - Increment Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if Y is zero
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of Y is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$C8|1|2

&nbsp;

## JMP - Jump
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Absolute](#absolute)|$4C|3|3
[Indirect](#indirect)|$6C|3|5
[(Absolute, X)](#absolute-indexed-indirect)|$7C|3|6

&nbsp;

## JSR - Jump to Subroutine
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Absolute](#absolute)|$20|3|6

&nbsp;

## LDA - Load Accumulator
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of A is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$A9|2|2
[Zero Page](#zero-page)|$A5|2|3
[Zero Page,X](#zero-page,x)|$B5|2|4
[Absolute](#absolute)|$AD|3|4
[Absolute,X](#absolute,x)|$BD|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$B9|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$A1|2|6
[(Indirect),Y](#indirect-indexed)|$B1|2|5 (+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$B2|2	

&nbsp;

## LDX - Load X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if X = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of X is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$A2|2|2
[Zero Page](#zero-page)|$A6|2|3
[Zero Page,Y](#zero-page,Y)|$B6|2|4
[Absolute](#absolute)|$AE|3|4
[Absolute,Y](#absolute,y)|$BE|3|4 (+1 if page crossed)

&nbsp;

## LDY - Load Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if Y = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of Y is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$A0|2|2
[Zero Page](#zero-page)|$A4|2|3
[Zero Page,X](#zero-page,x)|$B4|2|4
[Absolute](#absolute)|$AC|3|4
[Absolute,X](#absolute,x)|$BC|3|4 (+1 if page crossed)

&nbsp;

## LSR - Logical Shift Right
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if result = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Accumulator](#accumulator)|$4A|1|2
[Zero Page](#zero-page)|$46|2|5
[Zero Page,X](#zero-page,x)|$56|2|6
[Absolute](#absolute)|$4E|3|6
[Absolute,X](#absolute,x)|$5E|3|7

&nbsp;

## NOP - No Operation
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$EA|1|2

&nbsp;

## ORA - Logical Inclusive OR
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$09|2|2
[Zero Page](#zero-page)|$05|2|3
[Zero Page,X](#zero-page,x)|$15|2|4
[Absolute](#absolute)|$0D|3|4
[Absolute,X](#absolute,x)|$1D|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$19|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$01|2|6
[(Indirect),Y](#indirect-indexed)|$11|2|5 (+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$12|2|5

&nbsp;

## PHA - Push Accumulator
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$48|1|3

&nbsp;

## PHP - Push Processor Status
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$08|1|3

&nbsp;

## PHX - Push X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$DA|1|3

&nbsp;

## PHY - Push Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$5A|1|3

&nbsp;

## PLA - Pull Accumulator
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of A is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$68|1|4

&nbsp;

## PLP - Pull Processor Status
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$28|1|4

&nbsp;

## PLX - Pull X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of A is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$FA|1|4

&nbsp;

## PLY - Pull Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of A is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$7A|1|4

&nbsp;

## RMB - Reset Memory Bit
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
Bit 0,  [Zero Page](#zero-page)|$07|3|5
Bit 1,  [Zero Page](#zero-page)|$17|3|5
Bit 2,  [Zero Page](#zero-page)|$27|3|5
Bit 3,  [Zero Page](#zero-page)|$37|3|5
Bit 4,  [Zero Page](#zero-page)|$47|3|5
Bit 5,  [Zero Page](#zero-page)|$57|3|5
Bit 6,  [Zero Page](#zero-page)|$67|3|5
Bit 7,  [Zero Page](#zero-page)|$77|3|5

&nbsp;

## ROL - Rotate Left
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set to contents of old bit 7
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Accumulator](#accumulator)|$2A|1|2
[Zero Page](#zero-page)|$26|2|5
[Zero Page,X](#zero-page,x)|$36|2|6
[Absolute](#absolute)|$2E|3|6
[Absolute,X](#absolute,x)|$3E|3|7

&nbsp;

## ROR - Rotate Right
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set to contents of old bit 0
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of the result is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Accumulator](#accumulator)|$6A|1|2
[Zero Page](#zero-page)|$66|2|5
[Zero Page,X](#zero-page,x)|$76|2|6
[Absolute](#absolute)|$6E|3|6|[Absolute,X](#absolute,x)|$7E|3|7

&nbsp;

## RTI - Return from Interrupt
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set from stack
Z|Zero Flag|Set from stack
I|Interrupt Disable|Set from stack
D|Decimal Mode Flag|Set from stack
B|Break Command|Set from stack
V|Overflow Flag|Set from stack
N|Negative Flag|Set from stack

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$40|1|6

&nbsp;

## RTS - Return from Subroutine
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$60|1|6

&nbsp;

## SBC - Subtract with Carry
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Clear if overflow in bit 7
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Set if sign bit is incorrect
N|Negative Flag|Set if bit 7 set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Immediate](#immediate)|$E9|2|2
[Zero Page](#zero-page)|$E5|2|3
[Zero Page,X](#zero-page,x)|$F5|2|4
[Absolute](#absolute)|$ED|3|4
[Absolute,X](#absolute,x)|$FD|3|4 (+1 if page crossed)
[Absolute,Y](#absolute,y)|$F9|3|4 (+1 if page crossed)
[(Indirect,X)](#indexed-indirect)|$E1|2|6
[(Indirect),Y](#indirect-indexed)|$F1|2|5 (+1 if page crossed)
[(ind. Zero Page)](#indirect-zero-page)|$F2|2|5

&nbsp;

## SEC - Set Carry Flag
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Set to 1
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$38|1|2

&nbsp;

## SED - Set Decimal Flag
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Set to 1
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$F8|1|2

&nbsp;

## SEI - Set Interrupt Disable
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Set to 1
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$78|1|2

&nbsp;

## SMB - Set Memory Bit
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
Bit 0,  [Zero Page](#zero-page)|$87|3|5
Bit 1,  [Zero Page](#zero-page)|$97|3|5
Bit 2,  [Zero Page](#zero-page)|$A7|3|5
Bit 3,  [Zero Page](#zero-page)|$B7|3|5
Bit 4,  [Zero Page](#zero-page)|$C7|3|5
Bit 5,  [Zero Page](#zero-page)|$D7|3|5
Bit 6,  [Zero Page](#zero-page)|$E7|3|5
Bit 7,  [Zero Page](#zero-page)|$F7|3|5

&nbsp;

## STA - Store Accumulator
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Zero Page](#zero-page)|$85|2|3
[Zero Page,X](#zero-page,x)|$95|2|4
[Absolute](#absolute)|$8D|3|4
[Absolute,X](#absolute,x)|$9D|3|5
[Absolute,Y](#absolute,y)|$99|3|5
[(Indirect,X)](#indexed-indirect)|$81|2|6
[(Indirect),Y](#indirect-indexed)|$91|2|6
[(ind. Zero Page)](#indirect-zero-page)|$92|2|5

&nbsp;

## STP - Stop
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$DB|1|3

&nbsp;

## STX - Store X Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Zero Page](#zero-page)|$86|2|3
[Zero Page,Y](#zero-page,Y)|$96|2|4
[Absolute](#absolute)|$8E|3|4

&nbsp;

## STY - Store Y Register
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Zero Page](#zero-page)|$84|2|3
[Zero Page,X](#zero-page,x)|$94|2|4
[Absolute](#absolute)|$8C|3|4

&nbsp;

## STZ - Store Zero
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Zero Page](#zero-page)|$64|2|3
[Zero Page,X](#zero-page,x)|$74|2|4
[Absolute](#absolute)|$9C|3|4
[Absolute,X](#absolute,x)|$9E|3|5

&nbsp;

## TAX - Transfer Accumulator to X
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if X = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of X is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$AA|1|2

&nbsp;

## TAY - Transfer Accumulator to Y
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if Y = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of Y is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$A8|1|2

&nbsp;

## TRB - Test and Reset Bits
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if the memory value held any of the specified bits
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Zero Page](#zero-page)|$14|2|5
[Absolute](#absolute)|$1C|3|6

&nbsp;

## TSB - Test and Set Bits
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|	Set if the memory value held any of the specified bits
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Zero Page](#zero-page)|$04|2|5
[Absolute](#absolute)|$0C|3|6

&nbsp;

## TSX - Transfer Stack Pointer to X
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if X = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of X is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$BA|1|2

&nbsp;

## TXA - Transfer X to Accumulator
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of A is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$8A|1|2

&nbsp;

## TXS - Transfer X to Stack Pointer
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$9A|1|2

&nbsp;

## TYA - Transfer Y to Accumulator
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Set if A = 0
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Not affected
V|Overflow Flag|Not affected
N|Negative Flag|Set if bit 7 of A is set

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$98|1|2

&nbsp;

## WAI - Wait for Interrupt
## [ðŸ”¼](#instruction-reference)
||Processor Status after use||
-|-|-
C|Carry Flag|Not affected
Z|Zero Flag|Not affected
I|Interrupt Disable|Not affected
D|Decimal Mode Flag|Not affected
B|Break Command|Set to 1
V|Overflow Flag|Not affected
N|Negative Flag|Not affected

Addressing Mode|Opcode|Bytes|Cycles
-|-|-|-
[Implied](#implicit)|$CB|1|3

&nbsp;
# Addressing Modes
The 65C02 processor provides several ways in which memory locations can be addressed. Some instructions support several different modes while others may only support one. In addition the two index registers can not always be used interchangeably. This lack of orthogonality in the instruction set is one of the features that makes the 6502 trickier to program well.

## Implicit
For many 6502 instructions the source and destination of the information to be manipulated is implied directly by the function of the instruction itself and no further operand needs to be specified. Operations like 'Clear Carry Flag' (CLC) and 'Return from Subroutine' (RTS) are implicit.

## Accumulator
Some instructions have an option to operate directly upon the accumulator. The programmer specifies this by using a special operand value, 'A'. Most notably on the 65C02 the accumulator can now be used with increment and decrement instructions. For example:

        LSR A           ;Logical shift right one bit
        ROR A           ;Rotate right one bit
        DEC A           ;Decrement the [Accumulator](#accumulator)

## Immediate
Immediate addressing allows the programmer to directly specify an 8 bit constant within the instruction. It is indicated by a '#' symbol followed by an numeric expression. For example:

        LDA #10         ;Load 10 ($0A) into the accumulator
        LDX #LO LABEL   ;Load the LSB of a 16 bit address into X
        LDY #HI LABEL   ;Load the MSB of a 16 bit address into Y

## Zero Page
An instruction using zero page addressing mode has only an 8 bit address operand. This limits it to addressing only the first 256 bytes of memory (e.g. $0000 to $00FF) where the most significant byte of the address is always zero. In zero page mode only the least significant byte of the address is held in the instruction making it shorter by one byte (important for space saving) and one less memory fetch during execution (important for speed).

An assembler will automatically select zero page addressing mode if the operand evaluates to a zero page address and the instruction supports the mode (not all do).

        LDA $00         ;Load accumulator from $00
        ASL ANSWER      ;Shift labelled location ANSWER left

## Zero Page,X
The address to be accessed by an instruction using indexed zero page addressing is calculated by taking the 8 bit zero page address from the instruction and adding the current value of the X register to it. For example if the X register contains $0F and the instruction LDA $80,X is executed then the accumulator will be loaded from $008F (e.g. $80 + $0F => $8F).

**NB:**
The address calculation wraps around if the sum of the base address and the register exceed $FF. If we repeat the last example but with $FF in the X register then the accumulator will be loaded from $007F (e.g. $80 + $FF => $7F) and not $017F.

        STY $10,X       ;Save the Y register at location on zero page
        AND TEMP,X      ;Logical AND accumulator with a zero page value

## Zero Page,Y
The address to be accessed by an instruction using indexed zero page addressing is calculated by taking the 8 bit zero page address from the instruction and adding the current value of the Y register to it. This mode can only be used with the LDX and STX instructions.

        LDX $10,Y       ;Load the X register from a location on zero page
        STX TEMP,Y      ;Store the X register in a location on zero page

## Relative
Relative addressing mode is used by branch instructions (e.g. BEQ, BNE, etc.) which contain a signed 8 bit relative offset (e.g. -128 to +127) which is added to program counter if the condition is true. As the program counter itself is incremented during instruction execution by two the effective address range for the target instruction must be with -126 to +129 bytes of the branch.

        BEQ LABEL       ;Branch if zero flag set to LABEL
        BNE *+4         ;Skip over the following 2 byte instruction

## Absolute
Instructions using absolute addressing contain a full 16 bit address to identify the target location.

        JMP $1234       ;Jump to location $1234
        JSR WIBBLE      ;Call subroutine WIBBLE

## Absolute,X
The address to be accessed by an instruction using X register indexed absolute addressing is computed by taking the 16 bit address from the instruction and added the contents of the X register. For example if X contains $92 then an STA $2000,X instruction will store the accumulator at $2092 (e.g. $2000 + $92).

        STA $3000,X     ;Store accumulator between $3000 and $30FF
        ROR CRC,X       ;Rotate right one bit

## Absolute,Y
The Y register indexed absolute addressing mode is the same as the previous mode only with the contents of the Y register added to the 16 bit address from the instruction.

        AND $4000,Y     ;Perform a logical AND with a byte of memory
        STA MEM,Y       ;Store accumulator in memory

## Indirect
JMP is the only 6502 instruction to support indirection. The instruction contains a 16 bit address which identifies the location of the least significant byte of another 16 bit memory address which is the real target of the instruction.

For example if location $0120 contains $FC and location $0121 contains $BA then the instruction JMP ($0120) will cause the next instruction execution to occur at $BAFC (e.g. the contents of $0120 and $0121).

        JMP ($FFFC)     ;Force a power on reset
        JMP (TARGET)    ;Jump via a labelled memory area

## Indirect Zero Page
Many 65C02 instruction can operate on memory locations specified indirectly through zero page.

For example if location $20 contains $31 and location $21 contains $65 then the instruction LDA ($20) will load the byte stored at $6531 into the accumulator.

        LDA ($20)       ;Load a byte indirectly
        ADC ($32)       ;Add a value to it

## Indexed Indirect
Indexed indirect addressing is normally used in conjunction with a table of address held on zero page. The address of the table is taken from the instruction and the X register added to it (with zero page wrap around) to give the location of the least significant byte of the target address.

        LDA ($40,X)     ;Load a byte indirectly from memory
        STA (MEM,X)     ;Store accumulator indirectly into memory

## Indirect Indexed
Indirect indirect addressing is the most common indirection mode used on the 6502. In instruction contains the zero page location of the least significant byte of 16 bit address. The Y register is dynamically added to this value to generated the actual target address for operation.

        LDA ($40),Y     ;Load a byte indirectly from memory
        STA (DST),Y     ;Store accumulator indirectly into memory

## Absolute Indexed Indirect
This mode has been added to the JMP instruction to support jump tables. The value of the X register is added to the absolute location in the instruction to form the address. The 16 bit value held at this address is the final target location.

        JMP (JMPTBL,X)  ;Jump to a function thru a table