 1
 
行政院國家科學委員會補助專題研究計畫 ■成果報告   □期中進度報告 
 
前瞻性毫微米金氧半電晶體雙共振注入鎖定除頻器特性研究 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC  100－2221－E－011－094－ 
執行期間：100 年 08 月 01 日至 101 年 07 月 31 日 
 
執行機構及系所：國立臺灣科技大學 電子工程系(所) 
 
計畫主持人：張勝良 
共同主持人： 
計畫參與人員：張珈瑋、謝宣佑、謝仁翔、莊淳郁 
 
 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
■出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            □涉及專利或其他智慧財產權，□一年□二年後可公開查詢 
 
中   華   民   國 101 年 07 月 23 日 
 
 
附件一 
 3
 
(a) 
 
 
(b) 
Fig. 1. (a) Schematic of parallel-coupled QILFD and (b) its equivalent block diagram. 
 
4. Circuit Design 
 Figure 1(a) shows the proposed dual-resonance QILFD composed two differential dual-resonance VCO 
circuits [7]. One VCO is composed of a cross-coupled pair (MA, MB), transformer (L1, L2), varactors Cvar and 
a center-tapped inductor L3. The nMOSFETs (MA, MB) generate negative resistance to compensate for the 
resistive LC-tank loss. A series-resonator consists of transformer (L1, L2), and accumulation-mode varactor 
Cvar. The parallel-tuned resonator is composed of inductor L3 and the parasitic capacitor due to active 
transistors. The second VCO has the same device components as the first VCO. In traditional single-resonance 
QILFDs [9, 10] 4 common source amplifiers are used to couple two differential ILFDs to form the QILFD 
and two additional injection MOSFETs are used to couple the injection signal into the resonators. In the 
present dual-resonance QILFD, the transistors M1-M4 are used as the common gate transistor amplifiers with 
the LC resonators as the loads and QILFD outputs as the inputs of amplifiers, and the gates of M1-M4 are dc 
biased at VINJ for optimal locking range. The four quad transistors M1-M4 are arranged in a ring configuration 
and the gates of the common source amplifiers can be used to couple injection signal into the LC resonators 
and the injection signal is ac applied to the gates of M1-M4. Without the injection signal applied to the gates of 
the quad MOSFETs, the whole circuit is a dual-band quadrature VCO (QVCO) [8], which can oscillate by 
ensuring the differential negative resistance to overcome the loss due to the dual-resonance tank and coupling 
transistors. Figure 1(b) shows the block diagram of the proposed parallel-coupled QILFD to show the 
operation of the circuit, the QILFD can be modeled by 4 identical blocks. Xi in Fig. 1 represent the node 
voltages, and the subscript i is given by A, B, C or D. gMi stands for the transconductance of transistors Mi. 
gMP stands for gMn+gMb where  gMn and gMb represents the transconductance and body trans-conductance of 
transistors M1-M4, respectively . The output voltage Xi is fed back through the coupling transistors M1-M4 and 
to be converted to the output drain current. The impedance ZL is due to the dual-resonance LC resonator and 
the parasitic resistance of active transistors.  The decrease of channel output conductance decreases the 
 5
 
Fig. 2. Chip photograph of the proposed QILFD. 
 
Fig. 3. Measured tuning range. VDD = 0.5 V, and VINJ = 0.7 V. 
 
Fig. 4. Measured locking range of the QILFD. VINJ = 0.7 V and VDD = 0.5 V. 
 
Vtune increases from 0.6 V to 0.7 V, the oscillator switches from its parallel resonance frequency  pe to series 
resonance frequency  se. The oscillator is tunable from 10.5 GHz to 11.6 GHz for the high-frequency band 
and from 4.1 GHz to 4.6 GHz for the low-frequency band at the supply voltage of 0.5 V. With the supply 
voltage of VDD = 0.5 V, the current and power consumption of the core QILFD are 4.62 mA and 2.31 mW, 
respectively. The high-band tuning range is due to the parallel-tuned resonator where the transformer (L1, L2) 
plays a minor role in affecting the oscillation frequency. The voltage swing Vs at the common node of (L1, L2) 
and Cvar is smaller than the voltage swing Vo at the QILFD output. The low-band tuning range is due to the 
whole resonator and the transformer (L1, L2) plays a major role in affecting the oscillation frequency. The 
voltage swing Vs is larger than Vo at the QILFD output. 
   The transistors in the quad are used as linear mixers, and common-source amplifiers. The gate of injection 
MOSFET is biased at a level higher than the source and drain voltage so that the injection MOSFET can be 
used as a linear mixer. The transistor quad is designed to provide the required locking range and quadrature 
phase outputs.  Figure 4 shows the measured relationship between input sensitivity and operating frequency 
 7
 
Fig. 7. Measured low-band output waveforms of the I and Q channels. Vdd = 0.5V, Vtune = 0.45 V, VINJ=0.7V and fosc = 3.996 GHz. 
 
Table I Performance Comparison of Divide-by-2 QILFDs. 
 
 
 
 
 
 
 
6. Conclusion 
 This work proposes a novel low power LC-tank divide-by-2 dual-band QILFD which consists of two 
n-core dual resonance VCOs coupled by a transistor quad which also serves as an injection device. The 
transistors in the quad in conjunction with the dual-resonance resonator form the coupling network with 
common gate amplifiers. The QILFD has been successfully implemented in the TSMC 90nm CMOS process 
and has wide-band operation. locking ranges from 7 to 10.1 GHz for the low-frequency band and from 19.8 to 
24.6 GHz for the high-frequency band. This dual-resonance QILFD provides enough output power and 
locking range, and has potential for RF application. 
 
References 
[1] Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, J.-F. Lee, and M.-H. Juang,” A wide locking range and low voltage CMOS 
direct injection-locked frequency divider,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 5, pp. 299-301, May 2006. 
[2] H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, no. 6, 
pp. 813–821, June 1999. 
[3] A. Mazzanti, P. Uggetti, and F. Svelto, “Analysis and design of injection locked LC dividers for quadrature generation,” IEEE J. 
Solid State Circuits, vol. 39, no. 9, pp. 1425–1433, Sep. 2004. 
[4] A. Mazzanti and F. Svelto, “A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase 
accuracy,” IEEE Trans. Circuits Syst., vol. 53, no. 3, pp. 554–560, Mar. 2006.  
[5] S.-L. Jang, Y.-H. Chung, S.-H. Lee, L.-R. Chi, and J.-F. Lee,” An integrated 5/2.5GHz direct-injection locked quadrature LC 
VCO ,” IEEE Microw. Wireless Compon. Lett., vol. 17, no. 2, pp. 142-144, Feb. 2007. 
[6] S.-L. Jang, Y.-H. Chuang, S.-H. Lee and Y.-H. Chiang,” A current reused CMOS quadrature injection locked frequency 
divider ,”  Microwave and Optical Tech. Lett., vol. 49, no. 8, pp. 1804-1806, Aug. 2007. 
[7] S.-L. Jang, Y.-K. Wu, C.-C. Liu and J.-F. Huang, ” A Dual-band CMOS voltage-controlled oscillator implemented with 
dual-resonance LC tank,” IEEE Microw. Wireless Compon. Lett., vol. 19, No. 12, pp.816-818, Dec. 2009.  
[8] Q. Gu, Z. Xu, D. Huang, T. LaRocca, N. Y. Wang, W. Hant, and M. C. F. Chang, “A low power V-Band CMOS frequency 
divider with wide locking range and accurate quadrature output phases,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 
991–998, Apr. 2008. 
[9] S.-L. Jang, Y.-H. Chuang, S.-H. Lee and Y.-H., Chiang,” A current reused CMOS quadrature injection locked frequency 
divider ,”  Microwave and Optical Technology Lett.,  pp.1804-1806, Aug. 2007. 
[10] S.-L. Jang, S.-C. Wu, C.-F. Lee and M.-H. Juang ,” CMOS top-series coupling quadrature injection-locked frequency divider,” 
Microwave and Optical Technology Lett., pp. 2554-2557, Oct. 2008. 
[11] S.-L. Jang, C.-W. Chang, S.-C. Wu, C.-F. Lee, L.-Y. Tsai,and J.-F. Huang, ”Quadrature Hartley VCO and injection-locked 
frequency divider,”  IEICE Trans. Electron., Vol.E91-C, pp1371.-1374,Aug. 2008. 
[12] S.-L. Jang, C.-C. Liu, and  J.-F. Huang ” A wide locking range quadrature injection locked frequency divider with tunable 
active inductor,” IEICE Trans. Electron., vol. E91-C, no. 3, pp. 373-377, Mar. 2008. 
 Pin (dBm) 
/VDD(V) 
Pdiss.
(mW)
Operation Range 
(GHz) (%) 
[11] 0/1.5 26.55 3.99~5.19 (36.6%) 
[12] 0/1.8 22.86 1.37~7.38 (137%) 
This 0/0.5 2.31 7.0~10.1 (36.26%)L-band 
19.8~ 24.6 (21.62%)H-band 
 9
 
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：   年   月   日 
一、參加會議經過 
    本會議的名稱為International Electron Devices and Materials Symposium 2011,由於本次投稿被接受
為oral presentation，因此學生和指導教授張勝良教授早上即驅車前往台北參加會議，報告的過程順利圓
滿。 
二、與會心得 
    參與國際會議不外乎瞭解目前最新的發展情況、具潛力的方向以及語言上的表達訓練。在會議上
與會來賓和演說者亦相互分享彼此的研究內容與經驗。對於他們勇於發問的精神感到十分欽佩，反覆
思索後發覺，對問題的敏感度以及分析能力是現階段急需養成的，愈是透徹了解問題的原因與解決的
方法才能減少錯誤的嘗試及增加投入研究的信心。 
三、考察參觀活動(無是項活動者略) 
四、建議 
    暫無。 
五、攜回資料名稱及內容 
   會議流程、會議論文、大會光碟等資料。 
六、其他 
    暫無。 
 
 
計畫編號 NSC 100－2221－E－011－094－ 
計畫名稱 前瞻性毫微米金氧半電晶體雙共振注入鎖定除頻器特性研究 
出國人員
姓名 張珈瑋 
服務機構
及職稱 
國立台灣科技大學電子工程系(所) 
會議時間 
2011 年 11 月 17 日 
至 
2011 年 11 月 18 日 
會議地點 台灣台北 
會議名稱 
(中文) 2011 國際電子元件與材料研討會 
(英文) International Electron Devices and Materials Symposium 2011 
發表論文
題目 
1. Low-Power Wide Operation Range 0.35 μm SiGe HBT Injection Locked Frequency Divider 
2. A Low Power Injection Locked Frequency Divider Using the Shunt Peaking Transformer 
附件四 
100年度專題研究計畫研究成果彙整表 
計畫主持人：張勝良 計畫編號：100-2221-E-011-094- 
計畫名稱：前瞻性毫微米金氧半電晶體雙共振注入鎖定除頻器特性研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 4 4 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 3 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 21 21 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 2 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 3 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
