Release 14.5 Map P.58f (nt)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o system_map.ncd system.ngd system.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun Dec 22 23:03:52 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:    7
Slice Logic Utilization:
  Number of Slice Registers:                 4,864 out of  54,576    8%
    Number used as Flip Flops:               4,664
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              200
  Number of Slice LUTs:                      4,314 out of  27,288   15%
    Number used as logic:                    3,776 out of  27,288   13%
      Number using O6 output only:           3,128
      Number using O5 output only:             105
      Number using O5 and O6:                  543
      Number used as ROM:                        0
    Number used as Memory:                       2 out of   6,408    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    536
      Number with same-slice register load:    502
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,374 out of   6,822   34%
  Number of MUXCYs used:                     1,196 out of  13,644    8%
  Number of LUT Flip Flop pairs used:        6,404
    Number with an unused Flip Flop:         2,186 out of   6,404   34%
    Number with an unused LUT:               2,090 out of   6,404   32%
    Number of fully used LUT-FF pairs:       2,128 out of   6,404   33%
    Number of unique control sets:              22
    Number of slice register sites lost
      to control set restrictions:             102 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        28 out of     218   12%
    Number of LOCed IOBs:                       28 out of      28  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            1 out of      58    1%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.70

Peak Memory Usage:  368 MB
Total REAL time to MAP completion:  3 mins 2 secs 
Total CPU time to MAP completion:   3 mins 2 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:368 - The signal <led<0>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <led<1>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <led<2>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <led<3>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <led<4>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <led<5>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <led<6>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network btn<5>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 10 more times for the
   following (max. 5 shown):
   btn<4>_IBUF,
   btn<3>_IBUF,
   btn<2>_IBUF,
   btn<1>_IBUF,
   sw<7>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  42 block(s) removed
 338 block(s) optimized away

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "corr/ADDERTREE_INTERNAL_Madd11510" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd13119" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd13310" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd15010" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd1515" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd16610" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd18310" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd19910" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd20110" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd21710" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd23310" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd25010" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd26610" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd26810" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd27010" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd28610" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd30210" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd3117" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd31910" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd33510" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd33710" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd35310" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd36910" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd38610" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd40210" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd40410" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd42110" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd43710" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd45410" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd47010" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd47210" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd4816" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd48810" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd50410" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd52119" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd53710" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd53910" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd54110" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd6410" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd6610" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd8210" (ROM) removed.
Loadless block "corr/ADDERTREE_INTERNAL_Madd9810" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT3 		corr/ADDERTREE_INTERNAL_Madd1155
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1156
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1157
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1158
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1159
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd115_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd115_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd115_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd115_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd115_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd13114
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd13115
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd13116
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd13117
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd13118
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd131_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd131_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd131_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd131_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd131_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1505
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1506
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1507
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1508
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1509
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd150_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd150_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd150_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd150_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd150_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1510
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1511
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1512
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1513
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1514
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd15_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd15_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd15_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd15_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd15_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1665
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1666
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1667
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1668
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1669
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd166_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd166_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd166_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd166_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd166_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1834
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1835
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1836
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1837
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1838
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1839
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd183_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd183_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd183_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd183_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd183_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd183_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1994
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1995
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1996
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1997
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1998
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd1999
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd199_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd199_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd199_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd199_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd199_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd199_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2175
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2176
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2177
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2178
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2179
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd217_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd217_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd217_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd217_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd217_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2335
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2336
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2337
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2338
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2339
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd233_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd233_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd233_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd233_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd233_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2504
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2505
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2506
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2507
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2508
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2509
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd250_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd250_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd250_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd250_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd250_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd250_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2664
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2665
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2666
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2667
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2668
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2669
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd266_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd266_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd266_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd266_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd266_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd266_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2865
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2866
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2867
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2868
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd2869
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd286_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd286_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd286_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd286_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd286_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3025
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3026
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3027
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3028
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3029
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd302_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd302_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd302_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd302_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd302_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3112
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3113
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3114
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3115
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3116
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3195
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3196
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3197
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3198
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3199
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd319_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd319_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd319_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd319_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd319_lut<0>9
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd31_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd31_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd31_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd31_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd31_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3355
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3356
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3357
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3358
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3359
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd335_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd335_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd335_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd335_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd335_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3535
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3536
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3537
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3538
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3539
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd353_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd353_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd353_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd353_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd353_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3695
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3696
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3697
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3698
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3699
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd369_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd369_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd369_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd369_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd369_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3865
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3866
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3867
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3868
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd3869
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd386_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd386_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd386_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd386_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd386_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4025
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4026
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4027
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4028
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4029
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd402_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd402_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd402_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd402_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd402_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4215
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4216
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4217
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4218
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4219
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd421_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd421_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd421_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd421_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd421_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4375
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4376
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4377
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4378
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4379
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd437_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd437_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd437_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd437_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd437_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4544
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4545
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4546
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4547
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4548
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4549
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd454_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd454_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd454_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd454_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd454_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd454_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4704
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4705
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4706
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4707
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4708
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4709
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd470_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd470_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd470_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd470_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd470_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd470_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4811
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4812
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4813
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4814
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4815
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4885
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4886
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4887
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4888
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd4889
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd488_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd488_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd488_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd488_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd488_lut<0>9
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd48_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd48_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd48_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd48_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd48_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5045
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5046
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5047
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5048
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5049
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd504_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd504_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd504_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd504_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd504_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd52113
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd52114
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd52115
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd52116
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd52117
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd52118
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd521_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd521_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd521_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd521_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd521_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd521_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5374
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5375
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5376
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5377
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5378
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd5379
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd537_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd537_lut<0>5
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd537_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd537_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd537_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd537_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd645
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd646
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd647
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd648
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd649
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd64_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd64_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd64_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd64_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd64_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd825
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd826
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd827
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd828
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd829
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd82_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd82_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd82_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd82_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd82_lut<0>9
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd985
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd986
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd987
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd988
   optimized to 0
LUT3 		corr/ADDERTREE_INTERNAL_Madd989
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd98_lut<0>10
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd98_lut<0>6
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd98_lut<0>7
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd98_lut<0>8
   optimized to 0
LUT4 		corr/ADDERTREE_INTERNAL_Madd98_lut<0>9
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AUDRST                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AUDSDI                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| AUDSDO                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AUDSYNC                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| BITCLK                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| btn<0>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| btn<1>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| btn<2>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| btn<3>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| btn<4>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| btn<5>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sw<0>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<1>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<2>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<3>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<4>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<5>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<6>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sw<7>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
