Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Dec  9 20:19:09 2025
| Host             : trinh-Latitude-3540 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xczu2eg-sfvc784-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.980        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.659        |
| Device Static (W)        | 0.321        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 93.0         |
| Junction Temperature (C) | 32.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.105 |       11 |       --- |             --- |
| CLB Logic                |     0.135 |    42652 |       --- |             --- |
|   LUT as Logic           |     0.072 |    11665 |     47232 |           24.70 |
|   LUT as Distributed RAM |     0.035 |     1138 |     28800 |            3.95 |
|   Register               |     0.012 |    22641 |     94464 |           23.97 |
|   LUT as Shift Register  |     0.011 |      874 |     28800 |            3.03 |
|   CARRY8                 |     0.005 |      409 |      8820 |            4.64 |
|   Others                 |     0.000 |     1621 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       54 |     70560 |            0.08 |
| Signals                  |     0.088 |    30357 |       --- |             --- |
| Block RAM                |     0.028 |       20 |       150 |           13.33 |
| MMCM                     |     0.101 |        0 |       --- |             --- |
| DSPs                     |     0.016 |       14 |       240 |            5.83 |
| I/O                      |     0.151 |       53 |       252 |           21.03 |
| PS8                      |     2.035 |        1 |       --- |             --- |
| Static Power             |     0.321 |          |           |                 |
|   PS Static              |     0.103 |          |           |                 |
|   PL Static              |     0.218 |          |           |                 |
| Total                    |     2.980 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.493 |       0.436 |      0.057 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.041 |       0.013 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.103 |       0.056 |      0.047 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.040 |       0.014 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.064 |       0.064 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.954 |       0.915 |      0.038 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.256 |       0.248 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.597 |       0.592 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.401 |       0.367 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.006 |       0.006 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_div_sel_0_s                                                                                     | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s    |            16.0 |
| clk_div_sel_1_s                                                                                     | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s    |             8.0 |
| clk_out1_system_clk_wiz_0_0                                                                         | i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0 |             2.0 |
| clk_pl_0                                                                                            | i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]          |            10.0 |
| clk_pl_2                                                                                            | i_system_wrapper/system_i/sys_ps8/inst/pl_clk2                       |             2.0 |
| clk_pl_2                                                                                            | i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[2]          |             2.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK   |            50.0 |
| rx_clk                                                                                              | rx_clk_in_p                                                          |             4.0 |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_top                 |     2.659 |
|   dbg_hub                  |     0.005 |
|     inst                   |     0.005 |
|       BSCANID.u_xsdbm_id   |     0.005 |
|   i_system_wrapper         |     2.630 |
|     system_i               |     2.630 |
|       axi_ad9361           |     0.317 |
|       axi_ad9361_adc_dma   |     0.009 |
|       axi_ad9361_dac_dma   |     0.010 |
|       axi_ad9361_dac_fifo  |     0.001 |
|       axi_cpu_interconnect |     0.005 |
|       axi_hp1_interconnect |     0.051 |
|       axi_hp2_interconnect |     0.038 |
|       clk_wiz_0            |     0.105 |
|       sys_ps8              |     2.038 |
|       system_ila_0         |     0.023 |
|       system_ila_1         |     0.023 |
|       util_ad9361_adc_fifo |     0.004 |
|       util_ad9361_adc_pack |     0.003 |
+----------------------------+-----------+


