strict digraph "" {
	node [label="\N"];
	"120:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6f38ecec50>",
		fillcolor=springgreen,
		label="120:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"120:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ea9350>",
		fillcolor=firebrick,
		label="120:NS
cnt128d_rd_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ea9350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"120:IF" -> "120:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=120];
	"121:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6f38ececd0>",
		fillcolor=springgreen,
		label="121:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"120:IF" -> "121:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=120];
	"Leaf_119:AL"	 [def_var="['cnt128d_rd_valid']",
		label="Leaf_119:AL"];
	"120:NS" -> "Leaf_119:AL"	 [cond="[]",
		lineno=None];
	"122:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6f38eced10>",
		fillcolor=springgreen,
		label="122:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"122:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38eced90>",
		fillcolor=firebrick,
		label="122:NS
cnt128d_rd_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38eced90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"122:IF" -> "122:NS"	 [cond="['cnt128d_rd_valid_stop']",
		label=cnt128d_rd_valid_stop,
		lineno=122];
	"121:IF" -> "122:IF"	 [cond="['cnt128d_rd_valid_start']",
		label="!(cnt128d_rd_valid_start)",
		lineno=121];
	"121:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ea90d0>",
		fillcolor=firebrick,
		label="121:NS
cnt128d_rd_valid <= #1 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ea90d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"121:IF" -> "121:NS"	 [cond="['cnt128d_rd_valid_start']",
		label=cnt128d_rd_valid_start,
		lineno=121];
	"122:NS" -> "Leaf_119:AL"	 [cond="[]",
		lineno=None];
	"121:NS" -> "Leaf_119:AL"	 [cond="[]",
		lineno=None];
	"119:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f6f38ea9610>",
		clk_sens=True,
		fillcolor=gold,
		label="119:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rstn', 'cnt128d_rd_valid_stop', 'cnt128d_rd_valid_start']"];
	"119:AL" -> "120:IF"	 [cond="[]",
		lineno=None];
}
