G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Loading package spect_pkg
-- Compiling entity spectanalyzer_top_dp
-- Compiling architecture rtl of spectanalyzer_top_dp
-- Loading entity ram_dp_optimized
-- Loading entity input_buffer
-- Loading entity mag_sqr_fft_dp
-- Loading entity output_buffer

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Loading package spect_pkg
-- Compiling entity output_buffer
-- Compiling architecture rtl of output_buffer

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/double/tb_ram_dp.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/double/tb_ram_dp.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Loading package spect_pkg
-- Compiling entity tb_ram_dp
-- Compiling architecture sim of tb_ram_dp
-- Loading entity ram_dp_optimized

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_dp_optimized.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_dp_optimized.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Loading package spect_pkg
-- Compiling entity ram_dp_optimized
-- Compiling architecture rtl of ram_dp_optimized

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Loading package spect_pkg
-- Compiling entity mag_sqr_fft_dp
-- Compiling architecture rtl of mag_sqr_fft_dp

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Compiling package spect_pkg
-- Compiling package body spect_pkg
-- Loading package spect_pkg

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling package spect_pkg0
-- Compiling package body spect_pkg0
-- Loading package spect_pkg0

} {} {}} G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd {1 {vcom -work work -2002 -explicit G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd
Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package spect_pkg0
-- Loading package spect_pkg
-- Compiling entity input_buffer
-- Compiling architecture rtl of input_buffer

} {} {}}
