
Generated by Fabric Compiler ( version 2019.1-patch11 <build 44256> ) at Fri Nov 22 14:39:25 2019

Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
sys_clk                       20.000                   {0 10}           Declared                 244
coms_pclk                     10.000                    {0 5}           Declared                 363
pll_50_400|clkout3_inferred_clock
                            1000.000                  {0 500}           Declared                 554
pll_50_400|clkout4_inferred_clock
                            1000.000                  {0 500}           Declared                 919
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 109
ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
                            1000.000                  {0 500}           Declared                  19
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock
                            1000.000                  {0 500}           Declared                   2
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
video_pll|clkout0_inferred_clock
                            1000.000                  {0 500}           Declared                 399
video_pll|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                  49
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                        pll_50_400|clkout3_inferred_clock
Inferred_clkgroup_1            asynchronous                        pll_50_400|clkout4_inferred_clock
Inferred_clkgroup_2            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_3            asynchronous          ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock
Inferred_clkgroup_4            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_5            asynchronous           ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Inferred_clkgroup_6            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_7            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_8            asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_9            asynchronous           ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock
Inferred_clkgroup_10           asynchronousipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_11           asynchronous         ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock
Inferred_clkgroup_12           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_13           asynchronous      ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_14           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_15           asynchronous           ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock
Inferred_clkgroup_16           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_17           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_18           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_19           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_20           asynchronous  ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_21           asynchronous         ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock
Inferred_clkgroup_22           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_23           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_24           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_25           asynchronous    ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_26           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_27           asynchronous     ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_28           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_29           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_30           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_31           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_32           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_33           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_34           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_35           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_36           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_37           asynchronous           ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock
Inferred_clkgroup_38           asynchronous         ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock
Inferred_clkgroup_39           asynchronous      ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_40           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_41           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_42           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_43           asynchronous         ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock
Inferred_clkgroup_44           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_45           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_46           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_47           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_48           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_49           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_50           asynchronous    ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_51           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_52           asynchronous     ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_53           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_54           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_55           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_56           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_57           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_58           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_59           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_60           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_61           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_62           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_63           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_64           asynchronous    ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_65           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_66           asynchronous     ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_67           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_68           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_69           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_70           asynchronous ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_71           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Inferred_clkgroup_72           asynchronous                         video_pll|clkout0_inferred_clock
Inferred_clkgroup_73           asynchronous                         video_pll|clkout1_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
sys_clk                      50.000 MHz     153.870 MHz         20.000          6.499         13.501
coms_pclk                   100.000 MHz     235.571 MHz         10.000          4.245          5.755
pll_50_400|clkout3_inferred_clock
                              1.000 MHz     131.770 MHz       1000.000          7.589        992.411
pll_50_400|clkout4_inferred_clock
                              1.000 MHz      79.656 MHz       1000.000         12.554        987.446
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     117.082 MHz       1000.000          8.541        991.459
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
                              1.000 MHz    1782.531 MHz       1000.000          0.561        999.439
video_pll|clkout0_inferred_clock
                              1.000 MHz     149.993 MHz       1000.000          6.667        993.333
video_pll|clkout1_inferred_clock
                              1.000 MHz     335.458 MHz       1000.000          2.981        997.019
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_78_208/CLK                                          0.000       4.339 r      i2c_config_m0/lut_index_Z[5]/opit_0_inv_L5Q_perm/CLK
CLMA_78_208/Q1                    tco                    0.247       4.586 r      i2c_config_m0/lut_index_Z[5]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=181)       1.549       6.135        lut_index[5]      
CLMA_58_172/Y1                    td                     0.312       6.447 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1en1_1lto8/gateop_perm/Z
                                  net (fanout=23)        1.588       8.035        lut_ov5640_rgb565_1280_960_m0/lut_data_1en1_1
CLMA_58_141/Y3                    td                     0.427       8.462 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1289_12_i_m/gateop_perm/Z
                                  net (fanout=1)         0.262       8.724        lut_ov5640_rgb565_1280_960_m0/lut_data_1289_12_i_m_Z
CLMA_58_140/Y0                    td                     0.420       9.144 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1ien24_2tri12_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         0.679       9.823        i2c_config_m0/nt_lut_data_1_12ro
CLMA_66_152/Y0                    td                     0.216      10.039 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[4]/gateop_perm/Z
                                  net (fanout=1)         0.669      10.708        i2c_config_m0/i2c_master_top_m0/N_2272
CLMS_54_173/A4                                                             r      i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                   10.708        Logic Levels: 5   
                                                                                  Logic: 1.622ns(25.467%), Route: 4.747ns(74.533%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMS_54_173/CLK                                                     24.339 r      i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.130      24.209                          

Data required time                                                  24.209                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.209                          
Data arrival time                                                  -10.708                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.501                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_78_208/CLK                                          0.000       4.339 r      i2c_config_m0/lut_index_Z[4]/opit_0_inv_L5Q_perm/CLK
CLMA_78_208/Q0                    tco                    0.247       4.586 r      i2c_config_m0/lut_index_Z[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=200)       2.711       7.297        lut_index[4]      
CLMA_70_117/L7OUT                 td                     0.586       7.883 r      lut_ov5640_rgb565_1280_960_m0/lut_data_10_13/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.883        lut_ov5640_rgb565_1280_960_m0/lut_data_10_13/ntL7OUT
CLMA_70_116/Y3                    td                     0.358       8.241 r      lut_ov5640_rgb565_1280_960_m0/lut_data_10_13/LUT8_inst_perm/Z
                                  net (fanout=1)         0.760       9.001        lut_ov5640_rgb565_1280_960_m0/lut_data_10_13_Z
CLMS_66_149/Y0                    td                     0.216       9.217 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1ien26_2tri13_0_iv/gateop_perm/Z
                                  net (fanout=1)         0.420       9.637        i2c_config_m0/nt_lut_data_1_13ro
CLMS_66_153/Y3                    td                     0.203       9.840 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[5]/gateop_perm/Z
                                  net (fanout=1)         0.758      10.598        i2c_config_m0/i2c_master_top_m0/N_2271
CLMA_70_177/B4                                                             r      i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                   10.598        Logic Levels: 5   
                                                                                  Logic: 1.610ns(25.723%), Route: 4.649ns(74.277%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_70_177/CLK                                                     24.339 r      i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.123      24.216                          

Data required time                                                  24.216                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.216                          
Data arrival time                                                  -10.598                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.618                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_78_208/CLK                                          0.000       4.339 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q_perm/CLK
CLMA_78_208/Q3                    tco                    0.245       4.584 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=181)       2.392       6.976        lut_index[7]      
CLMS_54_125/L7OUT                 td                     0.366       7.342 r      lut_ov5640_rgb565_1280_960_m0/lut_data_11_9/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.342        lut_ov5640_rgb565_1280_960_m0/lut_data_11_9/ntL7OUT
CLMA_54_124/Y3                    td                     0.358       7.700 r      lut_ov5640_rgb565_1280_960_m0/lut_data_11_9/LUT8_inst_perm/Z
                                  net (fanout=1)         0.747       8.447        lut_ov5640_rgb565_1280_960_m0/lut_data_11_9_Z
CLMA_58_152/Y0                    td                     0.216       8.663 r      lut_ov5640_rgb565_1280_960_m0/lut_data_1ien18_2tri9_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         0.262       8.925        i2c_config_m0/nt_lut_data_1_9ro
CLMA_58_152/Y2                    td                     0.165       9.090 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[1]/gateop_perm/Z
                                  net (fanout=1)         0.591       9.681        i2c_config_m0/i2c_master_top_m0/N_2275
CLMA_58_172/Y3                    td                     0.203       9.884 r      i2c_config_m0/i2c_master_top_m0/txr_7_2_i_m2[1]/gateop_perm/Z
                                  net (fanout=1)         0.626      10.510        i2c_config_m0/i2c_master_top_m0/N_2267
CLMA_70_173/A4                                                             r      i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                   10.510        Logic Levels: 6   
                                                                                  Logic: 1.553ns(25.166%), Route: 4.618ns(74.834%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_70_173/CLK                                                     24.339 r      i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.130      24.209                          

Data required time                                                  24.209                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.209                          
Data arrival time                                                  -10.510                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.699                          
====================================================================================================

====================================================================================================

Startpoint  : usart_rx_mpu/rx_data_buf[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_5/gateop/WD
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_114_157/CLK                                         0.000       4.339 r      usart_rx_mpu/rx_data_buf[5]/opit_0_inv_L5Q_perm/CLK
CLMS_114_157/Q0                   tco                    0.248       4.587 f      usart_rx_mpu/rx_data_buf[5]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.285       4.872        usart_rx_mpu/rx_data_buf_Z [5]
CLMS_114_161/AD                                                            f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_5/gateop/WD

Data arrival time                                                    4.872        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.529%), Route: 0.285ns(53.471%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_114_161/CLK                                                     4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_5/gateop/WCLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.872                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.132                          
====================================================================================================

====================================================================================================

Startpoint  : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_6/gateop/WADM0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_140/CLK                                         0.000       4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_140/Q1                   tco                    0.248       4.587 f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=10)        0.337       4.924        usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/wr_addr [0]
CLMS_102_149/M0                                                            f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_6/gateop/WADM0

Data arrival time                                                    4.924        Logic Levels: 1   
                                                                                  Logic: 0.248ns(42.393%), Route: 0.337ns(57.607%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_102_149/CLK                                                     4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_6/gateop/WCLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.924                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.184                          
====================================================================================================

====================================================================================================

Startpoint  : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_2/gateop/WADM0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_140/CLK                                         0.000       4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_140/Q1                   tco                    0.248       4.587 f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=10)        0.337       4.924        usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/wr_addr [0]
CLMS_102_149/M0                                                            f      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_2/gateop/WADM0

Data arrival time                                                    4.924        Logic Levels: 1   
                                                                                  Logic: 0.248ns(42.393%), Route: 0.337ns(57.607%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_102_149/CLK                                                     4.339 r      usart_rx_mpu/rx_fifo/u_ipm_distributed_fifo_afifo_8in8out/ipm_distributed_sdpram_afifo_8in8out/mem_mem_0_2/gateop/WCLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.924                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.184                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
Endpoint    : pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[4]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_209/CLK                                          0.000       3.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
CLMA_82_209/Q2                    tco                    0.247       4.158 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/Q0
                                  net (fanout=5)         0.471       4.629        pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0 [0]
CLMS_86_213/Y3                    td                     0.430       5.059 r      pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1/gateop_perm/Z
                                  net (fanout=1)         0.338       5.397        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n3
CLMA_82_208/Y3                    td                     0.427       5.824 r      pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/gateop_perm/Z
                                  net (fanout=12)        0.675       6.499        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n5
CLMA_86_204/Y0                    td                     0.216       6.715 r      pixel_to_block/linebuffer_Wapper_m0/lb1/rd_clk_process.d_read_h_pointer_0_0[1]/gateop_perm/Z
                                  net (fanout=8)         1.457       8.172        pixel_to_block/linebuffer_Wapper_m0/lb1/N_227 [1]
DRM_62_144/ADB0[4]                                                         r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[4]

Data arrival time                                                    8.172        Logic Levels: 4   
                                                                                  Logic: 1.320ns(30.979%), Route: 2.941ns(69.021%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

DRM_62_144/CLKB[0]                                                  13.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKB[0]
Setup time                                               0.016      13.927                          

Data required time                                                  13.927                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.927                          
Data arrival time                                                   -8.172                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.755                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
Endpoint    : pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[8]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_209/CLK                                          0.000       3.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
CLMA_82_209/Q2                    tco                    0.247       4.158 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/Q0
                                  net (fanout=5)         0.471       4.629        pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0 [0]
CLMS_86_213/Y3                    td                     0.430       5.059 r      pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1/gateop_perm/Z
                                  net (fanout=1)         0.338       5.397        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n3
CLMA_82_208/Y3                    td                     0.427       5.824 r      pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/gateop_perm/Z
                                  net (fanout=12)        0.693       6.517        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n5
CLMA_90_208/Y2                    td                     0.165       6.682 r      pixel_to_block/linebuffer_Wapper_m0/lb1/rd_clk_process.d_read_h_pointer_0_0[5]/gateop/Z
                                  net (fanout=8)         1.438       8.120        pixel_to_block/linebuffer_Wapper_m0/lb1/N_227 [5]
DRM_62_144/ADB0[8]                                                         r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[8]

Data arrival time                                                    8.120        Logic Levels: 4   
                                                                                  Logic: 1.269ns(30.150%), Route: 2.940ns(69.850%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

DRM_62_144/CLKB[0]                                                  13.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKB[0]
Setup time                                               0.016      13.927                          

Data required time                                                  13.927                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.927                          
Data arrival time                                                   -8.120                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.807                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
Endpoint    : pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[9]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_209/CLK                                          0.000       3.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/CLK
CLMA_82_209/Q2                    tco                    0.247       4.158 r      pixel_to_block/linebuffer_Wapper_m0/lb1/linebuf1/mem_array_raddr_tmp[1]/opit_0_A2Q21/Q0
                                  net (fanout=5)         0.471       4.629        pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0 [0]
CLMS_86_213/Y3                    td                     0.430       5.059 r      pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1/gateop_perm/Z
                                  net (fanout=1)         0.338       5.397        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n3
CLMA_82_208/Y3                    td                     0.427       5.824 r      pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/gateop_perm/Z
                                  net (fanout=12)        0.693       6.517        pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst/n5
CLMA_90_208/Y0                    td                     0.163       6.680 r      pixel_to_block/linebuffer_Wapper_m0/lb1/rd_clk_process.d_read_h_pointer_0_0[6]/gateop/Z
                                  net (fanout=8)         1.406       8.086        pixel_to_block/linebuffer_Wapper_m0/lb1/N_227 [6]
DRM_62_144/ADB0[9]                                                         r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/ADB0[9]

Data arrival time                                                    8.086        Logic Levels: 4   
                                                                                  Logic: 1.267ns(30.347%), Route: 2.908ns(69.653%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

DRM_62_144/CLKB[0]                                                  13.911 r      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.2.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKB[0]
Setup time                                               0.016      13.927                          

Data required time                                                  13.927                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.927                          
Data arrival time                                                   -8.086                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.841                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                          0.000       3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
CLMS_66_209/Q2                    tco                    0.248       4.159 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                  net (fanout=1)         0.164       4.323        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
CLMS_66_209/CD                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D

Data arrival time                                                    4.323        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                                      3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/CLK
Hold time                                                0.401       4.312                          

Data required time                                                   4.312                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.312                          
Data arrival time                                                   -4.323                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.011                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_66_212/CLK                                          0.000       3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
CLMA_66_212/Q3                    tco                    0.245       4.156 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                  net (fanout=1)         0.183       4.339        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
CLMS_66_209/M3                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D

Data arrival time                                                    4.339        Logic Levels: 1   
                                                                                  Logic: 0.245ns(57.243%), Route: 0.183ns(42.757%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                                      3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/CLK
Hold time                                                0.401       4.312                          

Data required time                                                   4.312                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.312                          
Data arrival time                                                   -4.339                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.027                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_70_209/CLK                                          0.000       3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
CLMA_70_209/Q0                    tco                    0.248       4.159 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                  net (fanout=1)         0.285       4.444        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
CLMS_66_209/AD                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/D

Data arrival time                                                    4.444        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.529%), Route: 0.285ns(53.471%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_66_209/CLK                                                      3.911 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/CLK
Hold time                                                0.401       4.312                          

Data required time                                                   4.312                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.312                          
Data arrival time                                                   -4.444                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L0
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         1.128       4.348        s00_axi_wready    
CLMS_26_193/Y0                    td                     0.216       4.564 r      u_aq_axi_master/WR_FIFO_RE_0/gateop_perm/Z
                                  net (fanout=4)         1.914       6.478        wr_test_data_req  
                                                         0.413       6.891 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       6.891        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_66_108/COUT                  td                     0.065       6.956 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       6.956        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_1_Z
                                                         0.065       7.021 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                                         0.000       7.021        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_3_Z
CLMA_66_112/COUT                  td                     0.065       7.086 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       7.086        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_5_Z
                                                         0.065       7.151 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_A2Q21/Cout
                                                         0.000       7.151        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_s_8/n6
CLMA_66_116/Y2                    td                     0.197       7.348 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_AQ/Y
                                  net (fanout=3)         0.641       7.989        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [8]
CLMA_78_124/Y1                    td                     0.203       8.192 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_8_i_1_x2/gateop_perm/Z
                                  net (fanout=1)         0.467       8.659        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/dsp_join_kb_47 [8]
CLMA_70_125/Y0                    td                     0.216       8.875 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_NE_0_1/gateop_perm/Z
                                  net (fanout=1)         0.775       9.650        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_4_NE_0_1
CLMS_78_109/A0                                                             r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L0

Data arrival time                                                    9.650        Logic Levels: 7   
                                                                                  Logic: 2.473ns(33.428%), Route: 4.925ns(66.572%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_78_109/CLK                                                   1002.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Setup time                                              -0.191    1002.061                          

Data required time                                                1002.061                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.061                          
Data arrival time                                                   -9.650                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L1
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         1.128       4.348        s00_axi_wready    
CLMS_26_193/Y0                    td                     0.216       4.564 r      u_aq_axi_master/WR_FIFO_RE_0/gateop_perm/Z
                                  net (fanout=4)         1.914       6.478        wr_test_data_req  
                                                         0.413       6.891 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       6.891        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_66_108/COUT                  td                     0.065       6.956 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       6.956        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_1_Z
                                                         0.065       7.021 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                                         0.000       7.021        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_3_Z
CLMA_66_112/Y2                    td                     0.197       7.218 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Y0
                                  net (fanout=4)         0.426       7.644        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [4]
CLMA_70_112/Y1                    td                     0.203       7.847 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_4_0_a3_0_x2/gateop_perm/Z
                                  net (fanout=1)         0.628       8.475        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_4_4_0_a3_0_x2
CLMS_78_113/Y0                    td                     0.216       8.691 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_4_NE_1/gateop_perm/Z
                                  net (fanout=1)         0.283       8.974        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_4_NE_1
CLMS_78_109/A1                                                             r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L1

Data arrival time                                                    8.974        Logic Levels: 6   
                                                                                  Logic: 2.343ns(34.856%), Route: 4.379ns(65.144%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_78_109/CLK                                                   1002.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Setup time                                              -0.279    1001.973                          

Data required time                                                1001.973                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.973                          
Data arrival time                                                   -8.974                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         1.128       4.348        s00_axi_wready    
CLMS_26_193/Y0                    td                     0.216       4.564 r      u_aq_axi_master/WR_FIFO_RE_0/gateop_perm/Z
                                  net (fanout=4)         1.914       6.478        wr_test_data_req  
                                                         0.413       6.891 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       6.891        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_66_108/Y3                    td                     0.426       7.317 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Y1
                                  net (fanout=4)         0.628       7.945        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [1]
CLMS_66_121/COUT                  td                     0.462       8.407 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.407        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_2_Z
                                                         0.065       8.472 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_3/gateop_A2/Cout
                                                         0.000       8.472        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_4_Z
CLMS_66_125/COUT                  td                     0.065       8.537 f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                  net (fanout=1)         0.000       8.537        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un1_rd_water_level_2_cry_7/n6
CLMS_66_129/CIN                                                            f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

Data arrival time                                                    8.537        Logic Levels: 5   
                                                                                  Logic: 2.615ns(41.607%), Route: 3.670ns(58.393%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_66_129/CLK                                                   1002.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
Setup time                                              -0.195    1002.057                          

Data required time                                                1002.057                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.057                          
Data arrival time                                                   -8.537                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.520                          
====================================================================================================

====================================================================================================

Startpoint  : get_mpu_angle/new_angle_data[2]/opit_0_inv/CLK
Endpoint    : get_mpu_angle/angle_data[2]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_114_169/CLK                                         0.000       2.252 r      get_mpu_angle/new_angle_data[2]/opit_0_inv/CLK
CLMS_114_169/Q0                   tco                    0.248       2.500 f      get_mpu_angle/new_angle_data[2]/opit_0_inv/Q
                                  net (fanout=1)         0.183       2.683        get_mpu_angle/angle_data[2]/n0
CLMS_114_173/M2                                                            f      get_mpu_angle/angle_data[2]/opit_0_inv/D

Data arrival time                                                    2.683        Logic Levels: 1   
                                                                                  Logic: 0.248ns(57.541%), Route: 0.183ns(42.459%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_114_173/CLK                                                     2.252 r      get_mpu_angle/angle_data[2]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.683                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.030                          
====================================================================================================

====================================================================================================

Startpoint  : get_mpu_angle/fifo_data_latch_d0[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : get_mpu_angle/fifo_data_latch_d1[6]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_161/CLK                                         0.000       2.252 r      get_mpu_angle/fifo_data_latch_d0[6]/opit_0_inv_L5Q_perm/CLK
CLMA_106_161/Q2                   tco                    0.248       2.500 f      get_mpu_angle/fifo_data_latch_d0[6]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.183       2.683        get_mpu_angle/fifo_data_latch_d0 [6]
CLMS_102_161/M1                                                            f      get_mpu_angle/fifo_data_latch_d1[6]/opit_0_inv/D

Data arrival time                                                    2.683        Logic Levels: 1   
                                                                                  Logic: 0.248ns(57.541%), Route: 0.183ns(42.459%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_102_161/CLK                                                     2.252 r      get_mpu_angle/fifo_data_latch_d1[6]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.683                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.030                          
====================================================================================================

====================================================================================================

Startpoint  : get_mpu_angle/fifo_data_latch_d1[1]/opit_0_inv/CLK
Endpoint    : get_mpu_angle/new_angle_data[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_102_161/CLK                                         0.000       2.252 r      get_mpu_angle/fifo_data_latch_d1[1]/opit_0_inv/CLK
CLMS_102_161/Q0                   tco                    0.248       2.500 f      get_mpu_angle/fifo_data_latch_d1[1]/opit_0_inv/Q
                                  net (fanout=2)         0.198       2.698        get_mpu_angle/new_angle_data[1]/n0
CLMS_102_165/M0                                                            f      get_mpu_angle/new_angle_data[1]/opit_0_inv/D

Data arrival time                                                    2.698        Logic Levels: 1   
                                                                                  Logic: 0.248ns(55.605%), Route: 0.198ns(44.395%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_102_165/CLK                                                     2.252 r      get_mpu_angle/new_angle_data[1]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.698                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
Endpoint    : gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_177/CLK                                         0.000       2.252 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
CLMA_106_177/Q1                   tco                    0.247       2.499 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/Q1
                                  net (fanout=25)        2.197       4.696        angle_data_latch[8]
CLMA_90_289/Y1                    td                     0.312       5.008 r      lut_sin_cos/cos_data_1en0_10/gateop_perm/Z
                                  net (fanout=25)        3.431       8.439        lut_sin_cos/cos_data_1en0_10_Z
CLMA_118_48/Y1                    td                     0.430       8.869 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1_0/gateop_perm/Z
                                  net (fanout=1)         0.260       9.129        lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/n2
CLMA_118_48/Y0                    td                     0.216       9.345 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/gateop_perm/Z
                                  net (fanout=1)         3.027      12.372        lut_sin_cos/cos_data_1ien48_6tri24_0_iv/n2
CLMA_118_296/Y0                   td                     0.216      12.588 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv/gateop_perm/Z
                                  net (fanout=2)         1.333      13.921        coa[8]            
APM_110_212/Y[8]                                                           r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]

Data arrival time                                                   13.921        Logic Levels: 5   
                                                                                  Logic: 1.421ns(12.178%), Route: 10.248ns(87.822%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

APM_110_212/CLK                                                   1002.252 r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/CLK
Setup time                                              -0.885    1001.367                          

Data required time                                                1001.367                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.367                          
Data arrival time                                                  -13.921                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        987.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
Endpoint    : gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_177/CLK                                         0.000       2.252 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
CLMA_106_177/Q1                   tco                    0.247       2.499 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/Q1
                                  net (fanout=25)        2.197       4.696        angle_data_latch[8]
CLMA_90_289/Y1                    td                     0.312       5.008 r      lut_sin_cos/cos_data_1en0_10/gateop_perm/Z
                                  net (fanout=25)        3.431       8.439        lut_sin_cos/cos_data_1en0_10_Z
CLMA_118_48/Y1                    td                     0.430       8.869 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1_0/gateop_perm/Z
                                  net (fanout=1)         0.260       9.129        lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/n2
CLMA_118_48/Y0                    td                     0.216       9.345 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv_1/gateop_perm/Z
                                  net (fanout=1)         3.027      12.372        lut_sin_cos/cos_data_1ien48_6tri24_0_iv/n2
CLMA_118_296/Y0                   td                     0.216      12.588 r      lut_sin_cos/cos_data_1ien48_6tri24_0_iv/gateop_perm/Z
                                  net (fanout=2)         1.157      13.745        coa[8]            
APM_110_236/Y[8]                                                           r      gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/Y[8]

Data arrival time                                                   13.745        Logic Levels: 5   
                                                                                  Logic: 1.421ns(12.364%), Route: 10.072ns(87.636%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

APM_110_236/CLK                                                   1002.252 r      gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_1/gopapm/CLK
Setup time                                              -0.885    1001.367                          

Data required time                                                1001.367                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.367                          
Data arrival time                                                  -13.745                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        987.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
Endpoint    : gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/Y[1]
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_106_177/CLK                                         0.000       2.252 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/CLK
CLMA_106_177/Q1                   tco                    0.247       2.499 r      u_aq_axi_master/angle_data_latch_0[8]/opit_0_inv_A2Q21/Q1
                                  net (fanout=25)        2.197       4.696        angle_data_latch[8]
CLMA_90_289/Y1                    td                     0.312       5.008 r      lut_sin_cos/cos_data_1en0_10/gateop_perm/Z
                                  net (fanout=25)        3.626       8.634        lut_sin_cos/cos_data_1en0_10_Z
CLMA_106_53/Y1                    td                     0.203       8.837 r      lut_sin_cos/cos_data_1ien2_6tri1_0_iv_1_0/gateop_perm/Z
                                  net (fanout=1)         0.261       9.098        lut_sin_cos/cos_data_1ien2_6tri1_0_iv_1/n2
CLMA_106_53/Y0                    td                     0.216       9.314 r      lut_sin_cos/cos_data_1ien2_6tri1_0_iv_1/gateop_perm/Z
                                  net (fanout=1)         2.543      11.857        lut_sin_cos/cos_data_1ien2_6tri1_0_iv/n2
CLMA_114_236/Y2                   td                     0.218      12.075 r      lut_sin_cos/cos_data_1ien2_6tri1_0_iv/gateop_perm/Z
                                  net (fanout=2)         0.814      12.889        sin[1]            
APM_110_200/Y[1]                                                           r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/Y[1]

Data arrival time                                                   12.889        Logic Levels: 5   
                                                                                  Logic: 1.196ns(11.244%), Route: 9.441ns(88.756%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

APM_110_200/CLK                                                   1002.252 r      gen_raotation_addr/row_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/CLK
Setup time                                              -0.885    1001.367                          

Data required time                                                1001.367                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.367                          
Data arrival time                                                  -12.889                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        988.478                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_read/rd_ddr3_addr_1[19]/opit_0/CLK
Endpoint    : pixel_read/last_addr[19]/opit_0/D
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_114_96/CLK                                          0.000       2.252 r      pixel_read/rd_ddr3_addr_1[19]/opit_0/CLK
CLMA_114_96/Q0                    tco                    0.248       2.500 f      pixel_read/rd_ddr3_addr_1[19]/opit_0/Q
                                  net (fanout=2)         0.164       2.664        dsp_join_kb_26[22]
CLMS_114_97/CD                                                             f      pixel_read/last_addr[19]/opit_0/D

Data arrival time                                                    2.664        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_114_97/CLK                                                      2.252 r      pixel_read/last_addr[19]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.664                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.011                          
====================================================================================================

====================================================================================================

Startpoint  : pixel_read/last_data[116]/opit_0/CLK
Endpoint    : pixel_read/last_last_data[116]/opit_0/D
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_78_88/CLK                                           0.000       2.252 r      pixel_read/last_data[116]/opit_0/CLK
CLMA_78_88/Q0                     tco                    0.248       2.500 f      pixel_read/last_data[116]/opit_0/Q
                                  net (fanout=2)         0.165       2.665        pixel_read/last_data [116]
CLMS_78_89/CD                                                              f      pixel_read/last_last_data[116]/opit_0/D

Data arrival time                                                    2.665        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.048%), Route: 0.165ns(39.952%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_89/CLK                                                       2.252 r      pixel_read/last_last_data[116]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.665                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_113/CLK                                          0.000       2.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
CLMS_86_113/Y2                    tco                    0.249       2.501 f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                  net (fanout=1)         0.164       2.665        frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
CLMS_86_113/AD                                                             f      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D

Data arrival time                                                    2.665        Logic Levels: 1   
                                                                                  Logic: 0.249ns(60.291%), Route: 0.164ns(39.709%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_113/CLK                                                      2.252 r      frame_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.665                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_109/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMS_46_109/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        1.482       3.981        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_46_37/Y1                     td                     0.203       4.184 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.262       4.446        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_46_37/Y0                     td                     0.216       4.662 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.249       5.911        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_26_84/Y2                     td                     0.218       6.129 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.446       7.575        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    7.575        Logic Levels: 4   
                                                                                  Logic: 0.884ns(16.607%), Route: 4.439ns(83.393%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.218     999.034                          

Data required time                                                 999.034                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.034                          
Data arrival time                                                   -7.575                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        991.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_109/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMS_46_109/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        1.482       3.981        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_46_37/Y1                     td                     0.203       4.184 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.262       4.446        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_46_37/Y0                     td                     0.216       4.662 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.469       6.131        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_42_84/Y0                     td                     0.216       6.347 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[4]/gateop_perm/Z
                                  net (fanout=1)         1.535       7.882        u_ipsl_hmemc_top/ddrc_paddr [4]
HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]

Data arrival time                                                    7.882        Logic Levels: 4   
                                                                                  Logic: 0.882ns(15.666%), Route: 4.748ns(84.334%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.855    1000.397                          

Data required time                                                1000.397                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.397                          
Data arrival time                                                   -7.882                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[8]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_109/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMS_46_109/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        1.482       3.981        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_46_37/Y1                     td                     0.203       4.184 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.262       4.446        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_46_37/Y0                     td                     0.216       4.662 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.463       6.125        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_38_88/Y3                     td                     0.203       6.328 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[8]/gateop_perm/Z
                                  net (fanout=1)         1.536       7.864        u_ipsl_hmemc_top/ddrc_paddr [8]
HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[8]

Data arrival time                                                    7.864        Logic Levels: 4   
                                                                                  Logic: 0.869ns(15.485%), Route: 4.743ns(84.515%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.843    1000.409                          

Data required time                                                1000.409                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.409                          
Data arrival time                                                   -7.864                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_44/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[4]/opit_0_inv_L5Q_perm/CLK
CLMA_86_44/Q1                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.332       2.832        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/N_68_i/n1
CLMS_78_45/CD                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D

Data arrival time                                                    2.832        Logic Levels: 1   
                                                                                  Logic: 0.248ns(42.759%), Route: 0.332ns(57.241%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.832                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
CLMS_78_45/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                  net (fanout=1)         0.411       2.908        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
CLMS_78_45/M1                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

Data arrival time                                                    2.908        Logic Levels: 1   
                                                                                  Logic: 0.245ns(37.348%), Route: 0.411ns(62.652%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.908                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_78_48/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
CLMA_78_48/Q1                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.411       2.911        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/dll_update_ack_rst_ctrl
CLMS_78_49/M0                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

Data arrival time                                                    2.911        Logic Levels: 1   
                                                                                  Logic: 0.248ns(37.633%), Route: 0.411ns(62.367%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_49/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.911                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_78_285/CLK                                          0.000       2.669 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
CLMS_78_285/Q2                    tco                    0.247       2.916 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.588       3.504        dvi_encoder_m0/encg/n0q_m[0]/n2
CLMS_78_297/Y0                    td                     0.306       3.810 r      dvi_encoder_m0/encg/un4_decision3_c3/gateop_perm/Z
                                  net (fanout=1)         0.426       4.236        dvi_encoder_m0/encg/un4_decision3_c3_Z
CLMS_78_305/Y1                    td                     0.158       4.394 r      dvi_encoder_m0/encg/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.682       5.076        dvi_encoder_m0/encg/N_1100
CLMA_86_312/Y2                    td                     0.218       5.294 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=8)         0.847       6.141        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMA_70_292/Y1                    td                     0.312       6.453 r      dvi_encoder_m0/encg/un1_n1q_m_0_f1[0]/gateop_perm/Z
                                  net (fanout=1)         0.415       6.868        dvi_encoder_m0/encg/un10_4_cry_0/n1
CLMS_66_293/Y0                    td                     0.216       7.084 r      dvi_encoder_m0/encg/un10_4_cry_0/gateop_perm/Z
                                  net (fanout=2)         0.434       7.518        dvi_encoder_m0/encg/un10_4_cry_0_Z
                                                         0.296       7.814 r      dvi_encoder_m0/encg/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       7.814        dvi_encoder_m0/encg/un10_4_cry_1/n6
CLMS_66_301/Y3                    td                     0.426       8.240 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.572       8.812        dvi_encoder_m0/encg/un10_4_Z [2]
CLMA_66_300/COUT                  td                     0.346       9.158 r      dvi_encoder_m0/encg/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       9.158        dvi_encoder_m0/encg/un10_cry_3/n6
CLMA_66_304/CIN                                                            r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    9.158        Logic Levels: 8   
                                                                                  Logic: 2.525ns(38.912%), Route: 3.964ns(61.088%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

CLMA_66_304/CLK                                                   1002.669 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.491                          

Data required time                                                1002.491                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.491                          
Data arrival time                                                   -9.158                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.333                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_70_264/CLK                                          0.000       2.669 r      dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/CLK
CLMA_70_264/Q2                    tco                    0.247       2.916 r      dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.634       3.550        dvi_encoder_m0/encr/n0q_m[0]/n2
CLMA_78_272/Y0                    td                     0.420       3.970 r      dvi_encoder_m0/encr/un4_decision3_c3/gateop_perm/Z
                                  net (fanout=1)         0.497       4.467        dvi_encoder_m0/encr/un4_decision3_c3_Z
CLMA_70_273/Y1                    td                     0.203       4.670 r      dvi_encoder_m0/encr/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.659       5.329        dvi_encoder_m0/encr/N_1099
CLMA_78_276/Y0                    td                     0.216       5.545 r      dvi_encoder_m0/encr/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=8)         0.428       5.973        dvi_encoder_m0/encr/n1q_m_m[0]/n1
CLMS_78_269/Y1                    td                     0.203       6.176 r      dvi_encoder_m0/encr/un1_n1q_m_0_f1[0]/gateop_perm/Z
                                  net (fanout=1)         0.260       6.436        dvi_encoder_m0/encr/un10_4_cry_0/n1
CLMS_78_269/Y0                    td                     0.216       6.652 r      dvi_encoder_m0/encr/un10_4_cry_0/gateop_perm/Z
                                  net (fanout=2)         0.752       7.404        dvi_encoder_m0/encr/un10_4_cry_0_1
                                                         0.296       7.700 r      dvi_encoder_m0/encr/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       7.700        dvi_encoder_m0/encr/un10_4_cry_0_Z
CLMA_82_277/Y3                    td                     0.426       8.126 r      dvi_encoder_m0/encr/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.478       8.604        dvi_encoder_m0/encr/un10_4_Z [2]
CLMA_90_276/COUT                  td                     0.346       8.950 r      dvi_encoder_m0/encr/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       8.950        dvi_encoder_m0/encr/un10_cry_2_Z
CLMA_90_280/CIN                                                            r      dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    8.950        Logic Levels: 8   
                                                                                  Logic: 2.573ns(40.965%), Route: 3.708ns(59.035%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

CLMA_90_280/CLK                                                   1002.669 r      dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.491                          

Data required time                                                1002.491                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.491                          
Data arrival time                                                   -8.950                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.541                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_54_280/CLK                                          0.000       2.669 r      dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK
CLMA_54_280/Q1                    tco                    0.247       2.916 r      dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.432       3.348        dvi_encoder_m0/encb/n0q_m[1]/n2
CLMA_54_288/Y0                    td                     0.420       3.768 r      dvi_encoder_m0/encb/un4_decision3_c3/gateop_perm/Z
                                  net (fanout=1)         0.415       4.183        dvi_encoder_m0/encb/un4_decision3_c3_Z
CLMA_50_289/Y2                    td                     0.218       4.401 r      dvi_encoder_m0/encb/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.731       5.132        dvi_encoder_m0/encb/N_1098
CLMA_58_300/Y0                    td                     0.216       5.348 r      dvi_encoder_m0/encb/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.605       5.953        dvi_encoder_m0/encb/un8_f1[0]/n1
CLMA_50_289/Y1                    td                     0.427       6.380 r      dvi_encoder_m0/encb/un10_4_axb_0_1/gateop_perm/Z
                                  net (fanout=1)         0.415       6.795        dvi_encoder_m0/encb/un10_4_axb_0/n3
CLMA_50_293/Y0                    td                     0.216       7.011 r      dvi_encoder_m0/encb/un10_4_axb_0/gateop_perm/Z
                                  net (fanout=3)         0.427       7.438        dvi_encoder_m0/encb/un10_4_axb_0_Z
                                                         0.413       7.851 r      dvi_encoder_m0/encb/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       7.851        dvi_encoder_m0/encb/un10_4_cry_0_Z
CLMA_50_301/Y2                    td                     0.197       8.048 r      dvi_encoder_m0/encb/un10_4_cry_1/gateop_A2/Y0
                                  net (fanout=2)         0.430       8.478        dvi_encoder_m0/encb/un10_4 [1]
CLMA_42_301/COUT                  td                     0.462       8.940 r      dvi_encoder_m0/encb/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       8.940        dvi_encoder_m0/encb/un10_cry_2_Z
CLMA_42_305/CIN                                                            r      dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    8.940        Logic Levels: 8   
                                                                                  Logic: 2.816ns(44.905%), Route: 3.455ns(55.095%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

CLMA_42_305/CLK                                                   1002.669 r      dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.491                          

Data required time                                                1002.491                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.491                          
Data arrival time                                                   -8.940                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.551                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_angle/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK
Endpoint    : osd_display_angle/timing_gen_xy_m0/i_data_d1[8]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_241/CLK                                          0.000       2.650 r      osd_display_angle/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK
CLMS_66_241/Q0                    tco                    0.248       2.898 f      osd_display_angle/timing_gen_xy_m0/i_data_d0[8]/opit_0/Q
                                  net (fanout=1)         0.164       3.062        osd_display_angle/timing_gen_xy_m0/i_data_d0 [8]
CLMS_66_241/AD                                                             f      osd_display_angle/timing_gen_xy_m0/i_data_d1[8]/opit_0/D

Data arrival time                                                    3.062        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_241/CLK                                                      2.650 r      osd_display_angle/timing_gen_xy_m0/i_data_d1[8]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.062                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.011                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_66_32/CLK                                           0.000       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
CLMA_66_32/Y2                     tco                    0.249       2.899 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                  net (fanout=1)         0.164       3.063        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5]
CLMS_66_33/CD                                                              f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/D

Data arrival time                                                    3.063        Logic Levels: 1   
                                                                                  Logic: 0.249ns(60.291%), Route: 0.164ns(39.709%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_33/CLK                                                       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.063                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_angle/timing_gen_xy_m0/i_data_d1[14]/opit_0/CLK
Endpoint    : osd_display_angle/o_data[14]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_66_280/CLK                                          0.000       2.669 r      osd_display_angle/timing_gen_xy_m0/i_data_d1[14]/opit_0/CLK
CLMA_66_280/Q1                    tco                    0.248       2.917 f      osd_display_angle/timing_gen_xy_m0/i_data_d1[14]/opit_0/Q
                                  net (fanout=1)         0.272       3.189        osd_display_angle/o_data[14]/n0
CLMS_66_285/M0                                                             f      osd_display_angle/o_data[14]/opit_0/D

Data arrival time                                                    3.189        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.692%), Route: 0.272ns(52.308%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_66_285/CLK                                                      2.669 r      osd_display_angle/o_data[14]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.189                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.119                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_58_289/CLK                                          0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
CLMA_58_289/Q3                    tco                    0.245       2.914 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.434       4.348        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
CLMA_90_320/Y1                    td                     0.235       4.583 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h_i[0]/opit_0/Z
                                  net (fanout=1)         0.944       5.527        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/ntDI [0]
IOL_151_321/TX_DATA[0]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

Data arrival time                                                    5.527        Logic Levels: 2   
                                                                                  Logic: 0.480ns(16.795%), Route: 2.378ns(83.205%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_321/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.527                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.019                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_66_292/CLK                                          0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
CLMA_66_292/Q0                    tco                    0.248       2.917 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.015       3.932        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
CLMA_90_320/Y0                    td                     0.216       4.148 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l_i[0]/opit_0/Z
                                  net (fanout=1)         1.255       5.403        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/ntDI [1]
IOL_151_321/TX_DATA[1]                                                     r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

Data arrival time                                                    5.403        Logic Levels: 2   
                                                                                  Logic: 0.464ns(16.971%), Route: 2.270ns(83.029%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_321/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
Setup time                                              -0.156    1002.513                          

Data required time                                                1002.513                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.513                          
Data arrival time                                                   -5.403                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.110                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_70_284/CLK                                          0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
CLMA_70_284/Q0                    tco                    0.247       2.916 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.675       4.591        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
CLMA_126_332/Y0                   td                     0.251       4.842 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l_i[0]/opit_0/Z
                                  net (fanout=1)         0.499       5.341        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/ntDI [1]
IOL_151_337/TX_DATA[1]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

Data arrival time                                                    5.341        Logic Levels: 2   
                                                                                  Logic: 0.498ns(18.638%), Route: 2.174ns(81.362%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_337/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.341                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.205                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_126_300/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
CLMA_126_300/Q0                   tco                    0.248       2.917 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         0.469       3.386        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
CLMS_126_297/M3                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D

Data arrival time                                                    3.386        Logic Levels: 1   
                                                                                  Logic: 0.248ns(34.589%), Route: 0.469ns(65.411%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.386                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.316                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
CLMS_126_297/Q3                   tco                    0.245       2.914 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                  net (fanout=1)         0.519       3.433        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
CLMS_126_297/AD                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

Data arrival time                                                    3.433        Logic Levels: 1   
                                                                                  Logic: 0.245ns(32.068%), Route: 0.519ns(67.932%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.433                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.363                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
CLMS_126_297/Y0                   tco                    0.249       2.918 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/Q
                                  net (fanout=1)         0.534       3.452        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
CLMS_126_297/M2                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D

Data arrival time                                                    3.452        Logic Levels: 1   
                                                                                  Logic: 0.249ns(31.801%), Route: 0.534ns(68.199%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMS_126_297/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
Hold time                                                0.401       3.070                          

Data required time                                                   3.070                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.070                          
Data arrival time                                                   -3.452                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.382                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[11]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.247       4.158 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.415       5.573        write_req         
CLMA_86_160/RSCO                  td                     0.140       5.713 r      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.713        n371              
CLMA_86_164/RSCO                  td                     0.105       5.818 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.818        n370              
CLMA_86_168/RSCO                  td                     0.105       5.923 r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/RSOUT
                                  net (fanout=2)         0.000       5.923        n369              
CLMA_86_172/RSCI                                                           r      pixel_to_block/state_cnt[11]/opit_0_L5Q_perm/RS

Data arrival time                                                    5.923        Logic Levels: 4   
                                                                                  Logic: 0.597ns(29.672%), Route: 1.415ns(70.328%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

CLMA_86_172/CLK                                                     13.911 r      pixel_to_block/state_cnt[11]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.648      13.263                          

Data required time                                                  13.263                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.263                          
Data arrival time                                                   -5.923                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          7.340                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[12]/opit_0_A2Q1/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.247       4.158 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.415       5.573        write_req         
CLMA_86_160/RSCO                  td                     0.140       5.713 r      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.713        n371              
CLMA_86_164/RSCO                  td                     0.105       5.818 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.818        n370              
CLMA_86_168/RSCO                  td                     0.105       5.923 r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/RSOUT
                                  net (fanout=2)         0.000       5.923        n369              
CLMA_86_172/RSCI                                                           r      pixel_to_block/state_cnt[12]/opit_0_A2Q1/RS

Data arrival time                                                    5.923        Logic Levels: 4   
                                                                                  Logic: 0.597ns(29.672%), Route: 1.415ns(70.328%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

CLMA_86_172/CLK                                                     13.911 r      pixel_to_block/state_cnt[12]/opit_0_A2Q1/CLK
Recovery time                                           -0.648      13.263                          

Data required time                                                  13.263                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.263                          
Data arrival time                                                   -5.923                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          7.340                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[7]/opit_0_A2Q0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.247       4.158 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.415       5.573        write_req         
CLMA_86_160/RSCO                  td                     0.140       5.713 r      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.713        n371              
CLMA_86_164/RSCO                  td                     0.105       5.818 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.818        n370              
CLMA_86_168/RSCI                                                           r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/RS

Data arrival time                                                    5.818        Logic Levels: 3   
                                                                                  Logic: 0.492ns(25.800%), Route: 1.415ns(74.200%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         3.911      13.911                          

CLMA_86_168/CLK                                                     13.911 r      pixel_to_block/state_cnt[7]/opit_0_A2Q0/CLK
Recovery time                                           -0.648      13.263                          

Data required time                                                  13.263                          
----------------------------------------------------------------------------------------------------
Data required time                                                  13.263                          
Data arrival time                                                   -5.818                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          7.445                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/wr_in_en_d1/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.248       4.159 f      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        0.315       4.474        write_req         
CLMS_78_209/RS                                                             f      pixel_to_block/wr_in_en_d1/opit_0/RS

Data arrival time                                                    4.474        Logic Levels: 1   
                                                                                  Logic: 0.248ns(44.050%), Route: 0.315ns(55.950%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMS_78_209/CLK                                                      3.911 r      pixel_to_block/wr_in_en_d1/opit_0/CLK
Removal time                                            -0.232       3.679                          

Data required time                                                   3.679                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.679                          
Data arrival time                                                   -4.474                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.795                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.248       4.159 f      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.209       5.368        write_req         
CLMA_86_160/RSCO                  td                     0.153       5.521 f      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.521        n371              
CLMA_86_164/RSCI                                                           f      pixel_to_block/state_cnt[6]/opit_0_A2Q21/RS

Data arrival time                                                    5.521        Logic Levels: 2   
                                                                                  Logic: 0.401ns(24.907%), Route: 1.209ns(75.093%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_86_164/CLK                                                      3.911 r      pixel_to_block/state_cnt[6]/opit_0_A2Q21/CLK
Removal time                                             0.725       4.636                          

Data required time                                                   4.636                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.636                          
Data arrival time                                                   -5.521                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.885                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_to_block/state_cnt[4]/opit_0_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_82_204/CLK                                          0.000       3.911 r      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
CLMA_82_204/Q1                    tco                    0.248       4.159 f      cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                  net (fanout=19)        1.209       5.368        write_req         
CLMA_86_160/RSCO                  td                     0.153       5.521 f      pixel_to_block/state_cnt[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.521        n371              
CLMA_86_164/RSCI                                                           f      pixel_to_block/state_cnt[4]/opit_0_A2Q21/RS

Data arrival time                                                    5.521        Logic Levels: 2   
                                                                                  Logic: 0.401ns(24.907%), Route: 1.209ns(75.093%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         3.911       3.911                          

CLMA_86_164/CLK                                                      3.911 r      pixel_to_block/state_cnt[4]/opit_0_A2Q21/CLK
Removal time                                             0.725       4.636                          

Data required time                                                   4.636                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.636                          
Data arrival time                                                   -5.521                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_133/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_46_133/Q0                    tco                    0.247       2.499 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=36)        1.763       4.262        frame_read_write_m0/read_fifo_aclr
CLMA_58_21/RSCO                   td                     0.140       4.402 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[3]/opit_0/RSOUT
                                  net (fanout=1)         0.000       4.402        n39               
CLMA_58_25/RSCO                   td                     0.105       4.507 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RSOUT
                                  net (fanout=3)         0.000       4.507        n38               
CLMA_58_29/RSCO                   td                     0.105       4.612 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[5]/opit_0/RSOUT
                                  net (fanout=2)         0.000       4.612        n37               
CLMA_58_33/RSCO                   td                     0.105       4.717 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/RSOUT
                                  net (fanout=1)         0.000       4.717        n36               
CLMA_58_37/RSCO                   td                     0.105       4.822 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.822        n35               
CLMA_58_41/RSCO                   td                     0.105       4.927 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.927        n34               
CLMA_58_45/RSCO                   td                     0.105       5.032 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/RSOUT
                                  net (fanout=1)         0.000       5.032        n33               
CLMA_58_49/RSCO                   td                     0.105       5.137 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_AQ/RSOUT
                                  net (fanout=1)         0.000       5.137        n32               
CLMA_58_53/RSCI                                                            r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

Data arrival time                                                    5.137        Logic Levels: 9   
                                                                                  Logic: 1.122ns(38.891%), Route: 1.763ns(61.109%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_53/CLK                                                    1002.252 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.137                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.467                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_133/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_46_133/Q0                    tco                    0.247       2.499 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=36)        1.764       4.263        frame_read_write_m0/read_fifo_aclr
CLMS_54_21/RSCO                   td                     0.140       4.403 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.403        n47               
CLMS_54_25/RSCO                   td                     0.105       4.508 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.508        n46               
CLMS_54_29/RSCO                   td                     0.105       4.613 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.613        n45               
CLMS_54_33/RSCO                   td                     0.105       4.718 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_AQ/RSOUT
                                  net (fanout=1)         0.000       4.718        n44               
CLMS_54_37/RSCI                                                            r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/RS

Data arrival time                                                    4.718        Logic Levels: 5   
                                                                                  Logic: 0.702ns(28.467%), Route: 1.764ns(71.533%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_54_37/CLK                                                    1002.252 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[8]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -4.718                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.886                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_133/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_46_133/Q0                    tco                    0.247       2.499 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=36)        1.764       4.263        frame_read_write_m0/read_fifo_aclr
CLMS_54_21/RSCO                   td                     0.140       4.403 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.403        n47               
CLMS_54_25/RSCO                   td                     0.105       4.508 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.508        n46               
CLMS_54_29/RSCO                   td                     0.105       4.613 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.613        n45               
CLMS_54_33/RSCI                                                            r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/RS

Data arrival time                                                    4.613        Logic Levels: 4   
                                                                                  Logic: 0.597ns(25.286%), Route: 1.764ns(74.714%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_54_33/CLK                                                    1002.252 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -4.613                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.991                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_224/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_50_224/Q0                    tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=55)        0.454       2.954        frame_read_write_m0/write_fifo_aclr
CLMA_58_217/RSCO                  td                     0.153       3.107 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.107        n53               
CLMA_58_221/RSCI                                                           f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RS

Data arrival time                                                    3.107        Logic Levels: 2   
                                                                                  Logic: 0.401ns(46.901%), Route: 0.454ns(53.099%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_221/CLK                                                      2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.107                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.130                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_224/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_50_224/Q0                    tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=55)        0.454       2.954        frame_read_write_m0/write_fifo_aclr
CLMA_58_217/RSCO                  td                     0.153       3.107 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.107        n53               
CLMA_58_221/RSCI                                                           f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/RS

Data arrival time                                                    3.107        Logic Levels: 2   
                                                                                  Logic: 0.401ns(46.901%), Route: 0.454ns(53.099%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_221/CLK                                                      2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.107                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.130                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_224/CLK                                          0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_50_224/Q0                    tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=55)        0.454       2.954        frame_read_write_m0/write_fifo_aclr
CLMA_58_217/RSCO                  td                     0.153       3.107 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.107        n53               
CLMA_58_221/RSCO                  td                     0.103       3.210 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.210        n52               
CLMA_58_225/RSCI                                                           f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/RS

Data arrival time                                                    3.210        Logic Levels: 3   
                                                                                  Logic: 0.504ns(52.610%), Route: 0.454ns(47.390%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_225/CLK                                                      2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.210                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.233                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.247       2.499 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       3.105       5.604        new_frame         
CLMS_126_81/RSCO                  td                     0.140       5.744 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.744        n122              
CLMS_126_85/RSCO                  td                     0.105       5.849 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.849        n121              
CLMS_126_89/RSCI                                                           r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm/RS

Data arrival time                                                    5.849        Logic Levels: 3   
                                                                                  Logic: 0.492ns(13.678%), Route: 3.105ns(86.322%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_126_89/CLK                                                   1002.252 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.849                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        995.755                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.247       2.499 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       3.105       5.604        new_frame         
CLMS_126_81/RSCO                  td                     0.140       5.744 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.744        n122              
CLMS_126_85/RSCO                  td                     0.105       5.849 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.849        n121              
CLMS_126_89/RSCI                                                           r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS

Data arrival time                                                    5.849        Logic Levels: 3   
                                                                                  Logic: 0.492ns(13.678%), Route: 3.105ns(86.322%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_126_89/CLK                                                   1002.252 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.849                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        995.755                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[7]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.247       2.499 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       2.954       5.453        new_frame         
CLMA_130_76/RSCO                  td                     0.140       5.593 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       5.593        n120              
CLMA_130_80/RSCO                  td                     0.105       5.698 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.698        n119              
CLMA_130_84/RSCO                  td                     0.105       5.803 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       5.803        n118              
CLMA_130_88/RSCI                                                           r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[7]/opit_0_A2Q21/RS

Data arrival time                                                    5.803        Logic Levels: 4   
                                                                                  Logic: 0.597ns(16.812%), Route: 2.954ns(83.188%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_130_88/CLK                                                   1002.252 r      pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_fifo_ctrl/SYN_CTRL.wptr[7]/opit_0_A2Q21/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -5.803                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        995.801                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/last_data[30]/opit_0/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       1.099       3.599        new_frame         
CLMA_42_96/RSCO                   td                     0.153       3.752 f      pixel_read/last_data[94]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.752        n168              
CLMA_42_100/RSCI                                                           f      pixel_read/last_data[30]/opit_0/RS

Data arrival time                                                    3.752        Logic Levels: 2   
                                                                                  Logic: 0.401ns(26.733%), Route: 1.099ns(73.267%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_100/CLK                                                      2.252 r      pixel_read/last_data[30]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.752                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.775                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/last_data[46]/opit_0/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       1.099       3.599        new_frame         
CLMA_42_96/RSCO                   td                     0.153       3.752 f      pixel_read/last_data[94]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.752        n168              
CLMA_42_100/RSCI                                                           f      pixel_read/last_data[46]/opit_0/RS

Data arrival time                                                    3.752        Logic Levels: 2   
                                                                                  Logic: 0.401ns(26.733%), Route: 1.099ns(73.267%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_100/CLK                                                      2.252 r      pixel_read/last_data[46]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.752                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.775                          
====================================================================================================

====================================================================================================

Startpoint  : gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
Endpoint    : pixel_read/last_data[14]/opit_0/RS
Path Group  : pll_50_400|clkout4_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      gen_new_frame_sign/new_frame/opit_0_inv_L5Q_perm/Q
                                  net (fanout=453)       1.099       3.599        new_frame         
CLMA_42_96/RSCO                   td                     0.153       3.752 f      pixel_read/last_data[94]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.752        n168              
CLMA_42_100/RSCI                                                           f      pixel_read/last_data[14]/opit_0/RS

Data arrival time                                                    3.752        Logic Levels: 2   
                                                                                  Logic: 0.401ns(26.733%), Route: 1.099ns(73.267%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout4_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_100/CLK                                                      2.252 r      pixel_read/last_data[14]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.752                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        1.797       4.294        u_ipsl_hmemc_top/global_reset
CLMA_126_108/RSCO                 td                     0.153       4.447 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.447        n364              
CLMA_126_112/RSCO                 td                     0.103       4.550 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.550        n363              
CLMA_126_116/RSCO                 td                     0.103       4.653 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.653        n362              
CLMA_126_120/RSCO                 td                     0.103       4.756 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.756        n361              
CLMA_126_124/RSCO                 td                     0.103       4.859 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.859        n360              
CLMA_126_128/RSCO                 td                     0.103       4.962 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.962        n359              
CLMA_126_132/RSCI                                                          f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv/RS

Data arrival time                                                    4.962        Logic Levels: 7   
                                                                                  Logic: 0.913ns(33.690%), Route: 1.797ns(66.310%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_126_132/CLK                                                  1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.962                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        1.797       4.294        u_ipsl_hmemc_top/global_reset
CLMA_126_108/RSCO                 td                     0.153       4.447 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.447        n364              
CLMA_126_112/RSCO                 td                     0.103       4.550 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.550        n363              
CLMA_126_116/RSCO                 td                     0.103       4.653 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.653        n362              
CLMA_126_120/RSCO                 td                     0.103       4.756 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.756        n361              
CLMA_126_124/RSCO                 td                     0.103       4.859 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.859        n360              
CLMA_126_128/RSCO                 td                     0.103       4.962 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.962        n359              
CLMA_126_132/RSCI                                                          f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/RS

Data arrival time                                                    4.962        Logic Levels: 7   
                                                                                  Logic: 0.913ns(33.690%), Route: 1.797ns(66.310%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_126_132/CLK                                                  1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.962                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        1.797       4.294        u_ipsl_hmemc_top/global_reset
CLMA_126_108/RSCO                 td                     0.153       4.447 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.447        n364              
CLMA_126_112/RSCO                 td                     0.103       4.550 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.550        n363              
CLMA_126_116/RSCO                 td                     0.103       4.653 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.653        n362              
CLMA_126_120/RSCO                 td                     0.103       4.756 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.756        n361              
CLMA_126_124/RSCO                 td                     0.103       4.859 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.859        n360              
CLMA_126_128/RSCO                 td                     0.103       4.962 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.962        n359              
CLMA_126_132/RSCI                                                          f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/RS

Data arrival time                                                    4.962        Logic Levels: 7   
                                                                                  Logic: 0.913ns(33.690%), Route: 1.797ns(66.310%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_126_132/CLK                                                  1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.962                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        0.435       2.932        u_ipsl_hmemc_top/global_reset
CLMA_78_32/RSCO                   td                     0.140       3.072 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       3.072        n358              
CLMA_78_36/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.072        Logic Levels: 2   
                                                                                  Logic: 0.385ns(46.951%), Route: 0.435ns(53.049%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_78_36/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.072                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        0.659       3.156        u_ipsl_hmemc_top/global_reset
CLMS_54_41/RSCO                   td                     0.140       3.296 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=1)         0.000       3.296        n43               
CLMS_54_45/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RS

Data arrival time                                                    3.296        Logic Levels: 2   
                                                                                  Logic: 0.385ns(36.877%), Route: 0.659ns(63.123%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.296                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_82_41/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_82_41/Q3                     tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=40)        0.313       2.810        u_ipsl_hmemc_top/global_reset
CLMS_78_45/RS                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

Data arrival time                                                    2.810        Logic Levels: 1   
                                                                                  Logic: 0.245ns(43.907%), Route: 0.313ns(56.093%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_78_45/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Removal time                                            -0.232       2.020                          

Data required time                                                   2.020                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.020                          
Data arrival time                                                   -2.810                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.790                          
====================================================================================================

====================================================================================================

Startpoint  : usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
Endpoint    : tx_pin (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_98_141/CLK                                          0.000       4.339 r      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
CLMA_98_141/Q1                    tco                    0.248       4.587 f      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         2.487       7.074        led_1             
IOL_151_293/DO                    td                     0.122       7.196 f      tx_pin_obuf/opit_1/O
                                  net (fanout=1)         0.000       7.196        tx_pin_obuf/ntO   
IOBS_152_293/PAD                  td                     2.720       9.916 f      tx_pin_obuf/opit_0/O
                                  net (fanout=1)         0.077       9.993        nt_tx_pin         
D15                                                                        f      tx_pin (port)     

Data arrival time                                                    9.993        Logic Levels: 3   
                                                                                  Logic: 3.090ns(54.652%), Route: 2.564ns(45.348%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : led_2 (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    0.968       3.220 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=7)         0.858       4.078        s00_axi_wready    
CLMA_26_152/Y1                    td                     0.235       4.313 f      u_aq_axi_master/WR_FIFO_RE_0_i/gateop_perm/Z
                                  net (fanout=1)         2.265       6.578        led_2_obuf/n1     
IOL_151_113/DO                    td                     0.122       6.700 f      led_2_obuf/opit_1/O
                                  net (fanout=1)         0.000       6.700        led_2_obuf/ntO    
IOBS_152_113/PAD                  td                     2.720       9.420 f      led_2_obuf/opit_0/O
                                  net (fanout=1)         0.168       9.588        nt_led_2          
V10                                                                        f      led_2 (port)      

Data arrival time                                                    9.588        Logic Levels: 4   
                                                                                  Logic: 4.045ns(55.139%), Route: 3.291ns(44.861%)
====================================================================================================

====================================================================================================

Startpoint  : usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
Endpoint    : led (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_98_141/CLK                                          0.000       4.339 r      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/CLK
CLMA_98_141/Q1                    tco                    0.248       4.587 f      usart_tx_rx/r_tx_pin/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         1.160       5.747        led_1             
IOL_151_114/DO                    td                     0.122       5.869 f      led_obuf/opit_1/O 
                                  net (fanout=1)         0.000       5.869        led_obuf/ntO      
IOBD_152_114/PAD                  td                     2.720       8.589 f      led_obuf/opit_0/O 
                                  net (fanout=1)         0.161       8.750        nt_led            
U10                                                                        f      led (port)        

Data arrival time                                                    8.750        Logic Levels: 3   
                                                                                  Logic: 3.090ns(70.052%), Route: 1.321ns(29.948%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.580       0.614 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.614        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.614        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.463%), Route: 0.034ns(5.537%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.580       0.615 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.615        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.615        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.309%), Route: 0.035ns(5.691%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.580       0.616 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.616        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.616        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.156%), Route: 0.036ns(5.844%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
8.402       9.919           1.517           Low Pulse Width   IOL_151_210/CLK_SYS     cmos_sda_iobuf/opit_1_ioq/SYSCLK
8.402       9.919           1.517           Low Pulse Width   IOL_151_209/CLK_SYS     cmos_scl_iobuf/opit_1_ioq/SYSCLK
8.564       10.081          1.517           High Pulse Width  IOL_151_209/CLK_SYS     cmos_scl_iobuf/opit_1_ioq/SYSCLK
====================================================================================================

{coms_pclk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
4.018       4.916           0.898           Low Pulse Width   DRM_62_208/CLKB[0]      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.3.linebufn/mem_array_mem_array_0_0/iGopDrm/CLKB[0]
4.018       4.916           0.898           Low Pulse Width   DRM_62_228/CLKA[0]      pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.1.linebufn/mem_array_mem_array_0_1/iGopDrm/CLKA[0]
4.018       4.916           0.898           Low Pulse Width   DRM_62_164/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_50_400|clkout3_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
496.734     499.984         3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
496.766     500.016         3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
499.077     499.975         0.898           High Pulse Width  DRM_62_268/CLKB[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_64i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{pll_50_400|clkout4_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
496.484     499.984         3.500           High Pulse Width  HMEMC_16_1/SRB_IOL28_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_2
496.516     500.016         3.500           Low Pulse Width   HMEMC_16_1/SRB_IOL28_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_2
498.846     499.984         1.138           High Pulse Width  APM_110_224/CLK         gen_raotation_addr/col_APM_multi_add_s16/u_ipml_multadd_v1_1/multadd_0/gopapm/CLK
====================================================================================================

{pll_50_400|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
495.734     499.984         4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
495.766     500.016         4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
499.564     499.984         0.420           High Pulse Width  CLMA_30_80/CLK          u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/CLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.320     500.000         1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
498.320     500.000         1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     499.999         0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
499.146     499.999         0.853           High Pulse Width  DQSL_6_96/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/IOCLK
499.146     499.999         0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     499.999         0.853           High Pulse Width  DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
499.146     499.999         0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/IOCLK
499.148     500.001         0.853           Low Pulse Width   DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.419     499.839         0.420           High Pulse Width  CLMA_118_117/CLK        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK
499.419     499.839         0.420           High Pulse Width  CLMA_118_117/CLK        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
499.419     499.839         0.420           High Pulse Width  CLMA_118_117/CLK        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/CLK
====================================================================================================

{video_pll|clkout0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.074     499.972         0.898           High Pulse Width  DRM_62_288/CLKA[0]      osd_display_angle/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
499.074     499.972         0.898           High Pulse Width  DRM_62_288/CLKB[0]      osd_display_angle/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
499.083     499.981         0.898           High Pulse Width  DRM_62_64/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{video_pll|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.455     499.972         1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
498.455     499.972         1.517           High Pulse Width  IOL_151_321/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
498.455     499.972         1.517           High Pulse Width  IOL_151_322/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
Flow Command: report_timing 
Peak memory: 482,533,376 bytes
Total CPU  time to report_timing completion : 13.078 sec
Total real time to report_timing completion : 15.000 sec
