/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 312 704)
	(text "DATA_OUT_VAR_RPI" (rect 5 0 113 12)(font "Arial" ))
	(text "inst" (rect 8 672 20 684)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "DATA[255..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "DATA[255..0]" (rect 21 27 80 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 296 32)
		(output)
		(text "DAC_U5[11..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "DAC_U5[11..0]" (rect 213 27 275 39)(font "Arial" ))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "DAC_U5_ADC_U8" (rect 0 0 86 12)(font "Arial" ))
		(text "DAC_U5_ADC_U8" (rect 189 43 275 55)(font "Arial" ))
		(line (pt 296 48)(pt 280 48)(line_width 1))
	)
	(port
		(pt 296 64)
		(output)
		(text "ANTRIEB_ENABLE" (rect 0 0 92 12)(font "Arial" ))
		(text "ANTRIEB_ENABLE" (rect 183 59 275 71)(font "Arial" ))
		(line (pt 296 64)(pt 280 64)(line_width 1))
	)
	(port
		(pt 296 80)
		(output)
		(text "ANTRIEB_CW" (rect 0 0 68 12)(font "Arial" ))
		(text "ANTRIEB_CW" (rect 207 75 275 87)(font "Arial" ))
		(line (pt 296 80)(pt 280 80)(line_width 1))
	)
	(port
		(pt 296 96)
		(output)
		(text "ANTRIEB_CCW" (rect 0 0 75 12)(font "Arial" ))
		(text "ANTRIEB_CCW" (rect 200 91 275 103)(font "Arial" ))
		(line (pt 296 96)(pt 280 96)(line_width 1))
	)
	(port
		(pt 296 112)
		(output)
		(text "ANTRIEB_PWM[11..0]" (rect 0 0 97 12)(font "Arial" ))
		(text "ANTRIEB_PWM[11..0]" (rect 178 107 275 119)(font "Arial" ))
		(line (pt 296 112)(pt 280 112)(line_width 3))
	)
	(port
		(pt 296 128)
		(output)
		(text "QE_RESET" (rect 0 0 54 12)(font "Arial" ))
		(text "QE_RESET" (rect 221 123 275 135)(font "Arial" ))
		(line (pt 296 128)(pt 280 128)(line_width 1))
	)
	(port
		(pt 296 144)
		(output)
		(text "QES_RESET" (rect 0 0 60 12)(font "Arial" ))
		(text "QES_RESET" (rect 215 139 275 151)(font "Arial" ))
		(line (pt 296 144)(pt 280 144)(line_width 1))
	)
	(port
		(pt 296 160)
		(output)
		(text "ANTRIEB_ADC_LIMIT[11..0]" (rect 0 0 126 12)(font "Arial" ))
		(text "ANTRIEB_ADC_LIMIT[11..0]" (rect 149 155 275 167)(font "Arial" ))
		(line (pt 296 160)(pt 280 160)(line_width 3))
	)
	(port
		(pt 296 176)
		(output)
		(text "D1_ROT[7..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "D1_ROT[7..0]" (rect 218 171 275 183)(font "Arial" ))
		(line (pt 296 176)(pt 280 176)(line_width 3))
	)
	(port
		(pt 296 192)
		(output)
		(text "D1_GRUEN[7..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "D1_GRUEN[7..0]" (rect 202 187 275 199)(font "Arial" ))
		(line (pt 296 192)(pt 280 192)(line_width 3))
	)
	(port
		(pt 296 208)
		(output)
		(text "D1_BLAU[7..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "D1_BLAU[7..0]" (rect 212 203 275 215)(font "Arial" ))
		(line (pt 296 208)(pt 280 208)(line_width 3))
	)
	(port
		(pt 296 224)
		(output)
		(text "D2_ROT[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "D2_ROT[7..0]" (rect 216 219 275 231)(font "Arial" ))
		(line (pt 296 224)(pt 280 224)(line_width 3))
	)
	(port
		(pt 296 240)
		(output)
		(text "D2_GRUEN[7..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "D2_GRUEN[7..0]" (rect 201 235 275 247)(font "Arial" ))
		(line (pt 296 240)(pt 280 240)(line_width 3))
	)
	(port
		(pt 296 256)
		(output)
		(text "D2_BLAU[7..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "D2_BLAU[7..0]" (rect 211 251 275 263)(font "Arial" ))
		(line (pt 296 256)(pt 280 256)(line_width 3))
	)
	(port
		(pt 296 272)
		(output)
		(text "D3_ROT[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "D3_ROT[7..0]" (rect 216 267 275 279)(font "Arial" ))
		(line (pt 296 272)(pt 280 272)(line_width 3))
	)
	(port
		(pt 296 288)
		(output)
		(text "D3_GRUEN[7..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "D3_GRUEN[7..0]" (rect 201 283 275 295)(font "Arial" ))
		(line (pt 296 288)(pt 280 288)(line_width 3))
	)
	(port
		(pt 296 304)
		(output)
		(text "D3_BLAU[7..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "D3_BLAU[7..0]" (rect 211 299 275 311)(font "Arial" ))
		(line (pt 296 304)(pt 280 304)(line_width 3))
	)
	(port
		(pt 296 320)
		(output)
		(text "RPI_TO_FPGA_15" (rect 0 0 82 12)(font "Arial" ))
		(text "RPI_TO_FPGA_15" (rect 193 315 275 327)(font "Arial" ))
		(line (pt 296 320)(pt 280 320)(line_width 1))
	)
	(port
		(pt 296 336)
		(output)
		(text "RPI_TO_FPGA_14" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_14" (rect 192 331 275 343)(font "Arial" ))
		(line (pt 296 336)(pt 280 336)(line_width 1))
	)
	(port
		(pt 296 352)
		(output)
		(text "RPI_TO_FPGA_13" (rect 0 0 82 12)(font "Arial" ))
		(text "RPI_TO_FPGA_13" (rect 193 347 275 359)(font "Arial" ))
		(line (pt 296 352)(pt 280 352)(line_width 1))
	)
	(port
		(pt 296 368)
		(output)
		(text "RPI_TO_FPGA_12" (rect 0 0 82 12)(font "Arial" ))
		(text "RPI_TO_FPGA_12" (rect 193 363 275 375)(font "Arial" ))
		(line (pt 296 368)(pt 280 368)(line_width 1))
	)
	(port
		(pt 296 384)
		(output)
		(text "RPI_TO_FPGA_11" (rect 0 0 81 12)(font "Arial" ))
		(text "RPI_TO_FPGA_11" (rect 194 379 275 391)(font "Arial" ))
		(line (pt 296 384)(pt 280 384)(line_width 1))
	)
	(port
		(pt 296 400)
		(output)
		(text "RPI_TO_FPGA_10" (rect 0 0 82 12)(font "Arial" ))
		(text "RPI_TO_FPGA_10" (rect 193 395 275 407)(font "Arial" ))
		(line (pt 296 400)(pt 280 400)(line_width 1))
	)
	(port
		(pt 296 416)
		(output)
		(text "RPI_TO_FPGA_09" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_09" (rect 192 411 275 423)(font "Arial" ))
		(line (pt 296 416)(pt 280 416)(line_width 1))
	)
	(port
		(pt 296 432)
		(output)
		(text "RPI_TO_FPGA_08" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_08" (rect 192 427 275 439)(font "Arial" ))
		(line (pt 296 432)(pt 280 432)(line_width 1))
	)
	(port
		(pt 296 448)
		(output)
		(text "RPI_TO_FPGA_07" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_07" (rect 192 443 275 455)(font "Arial" ))
		(line (pt 296 448)(pt 280 448)(line_width 1))
	)
	(port
		(pt 296 464)
		(output)
		(text "RPI_TO_FPGA_06" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_06" (rect 192 459 275 471)(font "Arial" ))
		(line (pt 296 464)(pt 280 464)(line_width 1))
	)
	(port
		(pt 296 480)
		(output)
		(text "RPI_TO_FPGA_05" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_05" (rect 192 475 275 487)(font "Arial" ))
		(line (pt 296 480)(pt 280 480)(line_width 1))
	)
	(port
		(pt 296 496)
		(output)
		(text "RPI_TO_FPGA_04" (rect 0 0 84 12)(font "Arial" ))
		(text "RPI_TO_FPGA_04" (rect 191 491 275 503)(font "Arial" ))
		(line (pt 296 496)(pt 280 496)(line_width 1))
	)
	(port
		(pt 296 512)
		(output)
		(text "RPI_TO_FPGA_03" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_03" (rect 192 507 275 519)(font "Arial" ))
		(line (pt 296 512)(pt 280 512)(line_width 1))
	)
	(port
		(pt 296 528)
		(output)
		(text "RPI_TO_FPGA_02" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_02" (rect 192 523 275 535)(font "Arial" ))
		(line (pt 296 528)(pt 280 528)(line_width 1))
	)
	(port
		(pt 296 544)
		(output)
		(text "RPI_TO_FPGA_01" (rect 0 0 82 12)(font "Arial" ))
		(text "RPI_TO_FPGA_01" (rect 193 539 275 551)(font "Arial" ))
		(line (pt 296 544)(pt 280 544)(line_width 1))
	)
	(port
		(pt 296 560)
		(output)
		(text "RPI_TO_FPGA_00" (rect 0 0 83 12)(font "Arial" ))
		(text "RPI_TO_FPGA_00" (rect 192 555 275 567)(font "Arial" ))
		(line (pt 296 560)(pt 280 560)(line_width 1))
	)
	(port
		(pt 296 576)
		(output)
		(text "RPI_TO_FPGA_16BIT_1[15..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "RPI_TO_FPGA_16BIT_1[15..0]" (rect 146 571 275 583)(font "Arial" ))
		(line (pt 296 576)(pt 280 576)(line_width 3))
	)
	(port
		(pt 296 592)
		(output)
		(text "RPI_TO_FPGA_16BIT_2[15..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "RPI_TO_FPGA_16BIT_2[15..0]" (rect 145 587 275 599)(font "Arial" ))
		(line (pt 296 592)(pt 280 592)(line_width 3))
	)
	(port
		(pt 296 608)
		(output)
		(text "RPI_TO_FPGA_16BIT_3[15..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "RPI_TO_FPGA_16BIT_3[15..0]" (rect 145 603 275 615)(font "Arial" ))
		(line (pt 296 608)(pt 280 608)(line_width 3))
	)
	(port
		(pt 296 624)
		(output)
		(text "RPI_TO_FPGA_16BIT_4[15..0]" (rect 0 0 132 12)(font "Arial" ))
		(text "RPI_TO_FPGA_16BIT_4[15..0]" (rect 143 619 275 631)(font "Arial" ))
		(line (pt 296 624)(pt 280 624)(line_width 3))
	)
	(port
		(pt 296 640)
		(output)
		(text "WDT_ENABLE" (rect 0 0 70 12)(font "Arial" ))
		(text "WDT_ENABLE" (rect 205 635 275 647)(font "Arial" ))
		(line (pt 296 640)(pt 280 640)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 280 672)(line_width 1))
	)
)
