[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InvalidTypeParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 57
LIB: work
FILE: ${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv
n<> u<56> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<56> s<55> l<1:1>
  n<> u<55> t<Source_text> p<56> c<29> l<1:1> el<7:10>
    n<> u<29> t<Description> p<55> c<28> s<54> l<1:1> el<4:13>
      n<> u<28> t<Interface_declaration> p<29> c<6> l<1:1> el<4:13>
        n<> u<6> t<Interface_ansi_header> p<28> c<2> s<16> l<1:1> el<1:21>
          n<> u<2> t<INTERFACE> p<6> s<4> l<1:1> el<1:10>
          n<Interface> u<4> t<Interface_identifier> p<6> c<3> s<5> l<1:11> el<1:20>
            n<Interface> u<3> t<STRING_CONST> p<4> l<1:11> el<1:20>
          n<> u<5> t<Package_import_declaration_list> p<6> l<1:20> el<1:20>
        n<> u<16> t<Non_port_interface_item> p<28> c<15> s<26> l<2:5> el<2:22>
          n<> u<15> t<Interface_or_generate_item> p<16> c<14> l<2:5> el<2:22>
            n<> u<14> t<Module_common_item> p<15> c<13> l<2:5> el<2:22>
              n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:5> el<2:22>
                n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:5> el<2:22>
                  n<> u<11> t<Parameter_declaration> p<12> c<10> l<2:5> el<2:21>
                    n<> u<10> t<TYPE> p<11> s<9> l<2:15> el<2:19>
                    n<> u<9> t<Param_assignment_list> p<11> c<8> l<2:20> el<2:21>
                      n<> u<8> t<Param_assignment> p<9> c<7> l<2:20> el<2:21>
                        n<P> u<7> t<STRING_CONST> p<8> l<2:20> el<2:21>
        n<> u<26> t<Non_port_interface_item> p<28> c<25> s<27> l<3:5> el<3:9>
          n<> u<25> t<Interface_or_generate_item> p<26> c<24> l<3:5> el<3:9>
            n<> u<24> t<Module_common_item> p<25> c<23> l<3:5> el<3:9>
              n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<3:5> el<3:9>
                n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<3:5> el<3:9>
                  n<> u<21> t<Net_declaration> p<22> c<17> l<3:5> el<3:9>
                    n<P> u<17> t<STRING_CONST> p<21> s<20> l<3:5> el<3:6>
                    n<> u<20> t<Net_decl_assignment_list> p<21> c<19> l<3:7> el<3:8>
                      n<> u<19> t<Net_decl_assignment> p<20> c<18> l<3:7> el<3:8>
                        n<x> u<18> t<STRING_CONST> p<19> l<3:7> el<3:8>
        n<> u<27> t<ENDINTERFACE> p<28> l<4:1> el<4:13>
    n<> u<54> t<Description> p<55> c<53> l<5:1> el<7:10>
      n<> u<53> t<Module_declaration> p<54> c<33> l<5:1> el<7:10>
        n<> u<33> t<Module_ansi_header> p<53> c<30> s<51> l<5:1> el<5:12>
          n<module> u<30> t<Module_keyword> p<33> s<31> l<5:1> el<5:7>
          n<top> u<31> t<STRING_CONST> p<33> s<32> l<5:8> el<5:11>
          n<> u<32> t<Package_import_declaration_list> p<33> l<5:11> el<5:11>
        n<> u<51> t<Non_port_module_item> p<53> c<50> s<52> l<6:5> el<6:27>
          n<> u<50> t<Module_or_generate_item> p<51> c<49> l<6:5> el<6:27>
            n<> u<49> t<Module_instantiation> p<50> c<34> l<6:5> el<6:27>
              n<Interface> u<34> t<STRING_CONST> p<49> s<43> l<6:5> el<6:14>
              n<> u<43> t<Parameter_value_assignment> p<49> c<42> s<48> l<6:15> el<6:19>
                n<> u<42> t<Parameter_assignment_list> p<43> c<41> l<6:17> el<6:18>
                  n<> u<41> t<Ordered_parameter_assignment> p<42> c<40> l<6:17> el<6:18>
                    n<> u<40> t<Param_expression> p<41> c<39> l<6:17> el<6:18>
                      n<> u<39> t<Mintypmax_expression> p<40> c<38> l<6:17> el<6:18>
                        n<> u<38> t<Expression> p<39> c<37> l<6:17> el<6:18>
                          n<> u<37> t<Primary> p<38> c<36> l<6:17> el<6:18>
                            n<> u<36> t<Primary_literal> p<37> c<35> l<6:17> el<6:18>
                              n<1> u<35> t<INT_CONST> p<36> l<6:17> el<6:18>
              n<> u<48> t<Hierarchical_instance> p<49> c<45> l<6:20> el<6:26>
                n<> u<45> t<Name_of_instance> p<48> c<44> s<47> l<6:20> el<6:24>
                  n<intf> u<44> t<STRING_CONST> p<45> l<6:20> el<6:24>
                n<> u<47> t<Port_connection_list> p<48> c<46> l<6:25> el<6:25>
                  n<> u<46> t<Ordered_port_connection> p<47> l<6:25> el<6:25>
        n<> u<52> t<ENDMODULE> p<53> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv:1:1: No timescale set for "Interface".
[WRN:PA0205] ${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv:1:1: Compile interface "work@Interface".
[INF:CP0303] ${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Interface                                              1
LogicNet                                               1
LogicVar                                               1
Module                                                 1
ModuleTypespec                                         1
RefModule                                              1
RefTypespec                                            2
SourceFile                                             1
TypeParameter                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InvalidTypeParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllInterfaces:
\_Interface: work@Interface (work@Interface), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:1:1, endln:4:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@Interface
  |vpiVariables:
  \_LogicVar: (work@Interface.x), line:3:7, endln:3:8
    |vpiParent:
    \_Interface: work@Interface (work@Interface), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:1:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@Interface.x.P), line:3:5, endln:3:6
      |vpiParent:
      \_LogicVar: (work@Interface.x), line:3:7, endln:3:8
      |vpiName:P
      |vpiFullName:work@Interface.x.P
      |vpiActual:
      \_TypeParameter: (work@Interface.P), line:2:20, endln:2:21
    |vpiName:x
    |vpiFullName:work@Interface.x
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@Interface.x), line:3:7, endln:3:8
  |vpiParameter:
  \_TypeParameter: (work@Interface.P), line:2:20, endln:2:21
    |vpiParent:
    \_Interface: work@Interface (work@Interface), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:1:1, endln:4:13
    |vpiName:P
    |vpiFullName:work@Interface.P
  |vpiTypedef:
  \_TypeParameter: (work@Interface.P), line:2:20, endln:2:21
  |vpiImportTypespec:
  \_TypeParameter: (work@Interface.P), line:2:20, endln:2:21
  |vpiImportTypespec:
  \_LogicVar: (work@Interface.x), line:3:7, endln:3:8
  |vpiImportTypespec:
  \_LogicNet: (work@Interface.x), line:3:7, endln:3:8
    |vpiParent:
    \_Interface: work@Interface (work@Interface), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:1:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@Interface.x.P), line:3:5, endln:3:6
      |vpiParent:
      \_LogicNet: (work@Interface.x), line:3:7, endln:3:8
      |vpiName:P
      |vpiFullName:work@Interface.x.P
      |vpiActual:
      \_TypeParameter: (work@Interface.P), line:2:20, endln:2:21
    |vpiName:x
    |vpiFullName:work@Interface.x
  |vpiDefName:work@Interface
  |vpiNet:
  \_LogicNet: (work@Interface.x), line:3:7, endln:3:8
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (Interface)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:5:1, endln:7:10
    |vpiName:Interface
  |vpiImportTypespec:
  \_ModuleTypespec: (Interface)
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@Interface (intf), line:6:5, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:5:1, endln:7:10
    |vpiName:intf
    |vpiDefName:work@Interface
    |vpiActual:
    \_Interface: work@Interface (work@Interface), file:${SURELOG_DIR}/tests/InvalidTypeParam/dut.sv, line:1:1, endln:4:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
