

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Wed May 29 12:58:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_memory_addr_0_idx = alloca i32 1"   --->   Operation 5 'alloca' 'in_memory_addr_0_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 6 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_0, void @empty_1, void @empty_3, i32 4, i32 16, i32 256, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %kernel_mode" [userdma.cpp:99]   --->   Operation 9 'read' 'kernel_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory" [userdma.cpp:99]   --->   Operation 10 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.95ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %kernel_mode_read, i2 0"   --->   Operation 11 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.95ns)   --->   "%icmp_ln1065_3 = icmp_eq  i2 %kernel_mode_read, i2 1"   --->   Operation 12 'icmp' 'icmp_ln1065_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.97ns)   --->   "%even = or i1 %icmp_ln1065, i1 %icmp_ln1065_3" [userdma.cpp:108]   --->   Operation 13 'or' 'even' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%select_ln110 = select i1 %even, i32 2048, i32 1024" [userdma.cpp:110]   --->   Operation 14 'select' 'select_ln110' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln114 = icmp_eq  i2 %kernel_mode_read, i2 2" [userdma.cpp:114]   --->   Operation 15 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node out_val_data_filed_V)   --->   "%select_ln114 = select i1 %icmp_ln1065_3, i3 5, i3 6" [userdma.cpp:114]   --->   Operation 16 'select' 'select_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node out_val_data_filed_V)   --->   "%or_ln114 = or i1 %icmp_ln1065_3, i1 %icmp_ln114" [userdma.cpp:114]   --->   Operation 17 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node out_val_data_filed_V)   --->   "%select_ln114_1 = select i1 %or_ln114, i3 %select_ln114, i3 7" [userdma.cpp:114]   --->   Operation 18 'select' 'select_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.98ns) (out node of the LUT)   --->   "%out_val_data_filed_V = select i1 %icmp_ln1065, i3 4, i3 %select_ln114_1"   --->   Operation 19 'select' 'out_val_data_filed_V' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %out_val_data_filed_V" [userdma.cpp:104]   --->   Operation 20 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %zext_ln104" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %outbuf, i33 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'write' 'write_ln174' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1024> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:147]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i64 %in_memory_read"   --->   Operation 24 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.96ns)   --->   "%xor_ln91 = xor i3 %trunc_ln91, i3 4"   --->   Operation 25 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln91_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln91, i3 0"   --->   Operation 26 'bitconcatenate' 'shl_ln91_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln91_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln91, i3 0"   --->   Operation 27 'bitconcatenate' 'shl_ln91_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln119 = store i32 %select_ln110, i32 %count" [userdma.cpp:119]   --->   Operation 28 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln119 = store i64 0, i64 %in_memory_addr_0_idx" [userdma.cpp:119]   --->   Operation 29 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln119 = br void %do.body" [userdma.cpp:119]   --->   Operation 30 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%final_m2s_len_3 = load i32 %count"   --->   Operation 31 'load' 'final_m2s_len_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln120 = icmp_sgt  i32 %final_m2s_len_3, i32 256" [userdma.cpp:120]   --->   Operation 32 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln120, i32 256, i32 %final_m2s_len_3" [userdma.cpp:120]   --->   Operation 33 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %final_m2s_len_3, i32 8, i32 31"   --->   Operation 34 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.45ns)   --->   "%icmp = icmp_slt  i24 %tmp_5, i24 1"   --->   Operation 35 'icmp' 'icmp' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%sub_ln148 = sub i32 0, i32 %count_3" [userdma.cpp:148]   --->   Operation 37 'sub' 'sub_ln148' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln148_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln148, i32 1, i32 31" [userdma.cpp:148]   --->   Operation 38 'partselect' 'lshr_ln148_1' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.69>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_memory_load = load i64 %in_memory_addr_0_idx" [userdma.cpp:107]   --->   Operation 39 'load' 'in_memory_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %in_memory_load" [userdma.cpp:107]   --->   Operation 40 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%sub46 = add i32 %count_3, i32 4294967295" [userdma.cpp:120]   --->   Operation 41 'add' 'sub46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.69ns)   --->   "%select_ln128 = select i1 %icmp, i32 %final_m2s_len_3, i32 256" [userdma.cpp:128]   --->   Operation 42 'select' 'select_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln128" [userdma.cpp:128]   --->   Operation 43 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.47ns)   --->   "%empty_42 = icmp_sgt  i32 %select_ln128, i32 0" [userdma.cpp:128]   --->   Operation 44 'icmp' 'empty_42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.96ns)   --->   "%smax1 = select i1 %empty_42, i9 %empty, i9 0" [userdma.cpp:128]   --->   Operation 45 'select' 'smax1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i9 %smax1" [userdma.cpp:107]   --->   Operation 46 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.55ns)   --->   "%final_m2s_len = sub i32 %final_m2s_len_3, i32 %zext_ln107" [userdma.cpp:107]   --->   Operation 47 'sub' 'final_m2s_len' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (1.58ns)   --->   "%call_ln120 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2, i32 %final_m2s_len_3, i32 %count_3, i1 %even, i32 %sub46, i33 %outbuf, i61 %trunc_ln107, i64 %in_memory_read, i64 %gmem1, i6 %shl_ln91_1, i6 %shl_ln91_3" [userdma.cpp:120]   --->   Operation 48 'call' 'call_ln120' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %count_3, i32 31" [userdma.cpp:148]   --->   Operation 49 'bitselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i31 %lshr_ln148_1" [userdma.cpp:148]   --->   Operation 50 'zext' 'zext_ln148' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.52ns)   --->   "%sub_ln148_1 = sub i32 0, i32 %zext_ln148" [userdma.cpp:148]   --->   Operation 51 'sub' 'sub_ln148_1' <Predicate = (!tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%lshr_ln148_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %count_3, i32 1, i32 31" [userdma.cpp:148]   --->   Operation 52 'partselect' 'lshr_ln148_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%zext_ln148_1 = zext i31 %lshr_ln148_2" [userdma.cpp:148]   --->   Operation 53 'zext' 'zext_ln148_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%select_ln148 = select i1 %tmp_6, i32 %sub_ln148_1, i32 %zext_ln148_1" [userdma.cpp:148]   --->   Operation 54 'select' 'select_ln148' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%select_ln147 = select i1 %tmp, i32 %count_3, i32 %select_ln148" [userdma.cpp:147]   --->   Operation 55 'select' 'select_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%sext_ln150 = sext i32 %select_ln147" [userdma.cpp:150]   --->   Operation 56 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.52ns) (out node of the LUT)   --->   "%in_memory_addr_1_idx = add i64 %sext_ln150, i64 %in_memory_load" [userdma.cpp:150]   --->   Operation 57 'add' 'in_memory_addr_1_idx' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln152 = icmp_eq  i32 %final_m2s_len_3, i32 %zext_ln107" [userdma.cpp:152]   --->   Operation 58 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [userdma.cpp:107]   --->   Operation 59 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln120 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2, i32 %final_m2s_len_3, i32 %count_3, i1 %even, i32 %sub46, i33 %outbuf, i61 %trunc_ln107, i64 %in_memory_read, i64 %gmem1, i6 %shl_ln91_1, i6 %shl_ln91_3" [userdma.cpp:120]   --->   Operation 60 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %do.body.do.body_crit_edge, void %do.end" [userdma.cpp:152]   --->   Operation 61 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln152 = store i32 %final_m2s_len, i32 %count" [userdma.cpp:152]   --->   Operation 62 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 1.58>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln152 = store i64 %in_memory_addr_1_idx, i64 %in_memory_addr_0_idx" [userdma.cpp:152]   --->   Operation 63 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 1.58>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln152 = br void %do.body" [userdma.cpp:152]   --->   Operation 64 'br' 'br_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [userdma.cpp:154]   --->   Operation 65 'ret' 'ret_ln154' <Predicate = (icmp_ln152)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.45ns
The critical path consists of the following:
	wire read operation ('kernel_mode_read', userdma.cpp:99) on port 'kernel_mode' (userdma.cpp:99) [9]  (0 ns)
	'icmp' operation ('icmp_ln1065') [11]  (0.959 ns)
	'select' operation ('out_val.data_filed.V') [19]  (0.98 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outbuf' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [22]  (3.51 ns)

 <State 2>: 5.72ns
The critical path consists of the following:
	'load' operation ('final_m2s_len') on local variable 'count' [33]  (0 ns)
	'icmp' operation ('icmp_ln120', userdma.cpp:120) [36]  (2.47 ns)
	'select' operation ('count', userdma.cpp:120) [37]  (0.698 ns)
	'sub' operation ('sub_ln148', userdma.cpp:148) [50]  (2.55 ns)

 <State 3>: 6.69ns
The critical path consists of the following:
	'select' operation ('select_ln128', userdma.cpp:128) [41]  (0.698 ns)
	'icmp' operation ('empty_42', userdma.cpp:128) [43]  (2.47 ns)
	'select' operation ('smax1', userdma.cpp:128) [44]  (0.968 ns)
	'sub' operation ('final_m2s_len', userdma.cpp:107) [46]  (2.55 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln152', userdma.cpp:152) of variable 'final_m2s_len', userdma.cpp:107 on local variable 'count' [63]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
