// Seed: 959159982
module module_0 (
    input wire id_0,
    output wand id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    input wand id_13,
    input tri1 id_14
);
  assign id_12 = id_14;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    output tri id_5,
    output wire id_6
    , id_14,
    input uwire id_7,
    input wand id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11
    , id_15,
    output wand id_12
);
  wire id_16;
  integer id_17, id_18, id_19, id_20;
  module_0(
      id_0, id_5, id_6, id_4, id_4, id_6, id_6, id_11, id_9, id_11, id_1, id_5, id_3, id_11, id_0
  );
  wire id_21;
endmodule
